--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2.twx CNC2_FC_V2.ncd -o CNC2_FC_V2.twr CNC2_FC_V2.pcf -ucf
CNC2_FC_V2.ucf

Design file:              CNC2_FC_V2.ncd
Physical constraint file: CNC2_FC_V2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321133320 paths analyzed, 23702 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.878ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA (SLICE_X6Y72.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.887ns (Levels of Logic = 5)
  Clock Path Skew:      1.858ns (1.389 - -0.469)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A6      net (fanout=19)       1.438   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y54.A6      net (fanout=13)       0.985   AddressDecoderCS0n
    SLICE_X47Y54.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT143
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X43Y67.A6      net (fanout=23)       1.237   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Select
    SLICE_X43Y67.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X28Y75.A6      net (fanout=5)        1.344   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X28Y75.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_LastiBitData
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X26Y72.A5      net (fanout=7)        0.768   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X26Y72.A       Tilo                  0.203   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CE       net (fanout=6)        6.235   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.887ns (1.880ns logic, 12.007ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      15.221ns (Levels of Logic = 4)
  Clock Path Skew:      0.091ns (0.585 - 0.494)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y44.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2
    SLICE_X41Y46.A2      net (fanout=2)        0.633   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<2>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X41Y46.B5      net (fanout=21)       0.388   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X28Y75.A2      net (fanout=86)       5.559   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X28Y75.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_LastiBitData
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X26Y72.A5      net (fanout=7)        0.768   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X26Y72.A       Tilo                  0.203   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CE       net (fanout=6)        6.235   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     15.221ns (1.638ns logic, 13.583ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      15.213ns (Levels of Logic = 4)
  Clock Path Skew:      0.089ns (0.585 - 0.496)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6
    SLICE_X41Y46.A3      net (fanout=2)        0.625   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<6>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X41Y46.B5      net (fanout=21)       0.388   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X28Y75.A2      net (fanout=86)       5.559   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X28Y75.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_LastiBitData
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X26Y72.A5      net (fanout=7)        0.768   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X26Y72.A       Tilo                  0.203   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CE       net (fanout=6)        6.235   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     15.213ns (1.638ns logic, 13.575ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (SLICE_X6Y72.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.887ns (Levels of Logic = 5)
  Clock Path Skew:      1.858ns (1.389 - -0.469)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A6      net (fanout=19)       1.438   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y54.A6      net (fanout=13)       0.985   AddressDecoderCS0n
    SLICE_X47Y54.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT143
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X43Y67.A6      net (fanout=23)       1.237   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Select
    SLICE_X43Y67.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X28Y75.A6      net (fanout=5)        1.344   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X28Y75.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_LastiBitData
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X26Y72.A5      net (fanout=7)        0.768   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X26Y72.A       Tilo                  0.203   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CE       net (fanout=6)        6.235   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.887ns (1.880ns logic, 12.007ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      15.221ns (Levels of Logic = 4)
  Clock Path Skew:      0.091ns (0.585 - 0.494)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y44.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2
    SLICE_X41Y46.A2      net (fanout=2)        0.633   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<2>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X41Y46.B5      net (fanout=21)       0.388   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X28Y75.A2      net (fanout=86)       5.559   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X28Y75.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_LastiBitData
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X26Y72.A5      net (fanout=7)        0.768   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X26Y72.A       Tilo                  0.203   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CE       net (fanout=6)        6.235   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     15.221ns (1.638ns logic, 13.583ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      15.213ns (Levels of Logic = 4)
  Clock Path Skew:      0.089ns (0.585 - 0.496)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6
    SLICE_X41Y46.A3      net (fanout=2)        0.625   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<6>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X41Y46.B5      net (fanout=21)       0.388   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X28Y75.A2      net (fanout=86)       5.559   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X28Y75.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_LastiBitData
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X26Y72.A5      net (fanout=7)        0.768   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X26Y72.A       Tilo                  0.203   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CE       net (fanout=6)        6.235   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     15.213ns (1.638ns logic, 13.575ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC (SLICE_X6Y72.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.887ns (Levels of Logic = 5)
  Clock Path Skew:      1.858ns (1.389 - -0.469)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A6      net (fanout=19)       1.438   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y54.A6      net (fanout=13)       0.985   AddressDecoderCS0n
    SLICE_X47Y54.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT143
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X43Y67.A6      net (fanout=23)       1.237   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Select
    SLICE_X43Y67.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X28Y75.A6      net (fanout=5)        1.344   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X28Y75.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_LastiBitData
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X26Y72.A5      net (fanout=7)        0.768   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X26Y72.A       Tilo                  0.203   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CE       net (fanout=6)        6.235   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.887ns (1.880ns logic, 12.007ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      15.221ns (Levels of Logic = 4)
  Clock Path Skew:      0.091ns (0.585 - 0.494)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y44.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_2
    SLICE_X41Y46.A2      net (fanout=2)        0.633   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<2>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X41Y46.B5      net (fanout=21)       0.388   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X28Y75.A2      net (fanout=86)       5.559   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X28Y75.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_LastiBitData
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X26Y72.A5      net (fanout=7)        0.768   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X26Y72.A       Tilo                  0.203   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CE       net (fanout=6)        6.235   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     15.221ns (1.638ns logic, 13.583ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      15.213ns (Levels of Logic = 4)
  Clock Path Skew:      0.089ns (0.585 - 0.496)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y45.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6
    SLICE_X41Y46.A3      net (fanout=2)        0.625   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<6>
    SLICE_X41Y46.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X41Y46.B5      net (fanout=21)       0.388   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X41Y46.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X28Y75.A2      net (fanout=86)       5.559   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X28Y75.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_LastiBitData
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X26Y72.A5      net (fanout=7)        0.768   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X26Y72.A       Tilo                  0.203   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CE       net (fanout=6)        6.235   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X6Y72.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     15.213ns (1.638ns logic, 13.575ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_15 (SLICE_X37Y42.A6), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.804ns (Levels of Logic = 2)
  Clock Path Skew:      1.356ns (1.096 - -0.260)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y41.A4      net (fanout=19)       1.050   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y41.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X37Y42.A6      net (fanout=16)       0.185   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X37Y42.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<14>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
                                                       CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_15
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.569ns logic, 1.235ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.226ns (Levels of Logic = 2)
  Clock Path Skew:      1.410ns (1.096 - -0.314)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y38.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X39Y41.A3      net (fanout=3)        1.472   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X39Y41.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_lastWR
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X37Y42.A6      net (fanout=16)       0.185   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X37Y42.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value<14>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
                                                       CNC2_FC_V2/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC1Value_15
    -------------------------------------------------  ---------------------------
    Total                                      2.226ns (0.569ns logic, 1.657ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5 (SLICE_X40Y43.A6), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.837ns (Levels of Logic = 2)
  Clock Path Skew:      1.376ns (1.116 - -0.260)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y46.B2      net (fanout=2)        1.004   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y46.BMUX    Tilo                  0.183   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X40Y43.A6      net (fanout=17)       0.262   CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X40Y43.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_V2/ibus_DataIn<5>LogicTrst1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.571ns logic, 1.266ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.482ns (Levels of Logic = 3)
  Clock Path Skew:      1.376ns (1.116 - -0.260)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A6      net (fanout=19)       0.847   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A       Tilo                  0.156   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X40Y46.B5      net (fanout=13)       0.646   AddressDecoderCS0n
    SLICE_X40Y46.BMUX    Tilo                  0.183   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X40Y43.A6      net (fanout=17)       0.262   CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X40Y43.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<7>
                                                       CNC2_FC_V2/ibus_DataIn<5>LogicTrst1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_5
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (0.727ns logic, 1.755ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0 (SLICE_X47Y42.C6), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.885ns (Levels of Logic = 3)
  Clock Path Skew:      1.418ns (1.158 - -0.260)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A6      net (fanout=19)       0.847   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X47Y40.A       Tilo                  0.156   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y42.D3      net (fanout=13)       0.295   AddressDecoderCS0n
    SLICE_X47Y42.D       Tilo                  0.156   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<0>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_362_o1
    SLICE_X47Y42.C6      net (fanout=2)        0.018   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_362_o
    SLICE_X47Y42.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<0>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit11
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (0.725ns logic, 1.160ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.638ns (Levels of Logic = 3)
  Clock Path Skew:      0.027ns (0.165 - 0.138)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y46.AQ      Tcko                  0.198   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X49Y43.D4      net (fanout=26)       0.548   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X49Y43.D       Tilo                  0.156   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X47Y42.D5      net (fanout=18)       0.347   CNC2_FC_V2/ibus_Write
    SLICE_X47Y42.D       Tilo                  0.156   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<0>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_362_o1
    SLICE_X47Y42.C6      net (fanout=2)        0.018   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_362_o
    SLICE_X47Y42.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<0>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit11
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.725ns logic, 0.913ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 3)
  Clock Path Skew:      0.076ns (0.165 - 0.089)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.AQ      Tcko                  0.198   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y43.D5      net (fanout=27)       1.244   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X49Y43.D       Tilo                  0.156   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X47Y42.D5      net (fanout=18)       0.347   CNC2_FC_V2/ibus_Write
    SLICE_X47Y42.D       Tilo                  0.156   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<0>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_362_o1
    SLICE_X47Y42.C6      net (fanout=2)        0.018   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_362_o
    SLICE_X47Y42.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<0>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit11
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_0
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.725ns logic, 1.609ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871553 paths analyzed, 19693 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.172ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28 (SLICE_X13Y63.A3), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_5 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.912ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_5 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y58.AQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<5>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_5
    SLICE_X30Y69.B2      net (fanout=2)        5.296   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<5>
    SLICE_X30Y69.COUT    Topcyb                0.380   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_lut<5>_INV_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<7>
    SLICE_X30Y70.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<7>
    SLICE_X30Y70.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<11>
    SLICE_X30Y71.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<11>
    SLICE_X30Y71.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<15>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<15>
    SLICE_X30Y72.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<15>
    SLICE_X30Y72.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<19>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<19>
    SLICE_X30Y73.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<19>
    SLICE_X30Y73.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<23>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<23>
    SLICE_X30Y74.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<23>
    SLICE_X30Y74.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<27>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<27>
    SLICE_X30Y75.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<27>
    SLICE_X30Y75.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter[31]_GND_574_o_sub_5_OUT<31>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_xor<31>
    SLICE_X13Y63.A3      net (fanout=1)        4.827   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter[31]_GND_574_o_sub_5_OUT<28>
    SLICE_X13Y63.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Mmux_m_NextCLK_Counter211
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    -------------------------------------------------  ---------------------------
    Total                                     11.912ns (1.692ns logic, 10.220ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_7 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.569ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.156 - 0.165)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_7 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.AQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_7
    SLICE_X30Y69.D3      net (fanout=2)        5.072   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<7>
    SLICE_X30Y69.COUT    Topcyd                0.261   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_lut<7>_INV_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<7>
    SLICE_X30Y70.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<7>
    SLICE_X30Y70.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<11>
    SLICE_X30Y71.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<11>
    SLICE_X30Y71.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<15>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<15>
    SLICE_X30Y72.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<15>
    SLICE_X30Y72.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<19>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<19>
    SLICE_X30Y73.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<19>
    SLICE_X30Y73.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<23>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<23>
    SLICE_X30Y74.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<23>
    SLICE_X30Y74.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<27>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<27>
    SLICE_X30Y75.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<27>
    SLICE_X30Y75.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter[31]_GND_574_o_sub_5_OUT<31>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_xor<31>
    SLICE_X13Y63.A3      net (fanout=1)        4.827   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter[31]_GND_574_o_sub_5_OUT<28>
    SLICE_X13Y63.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Mmux_m_NextCLK_Counter211
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    -------------------------------------------------  ---------------------------
    Total                                     11.569ns (1.573ns logic, 9.996ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_4 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.034ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.378 - 0.407)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_4 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y59.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<4>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_4
    SLICE_X30Y69.A1      net (fanout=2)        4.436   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<4>
    SLICE_X30Y69.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_lut<4>_INV_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<7>
    SLICE_X30Y70.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<7>
    SLICE_X30Y70.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<11>
    SLICE_X30Y71.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<11>
    SLICE_X30Y71.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<15>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<15>
    SLICE_X30Y72.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<15>
    SLICE_X30Y72.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<19>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<19>
    SLICE_X30Y73.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<19>
    SLICE_X30Y73.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<23>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<23>
    SLICE_X30Y74.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<23>
    SLICE_X30Y74.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<27>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<27>
    SLICE_X30Y75.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_cy<27>
    SLICE_X30Y75.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter[31]_GND_574_o_sub_5_OUT<31>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Msub_m_CLK_Counter[31]_GND_574_o_sub_5_OUT_xor<31>
    SLICE_X13Y63.A3      net (fanout=1)        4.827   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter[31]_GND_574_o_sub_5_OUT<28>
    SLICE_X13Y63.CLK     Tas                   0.322   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<30>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/Mmux_m_NextCLK_Counter211
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter_28
    -------------------------------------------------  ---------------------------
    Total                                     11.034ns (1.674ns logic, 9.360ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13 (SLICE_X27Y24.C1), 1080 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.857ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.345 - 0.381)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y9.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_0
    SLICE_X47Y15.B1      net (fanout=53)       3.386   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<0>
    SLICE_X47Y15.B       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/m_DDATimeBase<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_92
    SLICE_X44Y11.D5      net (fanout=1)        0.659   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_92
    SLICE_X44Y11.CMUX    Topdc                 0.338   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_2_f7
    SLICE_X32Y9.A2       net (fanout=33)       1.619   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o
    SLICE_X32Y9.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X29Y12.C1      net (fanout=1)        0.966   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y12.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X16Y16.A2      net (fanout=1)        1.346   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X16Y16.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y17.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y17.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y18.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y18.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y19.BMUX    Tcinb                 0.260   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X27Y24.C1      net (fanout=1)        1.386   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<13>
    SLICE_X27Y24.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<13>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB251
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13
    -------------------------------------------------  ---------------------------
    Total                                     11.857ns (2.486ns logic, 9.371ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.744ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.345 - 0.381)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y6.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X49Y16.C4      net (fanout=52)       3.149   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X49Y16.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_91
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_91
    SLICE_X44Y11.D6      net (fanout=1)        0.783   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_91
    SLICE_X44Y11.CMUX    Topdc                 0.338   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_2_f7
    SLICE_X32Y9.A2       net (fanout=33)       1.619   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o
    SLICE_X32Y9.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X29Y12.C1      net (fanout=1)        0.966   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y12.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X16Y16.A2      net (fanout=1)        1.346   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X16Y16.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y17.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y17.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y18.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y18.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y19.BMUX    Tcinb                 0.260   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X27Y24.C1      net (fanout=1)        1.386   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<13>
    SLICE_X27Y24.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<13>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB251
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13
    -------------------------------------------------  ---------------------------
    Total                                     11.744ns (2.486ns logic, 9.258ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.687ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.345 - 0.381)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y6.CQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount_1
    SLICE_X51Y11.B1      net (fanout=52)       3.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount<1>
    SLICE_X51Y11.B       Tilo                  0.259   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].IndexTriggerFilter/ROut
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_81
    SLICE_X44Y11.C5      net (fanout=1)        0.734   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_81
    SLICE_X44Y11.CMUX    Tilo                  0.343   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_82
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_2_f7
    SLICE_X32Y9.A2       net (fanout=33)       1.619   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o
    SLICE_X32Y9.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X29Y12.C1      net (fanout=1)        0.966   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X29Y12.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X16Y16.A2      net (fanout=1)        1.346   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X16Y16.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y17.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X16Y17.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y18.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X16Y18.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y19.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X16Y19.BMUX    Tcinb                 0.260   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X27Y24.C1      net (fanout=1)        1.386   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<13>
    SLICE_X27Y24.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<13>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextDIB251
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_13
    -------------------------------------------------  ---------------------------
    Total                                     11.687ns (2.491ns logic, 9.196ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23 (SLICE_X16Y39.A1), 1932 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.941ns (Levels of Logic = 11)
  Clock Path Skew:      0.057ns (0.530 - 0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_0
    SLICE_X41Y57.C1      net (fanout=53)       2.644   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<0>
    SLICE_X41Y57.C       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_9
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_9
    SLICE_X42Y61.C3      net (fanout=1)        1.179   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_9
    SLICE_X42Y61.CMUX    Tilo                  0.361   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_82
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_2_f7
    SLICE_X33Y59.A4      net (fanout=2)        1.168   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o
    SLICE_X33Y59.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1326
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X23Y50.D3      net (fanout=1)        1.338   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X23Y50.D       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X12Y36.A3      net (fanout=1)        1.734   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X12Y36.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.188   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X12Y41.DMUX    Tcind                 0.272   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y39.A1      net (fanout=1)        0.965   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<23>
    SLICE_X16Y39.CLK     Tas                   0.213   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT141
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_NextDIB2161
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23
    -------------------------------------------------  ---------------------------
    Total                                     11.941ns (2.713ns logic, 9.228ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.690ns (Levels of Logic = 11)
  Clock Path Skew:      0.050ns (0.530 - 0.480)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    SLICE_X41Y57.C6      net (fanout=52)       2.376   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
    SLICE_X41Y57.C       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_9
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_9
    SLICE_X42Y61.C3      net (fanout=1)        1.179   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_9
    SLICE_X42Y61.CMUX    Tilo                  0.361   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_82
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o_2_f7
    SLICE_X33Y59.A4      net (fanout=2)        1.168   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount[4]_m_TimeOutFlag[31]_Mux_161_o
    SLICE_X33Y59.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1326
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X23Y50.D3      net (fanout=1)        1.338   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B1
    SLICE_X23Y50.D       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X12Y36.A3      net (fanout=1)        1.734   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X12Y36.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.188   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X12Y41.DMUX    Tcind                 0.272   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y39.A1      net (fanout=1)        0.965   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<23>
    SLICE_X16Y39.CLK     Tas                   0.213   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT141
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_NextDIB2161
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23
    -------------------------------------------------  ---------------------------
    Total                                     11.690ns (2.730ns logic, 8.960ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.649ns (Levels of Logic = 11)
  Clock Path Skew:      0.050ns (0.530 - 0.480)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount_1
    SLICE_X49Y62.A5      net (fanout=52)       2.829   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount<1>
    SLICE_X49Y62.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_8
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_91
    SLICE_X44Y61.D3      net (fanout=1)        0.730   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_91
    SLICE_X44Y61.CMUX    Topdc                 0.338   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_82
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_4
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o_2_f7
    SLICE_X31Y58.A5      net (fanout=33)       1.422   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionCount[4]_m_1_5ToutFlag[31]_Mux_169_o
    SLICE_X31Y58.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B12
    SLICE_X23Y50.D6      net (fanout=1)        1.062   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
    SLICE_X23Y50.D       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B13
    SLICE_X12Y36.A3      net (fanout=1)        1.734   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_B<0>
    SLICE_X12Y36.COUT    Topcya                0.395   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<7>
    SLICE_X12Y38.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<11>
    SLICE_X12Y39.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.188   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<15>
    SLICE_X12Y40.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<19>
    SLICE_X12Y41.DMUX    Tcind                 0.272   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_rs_cy<23>
    SLICE_X16Y39.A1      net (fanout=1)        0.965   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT<23>
    SLICE_X16Y39.CLK     Tas                   0.213   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT141
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_NextDIB2161
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIB2_23
    -------------------------------------------------  ---------------------------
    Total                                     11.649ns (2.707ns logic, 8.942ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y14.WEB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_3 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.181 - 0.190)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_3 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_3
    RAMB16_X1Y14.WEB1    net (fanout=2)        0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<3>
    RAMB16_X1Y14.CLKB    Trckc_WEB   (-Th)     0.053   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.145ns logic, 0.156ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y14.WEB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_3 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.181 - 0.190)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_3 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_3
    RAMB16_X1Y14.WEB3    net (fanout=2)        0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<3>
    RAMB16_X1Y14.CLKB    Trckc_WEB   (-Th)     0.053   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.145ns logic, 0.156ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y14.WEB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.181 - 0.190)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_2
    RAMB16_X1Y14.WEB2    net (fanout=1)        0.219   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<2>
    RAMB16_X1Y14.CLKB    Trckc_WEB   (-Th)     0.053   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.145ns logic, 0.219ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.650ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X11Y58.D1      net (fanout=1190)     2.253   startup_reset
    SLICE_X11Y58.D       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y59.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y59.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (0.930ns logic, 2.720ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.335ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y58.D4      net (fanout=2)        0.882   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y58.D       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y59.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y59.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.986ns logic, 1.349ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.066ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.434ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X11Y58.D1      net (fanout=1190)     2.253   startup_reset
    SLICE_X11Y58.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y59.CLK     net (fanout=2)        0.477   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.704ns logic, 2.730ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.381ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.119ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y58.D4      net (fanout=2)        0.882   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y58.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y59.CLK     net (fanout=2)        0.477   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.760ns logic, 1.359ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y58.D4      net (fanout=2)        0.497   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y58.D       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y59.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y59.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.545ns logic, 0.755ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X11Y58.D1      net (fanout=1190)     1.410   startup_reset
    SLICE_X11Y58.D       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y59.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y59.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.509ns logic, 1.668ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.204ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y58.D4      net (fanout=2)        0.497   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y58.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y59.CLK     net (fanout=2)        0.270   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.437ns logic, 0.767ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.081ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.081ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X11Y58.D1      net (fanout=1190)     1.410   startup_reset
    SLICE_X11Y58.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y59.CLK     net (fanout=2)        0.270   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.401ns logic, 1.680ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.163ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X7Y62.A5       net (fanout=1190)     2.210   startup_reset
    SLICE_X7Y62.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y61.SR      net (fanout=2)        1.023   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X13Y61.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (0.930ns logic, 3.233ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.061ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.DQ      Tcko                  0.447   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y62.A3       net (fanout=2)        1.052   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y62.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y61.SR      net (fanout=2)        1.023   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X13Y61.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (0.986ns logic, 2.075ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.610ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.890ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X7Y62.A5       net (fanout=1190)     2.210   startup_reset
    SLICE_X7Y62.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y61.CLK     net (fanout=2)        0.976   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (0.704ns logic, 3.186ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.712ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.788ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.DQ      Tcko                  0.447   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y62.A3       net (fanout=2)        1.052   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y62.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y61.CLK     net (fanout=2)        0.976   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (0.760ns logic, 2.028ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y61.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.739ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.DQ      Tcko                  0.234   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y62.A3       net (fanout=2)        0.614   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y62.A        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y61.SR      net (fanout=2)        0.580   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X13Y61.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.545ns logic, 1.194ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X7Y62.A5       net (fanout=1190)     1.338   startup_reset
    SLICE_X7Y62.A        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y61.SR      net (fanout=2)        0.580   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X13Y61.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.509ns logic, 1.918ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.633ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y62.DQ      Tcko                  0.234   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y62.A3       net (fanout=2)        0.614   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y62.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y61.CLK     net (fanout=2)        0.582   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.437ns logic, 1.196ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y61.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.321ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.321ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X7Y62.A5       net (fanout=1190)     1.338   startup_reset
    SLICE_X7Y62.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<11>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y61.CLK     net (fanout=2)        0.582   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (0.401ns logic, 1.920ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.229ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X11Y40.D3      net (fanout=1190)     0.832   startup_reset
    SLICE_X11Y40.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y41.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y41.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.930ns logic, 1.299ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y40.D4      net (fanout=2)        0.490   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y40.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y41.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y41.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (0.930ns logic, 0.957ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.438ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.062ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X11Y40.D3      net (fanout=1190)     0.832   startup_reset
    SLICE_X11Y40.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y41.CLK     net (fanout=2)        0.526   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.704ns logic, 1.358ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.780ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.720ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y40.D4      net (fanout=2)        0.490   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y40.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y41.CLK     net (fanout=2)        0.526   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.704ns logic, 1.016ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.050ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y40.D4      net (fanout=2)        0.283   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y40.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y41.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y41.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.509ns logic, 0.541ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.257ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X11Y40.D3      net (fanout=1190)     0.490   startup_reset
    SLICE_X11Y40.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X11Y41.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X11Y41.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.509ns logic, 0.748ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.949ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      0.949ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X11Y40.D4      net (fanout=2)        0.283   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X11Y40.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y41.CLK     net (fanout=2)        0.265   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.401ns logic, 0.548ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X11Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.156ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.156ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X11Y40.D3      net (fanout=1190)     0.490   startup_reset
    SLICE_X11Y40.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X11Y41.CLK     net (fanout=2)        0.265   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.401ns logic, 0.755ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.982ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y36.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.518ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.982ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X11Y36.D4      net (fanout=1190)     1.596   startup_reset
    SLICE_X11Y36.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X11Y36.CLK     net (fanout=2)        0.682   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.704ns logic, 2.278ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.214ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.286ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y36.D3      net (fanout=2)        0.900   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y36.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X11Y36.CLK     net (fanout=2)        0.682   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.704ns logic, 1.582ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y36.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X11Y36.D4      net (fanout=1190)     1.596   startup_reset
    SLICE_X11Y36.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X11Y36.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X11Y36.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (0.930ns logic, 1.903ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y36.D3      net (fanout=2)        0.900   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y36.D       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X11Y36.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X11Y36.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (0.930ns logic, 1.207ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y36.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.189ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y36.D3      net (fanout=2)        0.518   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y36.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X11Y36.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X11Y36.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.509ns logic, 0.680ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.646ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X11Y36.D4      net (fanout=1190)     0.975   startup_reset
    SLICE_X11Y36.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X11Y36.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X11Y36.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.509ns logic, 1.137ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y36.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.276ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.276ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X11Y36.D3      net (fanout=2)        0.518   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X11Y36.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X11Y36.CLK     net (fanout=2)        0.357   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.276ns (0.401ns logic, 0.875ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X11Y36.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.733ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.733ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X11Y36.D4      net (fanout=1190)     0.975   startup_reset
    SLICE_X11Y36.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X11Y36.CLK     net (fanout=2)        0.357   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.733ns (0.401ns logic, 1.332ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.680ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y20.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y19.B4      net (fanout=1190)     2.868   startup_reset
    SLICE_X15Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X17Y20.SR      net (fanout=2)        0.882   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X17Y20.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (0.930ns logic, 3.750ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y19.B5      net (fanout=2)        0.845   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X17Y20.SR      net (fanout=2)        0.882   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X17Y20.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (0.930ns logic, 1.727ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y20.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.454ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.046ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y19.B4      net (fanout=1190)     2.868   startup_reset
    SLICE_X15Y19.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X17Y20.CLK     net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.046ns (0.704ns logic, 3.342ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.477ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.023ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y19.B5      net (fanout=2)        0.845   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y19.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X17Y20.CLK     net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.704ns logic, 1.319ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y20.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y19.B5      net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y19.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X17Y20.SR      net (fanout=2)        0.509   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X17Y20.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (0.509ns logic, 0.981ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.719ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y19.B4      net (fanout=1190)     1.701   startup_reset
    SLICE_X15Y19.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X17Y20.SR      net (fanout=2)        0.509   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X17Y20.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.509ns logic, 2.210ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y20.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.098ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.098ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y19.B5      net (fanout=2)        0.472   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y19.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X17Y20.CLK     net (fanout=2)        0.225   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.401ns logic, 0.697ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X17Y20.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.327ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y19.B4      net (fanout=1190)     1.701   startup_reset
    SLICE_X15Y19.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/n0133<31>3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X17Y20.CLK     net (fanout=2)        0.225   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.401ns logic, 1.926ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.587ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y23.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X12Y19.B5      net (fanout=1190)     2.918   startup_reset
    SLICE_X12Y19.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X16Y23.SR      net (fanout=2)        0.880   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X16Y23.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (0.789ns logic, 3.798ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y19.B4      net (fanout=2)        0.875   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y19.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X16Y23.SR      net (fanout=2)        0.880   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X16Y23.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (0.789ns logic, 1.755ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y23.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.219ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.281ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X12Y19.B5      net (fanout=1190)     2.918   startup_reset
    SLICE_X12Y19.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X16Y23.CLK     net (fanout=2)        0.721   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (0.642ns logic, 3.639ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.262ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.238ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y19.B4      net (fanout=2)        0.875   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y19.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X16Y23.CLK     net (fanout=2)        0.721   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (0.642ns logic, 1.596ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y23.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y19.B4      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y19.B       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X16Y23.SR      net (fanout=2)        0.505   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X16Y23.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.423ns logic, 0.975ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.701ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X12Y19.B5      net (fanout=1190)     1.773   startup_reset
    SLICE_X12Y19.B       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X16Y23.SR      net (fanout=2)        0.505   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X16Y23.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (0.423ns logic, 2.278ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y23.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.216ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.216ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y19.B4      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y19.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X16Y23.CLK     net (fanout=2)        0.365   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (0.381ns logic, 0.835ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X16Y23.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.519ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.519ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X12Y19.B5      net (fanout=1190)     1.773   startup_reset
    SLICE_X12Y19.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<6>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X16Y23.CLK     net (fanout=2)        0.365   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.519ns (0.381ns logic, 2.138ns route)
                                                       (15.1% logic, 84.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.612ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X41Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.388ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.982ns (Levels of Logic = 3)
  Clock Path Delay:     2.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp392.IMUX.25
    SLICE_X22Y62.B1      net (fanout=1)        5.915   iMPG_DI_4_IBUF
    SLICE_X22Y62.B       Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_ShiftReg<2>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT417
    SLICE_X41Y42.A6      net (fanout=1)        2.232   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT416
    SLICE_X41Y42.CLK     Tas                   0.322   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT418
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                      9.982ns (1.835ns logic, 8.147ns route)
                                                       (18.4% logic, 81.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y42.CLK     net (fanout=1010)     0.816   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (1.323ns logic, 1.072ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (SLICE_X37Y45.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.022ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<2> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.337ns (Levels of Logic = 3)
  Clock Path Delay:     2.384ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<2> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.310   iMPG_DI<2>
                                                       iMPG_DI<2>
                                                       iMPG_DI_2_IBUF
                                                       ProtoComp392.IMUX.23
    SLICE_X23Y60.B1      net (fanout=1)        5.526   iMPG_DI_2_IBUF
    SLICE_X23Y60.B       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1Count<0>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT217
    SLICE_X37Y45.B5      net (fanout=1)        1.920   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT216
    SLICE_X37Y45.CLK     Tas                   0.322   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT218
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    -------------------------------------------------  ---------------------------
    Total                                      9.337ns (1.891ns logic, 7.446ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y45.CLK     net (fanout=1010)     0.805   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.384ns (1.323ns logic, 1.061ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X37Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.780ns (Levels of Logic = 3)
  Clock Path Delay:     2.384ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp392.IMUX.22
    SLICE_X27Y56.B5      net (fanout=1)        5.457   iMPG_DI_1_IBUF
    SLICE_X27Y56.B       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X37Y45.A5      net (fanout=1)        1.432   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X37Y45.CLK     Tas                   0.322   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1618
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.891ns logic, 6.889ns route)
                                                       (21.5% logic, 78.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y45.CLK     net (fanout=1010)     0.805   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.384ns (1.323ns logic, 1.061ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (SLICE_X37Y8.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<1> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.294ns (Levels of Logic = 1)
  Clock Path Delay:     3.239ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<1> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   svo_enc_index<1>
                                                       svo_enc_index<1>
                                                       svo_enc_index_1_IBUF
                                                       ProtoComp392.IMUX.42
    SLICE_X37Y8.AX       net (fanout=1)        2.120   svo_enc_index_1_IBUF
    SLICE_X37Y8.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack<3>
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.174ns logic, 2.120ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y8.CLK      net (fanout=1010)     1.071   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.519ns logic, 1.720ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQA/m_stack_0 (SLICE_X51Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<3> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.436ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<3> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 1.126   svo_enc_a<3>
                                                       svo_enc_a<3>
                                                       svo_enc_a_3_IBUF
                                                       ProtoComp392.IMUX.12
    SLICE_X51Y5.AX       net (fanout=1)        2.262   svo_enc_a_3_IBUF
    SLICE_X51Y5.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (1.174ns logic, 2.262ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y5.CLK      net (fanout=1010)     1.157   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (SLICE_X21Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<0> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<0> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 1.126   svo_enc_b<0>
                                                       svo_enc_b<0>
                                                       svo_enc_b_0_IBUF
                                                       ProtoComp392.IMUX.13
    SLICE_X21Y2.AX       net (fanout=1)        2.242   svo_enc_b_0_IBUF
    SLICE_X21Y2.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.174ns logic, 2.242ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X21Y2.CLK      net (fanout=1010)     1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 575 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.685ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.315ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.374ns (Levels of Logic = 6)
  Clock Path Delay:     3.286ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y41.CLK     net (fanout=1010)     1.118   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.519ns logic, 1.767ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.BMUX    Tshcko                0.461   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    SLICE_X45Y44.B2      net (fanout=3)        1.533   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<0>
    SLICE_X45Y44.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X45Y44.A3      net (fanout=1)        0.458   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X45Y44.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X49Y41.C2      net (fanout=36)       1.123   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X49Y41.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y41.B4      net (fanout=39)       0.745   oLaserOn_OBUF
    SLICE_X51Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y41.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.191   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.374ns (4.137ns logic, 7.237ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.639ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.057ns (Levels of Logic = 7)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y38.CLK     net (fanout=1010)     1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X45Y38.A2      net (fanout=2)        1.150   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X45Y38.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1119
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X49Y41.A6      net (fanout=1)        0.624   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X49Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X49Y41.B4      net (fanout=43)       0.514   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X49Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y41.C4      net (fanout=32)       0.303   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y41.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y41.B4      net (fanout=39)       0.745   oLaserOn_OBUF
    SLICE_X51Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y41.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.191   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.057ns (4.343ns logic, 6.714ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.651ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.038ns (Levels of Logic = 5)
  Clock Path Delay:     3.286ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y41.CLK     net (fanout=1010)     1.118   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.519ns logic, 1.767ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.BMUX    Tshcko                0.461   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    SLICE_X45Y44.B2      net (fanout=3)        1.533   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<0>
    SLICE_X45Y44.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X45Y44.A3      net (fanout=1)        0.458   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X45Y44.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X49Y41.C2      net (fanout=36)       1.123   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X49Y41.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y41.A2      net (fanout=39)       0.855   oLaserOn_OBUF
    SLICE_X51Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.191   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.038ns (3.878ns logic, 7.160ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.768ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.921ns (Levels of Logic = 5)
  Clock Path Delay:     3.286ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y41.CLK     net (fanout=1010)     1.118   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.519ns logic, 1.767ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.BMUX    Tshcko                0.461   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_0
    SLICE_X45Y44.B2      net (fanout=3)        1.533   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<0>
    SLICE_X45Y44.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X45Y44.A3      net (fanout=1)        0.458   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X45Y44.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LaserOn_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X49Y41.C2      net (fanout=36)       1.123   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X49Y41.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y52.CX      net (fanout=39)       1.540   oLaserOn_OBUF
    SLICE_X52Y52.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.485   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.921ns (3.782ns logic, 7.139ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.092ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.604ns (Levels of Logic = 6)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y38.CLK     net (fanout=1010)     1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X45Y38.A2      net (fanout=2)        1.150   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X45Y38.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1119
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X49Y41.A6      net (fanout=1)        0.624   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X49Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X49Y41.B4      net (fanout=43)       0.514   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X49Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y41.C4      net (fanout=32)       0.303   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y41.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y52.CX      net (fanout=39)       1.540   oLaserOn_OBUF
    SLICE_X52Y52.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.485   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.604ns (3.988ns logic, 6.616ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.274ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.419ns (Levels of Logic = 6)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y40.CLK     net (fanout=1010)     1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y40.CQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X45Y40.B1      net (fanout=2)        0.702   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X45Y40.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X49Y41.A1      net (fanout=1)        0.887   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X49Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X49Y41.B4      net (fanout=43)       0.514   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X49Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y41.C4      net (fanout=32)       0.303   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y41.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X52Y52.CX      net (fanout=39)       1.540   oLaserOn_OBUF
    SLICE_X52Y52.CMUX    Tcxc                  0.163   oLaser1_OBUF
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.485   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.419ns (3.988ns logic, 6.431ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (P12.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.708ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.988ns (Levels of Logic = 4)
  Clock Path Delay:     3.279ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y38.CLK     net (fanout=1010)     1.111   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.519ns logic, 1.760ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X45Y38.A2      net (fanout=2)        1.150   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X45Y38.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1119
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X49Y41.A6      net (fanout=1)        0.624   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X49Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y42.D5      net (fanout=43)       0.688   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y42.D       Tilo                  0.259   svo_on_OBUF
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.960   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.988ns (3.566ns logic, 6.422ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.890ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.803ns (Levels of Logic = 4)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y40.CLK     net (fanout=1010)     1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y40.CQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X45Y40.B1      net (fanout=2)        0.702   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X45Y40.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X49Y41.A1      net (fanout=1)        0.887   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X49Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y42.D5      net (fanout=43)       0.688   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y42.D       Tilo                  0.259   svo_on_OBUF
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.960   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.803ns (3.566ns logic, 6.237ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.891ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.802ns (Levels of Logic = 4)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y40.CLK     net (fanout=1010)     1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y40.DQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X45Y40.B3      net (fanout=2)        0.701   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X45Y40.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X49Y41.A1      net (fanout=1)        0.887   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X49Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_FPKLength<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y42.D5      net (fanout=43)       0.688   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y42.D       Tilo                  0.259   svo_on_OBUF
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.960   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.802ns (3.566ns logic, 6.236ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.353ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Clock Path Delay:     0.607ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X4Y45.CLK      net (fanout=1135)     0.688   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (-1.839ns logic, 2.446ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.DQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.550   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (1.596ns logic, 1.550ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.827ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 1)
  Clock Path Delay:     0.566ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X8Y28.CLK      net (fanout=1135)     0.647   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (-1.839ns logic, 2.405ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.065   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.596ns logic, 2.065ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<2> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.852ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<2> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.703ns (Levels of Logic = 1)
  Clock Path Delay:     0.549ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp392.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X9Y53.CLK      net (fanout=1135)     0.630   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (-1.839ns logic, 2.388ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        2.109   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<2>
                                                       SRI_TX_2_OBUF
                                                       SRI_TX<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.703ns (1.594ns logic, 2.109ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.878ns|     24.344ns|            0|            0|    321133320|       871577|
| TS_CLK_80MHz                  |     12.500ns|     12.172ns|      4.680ns|            0|            0|       871553|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.650ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.163ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      2.229ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      2.982ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.680ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.587ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.823(R)|      SLOW  |   -1.117(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    2.621(R)|      SLOW  |   -0.361(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    4.400(R)|      SLOW  |   -1.524(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI         |    4.210(R)|      SLOW  |   -1.841(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A          |    1.923(R)|      SLOW  |   -0.563(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    1.755(R)|      SLOW  |   -0.480(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>      |    5.258(R)|      SLOW  |   -2.715(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>      |    6.421(R)|      SLOW  |   -3.368(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>      |    6.978(R)|      SLOW  |   -3.783(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>      |    6.026(R)|      SLOW  |   -3.209(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>      |    7.612(R)|      SLOW  |   -4.124(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>      |    4.709(R)|      SLOW  |   -2.328(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>      |    4.658(R)|      SLOW  |   -2.262(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    1.587(R)|      SLOW  |   -0.335(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    2.648(R)|      SLOW  |   -0.421(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.983(R)|      SLOW  |   -1.242(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    4.295(R)|      SLOW  |   -1.493(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    1.705(R)|      SLOW  |   -0.452(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    2.303(R)|      SLOW  |   -0.688(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    1.781(R)|      SLOW  |   -0.520(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    1.792(R)|      SLOW  |   -0.506(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    1.976(R)|      SLOW  |   -0.708(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.513(R)|      SLOW  |   -0.244(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    3.039(R)|      SLOW  |   -1.485(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    1.325(R)|      SLOW  |   -0.086(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.353(R)|      SLOW  |   -0.109(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    1.581(R)|      SLOW  |   -0.326(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    1.373(R)|      SLOW  |   -0.118(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    1.407(R)|      SLOW  |   -0.161(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.903(R)|      SLOW  |   -0.633(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.274(R)|      SLOW  |   -0.030(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    3.151(R)|      SLOW  |   -1.372(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    1.773(R)|      SLOW  |   -0.479(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         9.212(R)|      SLOW  |         4.656(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         8.836(R)|      SLOW  |         4.110(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |        12.805(R)|      SLOW  |         4.922(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.345(R)|      SLOW  |         3.827(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.577(R)|      SLOW  |         3.353(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         7.378(R)|      SLOW  |         3.852(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.077(R)|      SLOW  |         5.614(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.378(R)|      SLOW  |         5.321(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         8.846(R)|      SLOW  |         4.387(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        14.232(R)|      SLOW  |         5.250(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        14.685(R)|      SLOW  |         5.429(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.097(R)|      SLOW  |         5.185(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.968(R)|      SLOW  |         5.589(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.298(R)|      SLOW  |         5.147(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.971(R)|      SLOW  |         5.552(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.235(R)|      SLOW  |         4.470(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.594(R)|      SLOW  |         5.295(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.252(R)|      SLOW  |         4.482(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.928(R)|      SLOW  |         4.919(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.810(R)|      SLOW  |         5.455(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         8.300(R)|      SLOW  |         4.553(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.230(R)|      SLOW  |         4.498(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.420(R)|      SLOW  |         4.582(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         9.476(R)|      SLOW  |         5.335(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         8.334(R)|      SLOW  |         4.580(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         8.287(R)|      SLOW  |         4.581(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.693(R)|      SLOW  |         5.432(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.839(R)|      SLOW  |         4.823(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        13.292(R)|      SLOW  |         6.623(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   20.421|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 7.582; Ideal Clock Offset To Actual Clock -8.679; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.823(R)|      SLOW  |   -1.117(R)|      FAST  |   21.177|    1.117|       10.030|
SRI_RX<1>         |    2.621(R)|      SLOW  |   -0.361(R)|      FAST  |   22.379|    0.361|       11.009|
SRI_RX<2>         |    4.400(R)|      SLOW  |   -1.524(R)|      FAST  |   20.600|    1.524|        9.538|
iLIO_DI           |    4.210(R)|      SLOW  |   -1.841(R)|      FAST  |   20.790|    1.841|        9.474|
iMPG_A            |    1.923(R)|      SLOW  |   -0.563(R)|      FAST  |   23.077|    0.563|       11.257|
iMPG_B            |    1.755(R)|      SLOW  |   -0.480(R)|      SLOW  |   23.245|    0.480|       11.383|
iMPG_DI<0>        |    5.258(R)|      SLOW  |   -2.715(R)|      FAST  |   19.742|    2.715|        8.514|
iMPG_DI<1>        |    6.421(R)|      SLOW  |   -3.368(R)|      FAST  |   18.579|    3.368|        7.606|
iMPG_DI<2>        |    6.978(R)|      SLOW  |   -3.783(R)|      FAST  |   18.022|    3.783|        7.120|
iMPG_DI<3>        |    6.026(R)|      SLOW  |   -3.209(R)|      FAST  |   18.974|    3.209|        7.883|
iMPG_DI<4>        |    7.612(R)|      SLOW  |   -4.124(R)|      FAST  |   17.388|    4.124|        6.632|
iMPG_DI<5>        |    4.709(R)|      SLOW  |   -2.328(R)|      FAST  |   20.291|    2.328|        8.982|
iMPG_DI<6>        |    4.658(R)|      SLOW  |   -2.262(R)|      FAST  |   20.342|    2.262|        9.040|
iXY2_STS          |    1.587(R)|      SLOW  |   -0.335(R)|      SLOW  |   23.413|    0.335|       11.539|
lb_cs_n           |    2.648(R)|      SLOW  |   -0.421(R)|      FAST  |   22.352|    0.421|       10.966|
lb_rd_n           |    3.983(R)|      SLOW  |   -1.242(R)|      FAST  |   21.017|    1.242|        9.888|
lb_wr_n           |    4.295(R)|      SLOW  |   -1.493(R)|      FAST  |   20.705|    1.493|        9.606|
svo_alarm<0>      |    1.705(R)|      SLOW  |   -0.452(R)|      SLOW  |   23.295|    0.452|       11.422|
svo_alarm<1>      |    2.303(R)|      SLOW  |   -0.688(R)|      FAST  |   22.697|    0.688|       11.005|
svo_alarm<2>      |    1.781(R)|      SLOW  |   -0.520(R)|      SLOW  |   23.219|    0.520|       11.350|
svo_alarm<3>      |    1.792(R)|      SLOW  |   -0.506(R)|      FAST  |   23.208|    0.506|       11.351|
svo_enc_a<0>      |    1.976(R)|      SLOW  |   -0.708(R)|      SLOW  |   23.024|    0.708|       11.158|
svo_enc_a<1>      |    1.513(R)|      SLOW  |   -0.244(R)|      SLOW  |   23.487|    0.244|       11.622|
svo_enc_a<2>      |    3.039(R)|      SLOW  |   -1.485(R)|      FAST  |   21.961|    1.485|       10.238|
svo_enc_a<3>      |    1.325(R)|      SLOW  |   -0.086(R)|      SLOW  |   23.675|    0.086|       11.795|
svo_enc_b<0>      |    1.353(R)|      SLOW  |   -0.109(R)|      SLOW  |   23.647|    0.109|       11.769|
svo_enc_b<1>      |    1.581(R)|      SLOW  |   -0.326(R)|      SLOW  |   23.419|    0.326|       11.547|
svo_enc_b<2>      |    1.373(R)|      SLOW  |   -0.118(R)|      SLOW  |   23.627|    0.118|       11.755|
svo_enc_b<3>      |    1.407(R)|      SLOW  |   -0.161(R)|      SLOW  |   23.593|    0.161|       11.716|
svo_enc_index<0>  |    1.903(R)|      SLOW  |   -0.633(R)|      SLOW  |   23.097|    0.633|       11.232|
svo_enc_index<1>  |    1.274(R)|      SLOW  |   -0.030(R)|      SLOW  |   23.726|    0.030|       11.848|
svo_enc_index<2>  |    3.151(R)|      SLOW  |   -1.372(R)|      FAST  |   21.849|    1.372|       10.239|
svo_enc_index<3>  |    1.773(R)|      SLOW  |   -0.479(R)|      SLOW  |   23.227|    0.479|       11.374|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.612|         -  |      -0.030|         -  |   17.388|    0.030|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.108 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.212|      SLOW  |        4.656|      FAST  |         2.635|
SRI_RTS<1>                                     |        8.836|      SLOW  |        4.110|      FAST  |         2.259|
SRI_RTS<2>                                     |       12.805|      SLOW  |        4.922|      FAST  |         6.228|
SRI_TX<0>                                      |        7.345|      SLOW  |        3.827|      FAST  |         0.768|
SRI_TX<1>                                      |        6.577|      SLOW  |        3.353|      FAST  |         0.000|
SRI_TX<2>                                      |        7.378|      SLOW  |        3.852|      FAST  |         0.801|
lb_int                                         |       10.077|      SLOW  |        5.614|      FAST  |         3.500|
led_1                                          |       11.378|      SLOW  |        5.321|      FAST  |         4.801|
oLIO_DO                                        |        8.846|      SLOW  |        4.387|      FAST  |         2.269|
oLaser1                                        |       14.232|      SLOW  |        5.250|      FAST  |         7.655|
oLaser2                                        |       14.685|      SLOW  |        5.429|      FAST  |         8.108|
oLaserOn                                       |       12.097|      SLOW  |        5.185|      FAST  |         5.520|
oSPIDAC_CLK                                    |        9.968|      SLOW  |        5.589|      FAST  |         3.391|
oSPIDAC_CSn                                    |        9.298|      SLOW  |        5.147|      FAST  |         2.721|
oSPIDAC_DO                                     |        9.971|      SLOW  |        5.552|      FAST  |         3.394|
oXY2_CLK                                       |        8.235|      SLOW  |        4.470|      FAST  |         1.658|
oXY2_DAT<0>                                    |        9.594|      SLOW  |        5.295|      FAST  |         3.017|
oXY2_DAT<1>                                    |        8.252|      SLOW  |        4.482|      FAST  |         1.675|
oXY2_DAT<2>                                    |        8.928|      SLOW  |        4.919|      FAST  |         2.351|
oXY2_FS                                        |        9.810|      SLOW  |        5.455|      FAST  |         3.233|
svo_ccw<0>                                     |        8.300|      SLOW  |        4.553|      FAST  |         1.723|
svo_ccw<1>                                     |        8.230|      SLOW  |        4.498|      FAST  |         1.653|
svo_ccw<2>                                     |        8.420|      SLOW  |        4.582|      FAST  |         1.843|
svo_ccw<3>                                     |        9.476|      SLOW  |        5.335|      FAST  |         2.899|
svo_cw<0>                                      |        8.334|      SLOW  |        4.580|      FAST  |         1.757|
svo_cw<1>                                      |        8.287|      SLOW  |        4.581|      FAST  |         1.710|
svo_cw<2>                                      |        9.693|      SLOW  |        5.432|      FAST  |         3.116|
svo_cw<3>                                      |        8.839|      SLOW  |        4.823|      FAST  |         2.262|
svo_on                                         |       13.292|      SLOW  |        6.623|      FAST  |         6.715|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322005505 paths, 0 nets, and 57147 connections

Design statistics:
   Minimum period:  24.878ns{1}   (Maximum frequency:  40.196MHz)
   Maximum path delay from/to any node:   4.680ns
   Minimum input required time before clock:   7.612ns
   Minimum output required time after clock:  14.685ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 12 17:12:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 282 MB



