20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
20	 d:/rtl_fpga/vhdl/aula27_ula4bits/ula_4bits.vhd
