// Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module RouteComputer_95(
  input  [2:0] io_req_3_bits_src_virt_id,
               io_req_3_bits_flow_vnet_id,
  input  [6:0] io_req_3_bits_flow_ingress_node,
  input  [1:0] io_req_3_bits_flow_ingress_node_id,
  input  [6:0] io_req_3_bits_flow_egress_node,
  input  [1:0] io_req_3_bits_flow_egress_node_id,
  input  [2:0] io_req_2_bits_src_virt_id,
               io_req_2_bits_flow_vnet_id,
  input  [6:0] io_req_2_bits_flow_ingress_node,
  input  [1:0] io_req_2_bits_flow_ingress_node_id,
  input  [6:0] io_req_2_bits_flow_egress_node,
  input  [1:0] io_req_2_bits_flow_egress_node_id,
  input  [2:0] io_req_1_bits_src_virt_id,
               io_req_1_bits_flow_vnet_id,
  input  [6:0] io_req_1_bits_flow_ingress_node,
  input  [1:0] io_req_1_bits_flow_ingress_node_id,
  input  [6:0] io_req_1_bits_flow_egress_node,
  input  [1:0] io_req_1_bits_flow_egress_node_id,
  input  [2:0] io_req_0_bits_src_virt_id,
               io_req_0_bits_flow_vnet_id,
  input  [6:0] io_req_0_bits_flow_ingress_node,
  input  [1:0] io_req_0_bits_flow_ingress_node_id,
  input  [6:0] io_req_0_bits_flow_egress_node,
  input  [1:0] io_req_0_bits_flow_egress_node_id,
  output       io_resp_3_vc_sel_2_1,
               io_resp_3_vc_sel_2_2,
               io_resp_3_vc_sel_2_3,
               io_resp_3_vc_sel_2_4,
               io_resp_3_vc_sel_1_1,
               io_resp_3_vc_sel_1_2,
               io_resp_3_vc_sel_1_3,
               io_resp_3_vc_sel_1_4,
               io_resp_2_vc_sel_3_0,
               io_resp_2_vc_sel_3_1,
               io_resp_2_vc_sel_3_2,
               io_resp_2_vc_sel_3_3,
               io_resp_2_vc_sel_3_4,
               io_resp_2_vc_sel_0_4,
               io_resp_1_vc_sel_0_4,
               io_resp_0_vc_sel_3_1,
               io_resp_0_vc_sel_3_2,
               io_resp_0_vc_sel_3_3,
               io_resp_0_vc_sel_3_4,
               io_resp_0_vc_sel_2_1,
               io_resp_0_vc_sel_2_2,
               io_resp_0_vc_sel_2_3,
               io_resp_0_vc_sel_2_4,
               io_resp_0_vc_sel_1_1,
               io_resp_0_vc_sel_1_2,
               io_resp_0_vc_sel_1_3,
               io_resp_0_vc_sel_1_4
);

  wire [5:0] _GEN = ~(io_req_0_bits_flow_egress_node[5:0]);	// @[RouteComputer.scala:74:27, pla.scala:78:21]
  wire [4:0] _decoded_T = {_GEN[0], _GEN[2], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_2 = {_GEN[1], _GEN[2], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_4 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], _GEN[2], _GEN[3], _GEN[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_6 = {_GEN[0], _GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_8 = {io_req_0_bits_flow_egress_node[0], _GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_10 = {_GEN[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], _GEN[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_12 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], _GEN[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_14 = {_GEN[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[3], _GEN[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_16 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_18 = {_GEN[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_20 = {_GEN[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_22 = {_GEN[0], io_req_0_bits_flow_egress_node[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_24 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_26 = {_GEN[0], _GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_28 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [3:0] _decoded_T_30 = {io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [4:0] _decoded_T_32 = {_GEN[0], _GEN[1], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_34 = {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_36 = {io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_38 = {_GEN[0], _GEN[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_40 = {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_42 = {_GEN[0], io_req_0_bits_flow_egress_node[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_44 = {_GEN[0], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_46 = {_GEN[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_48 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [4:0] _decoded_T_50 = {_GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_52 = {io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [4:0] _decoded_T_54 = {_GEN[1], _GEN[2], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_56 = {_GEN[2], _GEN[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_58 = {_GEN[0], _GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_60 = {io_req_0_bits_flow_egress_node[0], _GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_62 = {_GEN[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], _GEN[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_64 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], _GEN[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_66 = {_GEN[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[3], _GEN[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_68 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_70 = {_GEN[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_72 = {_GEN[0], _GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_74 = {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_76 = {_GEN[0], io_req_0_bits_flow_egress_node[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_78 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_80 = {_GEN[0], _GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_82 = {io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [5:0] _decoded_T_84 = {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_86 = {io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_88 = {io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [5:0] _decoded_T_90 = {_GEN[0], _GEN[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_92 = {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_94 = {_GEN[0], io_req_0_bits_flow_egress_node[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_96 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_98 = {_GEN[0], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_100 = {_GEN[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_102 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [4:0] _decoded_T_104 = {_GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_106 = {_GEN[1], _GEN[2], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_108 = {_GEN[2], _GEN[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_110 = {_GEN[0], _GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_112 = {io_req_0_bits_flow_egress_node[0], _GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_114 = {_GEN[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], _GEN[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_116 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], _GEN[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_118 = {_GEN[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[3], _GEN[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_120 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_122 = {_GEN[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[3], _GEN[4], _GEN[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_124 = {_GEN[0], _GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_126 = {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_128 = {_GEN[0], io_req_0_bits_flow_egress_node[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_130 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_132 = {_GEN[0], _GEN[1], io_req_0_bits_flow_egress_node[2], _GEN[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_134 = {io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [5:0] _decoded_T_136 = {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_138 = {io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_140 = {io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [5:0] _decoded_T_142 = {_GEN[0], _GEN[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_144 = {io_req_0_bits_flow_egress_node[0], _GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_146 = {_GEN[0], io_req_0_bits_flow_egress_node[1], _GEN[2], _GEN[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_148 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], _GEN[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_150 = {_GEN[0], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_152 = {_GEN[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_154 = {io_req_0_bits_flow_egress_node[0], io_req_0_bits_flow_egress_node[1], io_req_0_bits_flow_egress_node[2], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [4:0] _decoded_T_156 = {_GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_flow_egress_node[5], io_req_0_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [1:0] _GEN_0 = ~(io_req_2_bits_flow_egress_node[1:0]);	// @[RouteComputer.scala:74:27, pla.scala:78:21]
  wire [1:0] _decoded_T_260 = {io_req_2_bits_flow_egress_node_id[0], io_req_2_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [1:0] _decoded_T_264 = {io_req_2_bits_flow_egress_node_id[0], io_req_2_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [5:0] _GEN_1 = ~(io_req_3_bits_flow_egress_node[5:0]);	// @[RouteComputer.scala:74:27, pla.scala:78:21]
  wire [5:0] _decoded_T_320 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], _GEN_1[1], _GEN_1[2], _GEN_1[5], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_322 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[1], _GEN_1[4], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_324 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[3], _GEN_1[5], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_326 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], io_req_3_bits_flow_egress_node[1], _GEN_1[4], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_328 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[1], io_req_3_bits_flow_egress_node[2], _GEN_1[4], _GEN_1[5], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_330 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_332 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[3], _GEN_1[5], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_334 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[3], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [4:0] _decoded_T_336 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_338 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[3], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_340 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[1], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_342 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_344 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_346 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[0]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [5:0] _decoded_T_348 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], _GEN_1[1], _GEN_1[2], _GEN_1[5], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_350 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[1], _GEN_1[4], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_352 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[3], _GEN_1[5], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_354 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], io_req_3_bits_flow_egress_node[1], _GEN_1[4], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_356 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[1], io_req_3_bits_flow_egress_node[2], _GEN_1[4], _GEN_1[5], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_358 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_360 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[3], _GEN_1[5], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_362 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[3], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [4:0] _decoded_T_364 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_366 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[3], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_368 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[1], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_370 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_372 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_374 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [5:0] _decoded_T_376 = {_GEN_1[1], _GEN_1[2], _GEN_1[3], _GEN_1[5], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_378 = {io_req_3_bits_flow_egress_node[0], _GEN_1[1], _GEN_1[4], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_380 = {io_req_3_bits_flow_egress_node[1], _GEN_1[3], _GEN_1[4], _GEN_1[5], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_382 = {_GEN_1[1], io_req_3_bits_flow_egress_node[2], _GEN_1[4], _GEN_1[5], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_384 = {io_req_3_bits_flow_egress_node[0], _GEN_1[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_386 = {io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], _GEN_1[5], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_388 = {_GEN_1[0], io_req_3_bits_flow_egress_node[3], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_390 = {io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[3], _GEN_1[5], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_392 = {io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_394 = {io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[3], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_396 = {_GEN_1[1], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_398 = {io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_400 = {_GEN_1[0], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_402 = {io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[0], io_req_3_bits_src_virt_id[1]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [4:0] _decoded_T_404 = {_GEN_1[1], _GEN_1[2], _GEN_1[3], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_406 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[1], _GEN_1[2], _GEN_1[3], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_408 = {io_req_3_bits_flow_egress_node[0], _GEN_1[1], _GEN_1[4], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_410 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[1], _GEN_1[4], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_412 = {io_req_3_bits_flow_egress_node[1], _GEN_1[3], _GEN_1[4], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_414 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[1], _GEN_1[3], _GEN_1[4], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_416 = {_GEN_1[1], io_req_3_bits_flow_egress_node[2], _GEN_1[4], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_418 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[1], io_req_3_bits_flow_egress_node[2], _GEN_1[4], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_420 = {io_req_3_bits_flow_egress_node[0], _GEN_1[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_422 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_424 = {io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_426 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [2:0] _decoded_T_428 = {_GEN_1[0], io_req_3_bits_flow_egress_node[3], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_430 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], io_req_3_bits_flow_egress_node[3], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_432 = {io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[3], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [6:0] _decoded_T_434 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[3], _GEN_1[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_436 = {io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_438 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[1], _GEN_1[2], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_440 = {io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[3], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0] _decoded_T_442 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[3], io_req_3_bits_flow_egress_node[4], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_444 = {_GEN_1[1], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_446 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[1], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_448 = {io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_450 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], _GEN_1[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [3:0] _decoded_T_452 = {_GEN_1[0], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_454 = {io_req_3_bits_flow_egress_node_id[0], _GEN_1[0], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0] _decoded_T_456 = {io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:90:45]
  wire [5:0] _decoded_T_458 = {io_req_3_bits_flow_egress_node_id[0], io_req_3_bits_flow_egress_node[0], io_req_3_bits_flow_egress_node[1], io_req_3_bits_flow_egress_node[2], io_req_3_bits_flow_egress_node[5], io_req_3_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:90:45]
  assign io_resp_3_vc_sel_2_1 = |{&_decoded_T_320, &_decoded_T_322, &_decoded_T_324, &_decoded_T_326, &_decoded_T_330, &_decoded_T_334, &_decoded_T_342, &_decoded_T_344, &_decoded_T_348, &_decoded_T_350, &_decoded_T_352, &_decoded_T_354, &_decoded_T_358, &_decoded_T_362, &_decoded_T_370, &_decoded_T_372, &_decoded_T_406, &_decoded_T_410, &_decoded_T_414, &_decoded_T_422, &_decoded_T_426, &_decoded_T_430, &_decoded_T_450, &_decoded_T_454};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_3_vc_sel_2_2 = |{&_decoded_T_320, &_decoded_T_322, &_decoded_T_324, &_decoded_T_326, &_decoded_T_330, &_decoded_T_334, &_decoded_T_342, &_decoded_T_344, &_decoded_T_348, &_decoded_T_350, &_decoded_T_352, &_decoded_T_354, &_decoded_T_358, &_decoded_T_362, &_decoded_T_370, &_decoded_T_372, &_decoded_T_406, &_decoded_T_410, &_decoded_T_414, &_decoded_T_422, &_decoded_T_426, &_decoded_T_430, &_decoded_T_450, &_decoded_T_454};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_3_vc_sel_2_3 = |{&_decoded_T_320, &_decoded_T_322, &_decoded_T_324, &_decoded_T_326, &_decoded_T_330, &_decoded_T_334, &_decoded_T_342, &_decoded_T_344, &_decoded_T_348, &_decoded_T_350, &_decoded_T_352, &_decoded_T_354, &_decoded_T_358, &_decoded_T_362, &_decoded_T_370, &_decoded_T_372, &_decoded_T_376, &_decoded_T_378, &_decoded_T_380, &_decoded_T_384, &_decoded_T_386, &_decoded_T_388, &_decoded_T_398, &_decoded_T_400, &_decoded_T_404, &_decoded_T_408, &_decoded_T_412, &_decoded_T_420, &_decoded_T_424, &_decoded_T_428, &_decoded_T_448, &_decoded_T_452};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_3_vc_sel_2_4 = |{&_decoded_T_320, &_decoded_T_322, &_decoded_T_324, &_decoded_T_326, &_decoded_T_330, &_decoded_T_334, &_decoded_T_342, &_decoded_T_344, &_decoded_T_348, &_decoded_T_350, &_decoded_T_352, &_decoded_T_354, &_decoded_T_358, &_decoded_T_362, &_decoded_T_370, &_decoded_T_372, &_decoded_T_376, &_decoded_T_378, &_decoded_T_380, &_decoded_T_384, &_decoded_T_386, &_decoded_T_388, &_decoded_T_398, &_decoded_T_400, &_decoded_T_404, &_decoded_T_408, &_decoded_T_412, &_decoded_T_420, &_decoded_T_424, &_decoded_T_428, &_decoded_T_448, &_decoded_T_452};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_3_vc_sel_1_1 = |{&_decoded_T_328, &_decoded_T_332, &_decoded_T_336, &_decoded_T_338, &_decoded_T_340, &_decoded_T_346, &_decoded_T_356, &_decoded_T_360, &_decoded_T_364, &_decoded_T_366, &_decoded_T_368, &_decoded_T_374, &_decoded_T_418, &_decoded_T_434, &_decoded_T_438, &_decoded_T_442, &_decoded_T_446, &_decoded_T_458};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_3_vc_sel_1_2 = |{&_decoded_T_328, &_decoded_T_332, &_decoded_T_336, &_decoded_T_338, &_decoded_T_340, &_decoded_T_346, &_decoded_T_356, &_decoded_T_360, &_decoded_T_364, &_decoded_T_366, &_decoded_T_368, &_decoded_T_374, &_decoded_T_418, &_decoded_T_434, &_decoded_T_438, &_decoded_T_442, &_decoded_T_446, &_decoded_T_458};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_3_vc_sel_1_3 = |{&_decoded_T_328, &_decoded_T_332, &_decoded_T_336, &_decoded_T_338, &_decoded_T_340, &_decoded_T_346, &_decoded_T_356, &_decoded_T_360, &_decoded_T_364, &_decoded_T_366, &_decoded_T_368, &_decoded_T_374, &_decoded_T_382, &_decoded_T_390, &_decoded_T_392, &_decoded_T_394, &_decoded_T_396, &_decoded_T_402, &_decoded_T_416, &_decoded_T_432, &_decoded_T_436, &_decoded_T_440, &_decoded_T_444, &_decoded_T_456};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_3_vc_sel_1_4 = |{&_decoded_T_328, &_decoded_T_332, &_decoded_T_336, &_decoded_T_338, &_decoded_T_340, &_decoded_T_346, &_decoded_T_356, &_decoded_T_360, &_decoded_T_364, &_decoded_T_366, &_decoded_T_368, &_decoded_T_374, &_decoded_T_382, &_decoded_T_390, &_decoded_T_392, &_decoded_T_394, &_decoded_T_396, &_decoded_T_402, &_decoded_T_416, &_decoded_T_432, &_decoded_T_436, &_decoded_T_440, &_decoded_T_444, &_decoded_T_456};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_2_vc_sel_3_0 = io_req_2_bits_flow_egress_node_id[1];	// @[pla.scala:90:45]
  assign io_resp_2_vc_sel_3_1 = io_req_2_bits_flow_egress_node_id[1];	// @[pla.scala:90:45]
  assign io_resp_2_vc_sel_3_2 = |{io_req_2_bits_flow_egress_node_id[1], &_decoded_T_260, &_decoded_T_264};	// @[Cat.scala:33:92, pla.scala:90:45, :98:74, :114:39]
  assign io_resp_2_vc_sel_3_3 = |{io_req_2_bits_flow_egress_node_id[1], &_decoded_T_260, &_decoded_T_264};	// @[Cat.scala:33:92, pla.scala:90:45, :98:74, :114:39]
  assign io_resp_2_vc_sel_3_4 = |{io_req_2_bits_flow_egress_node_id[1], &_decoded_T_260, &{_GEN_0[1], io_req_2_bits_src_virt_id[2]}, &{io_req_2_bits_flow_egress_node[0], io_req_2_bits_src_virt_id[2]}};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign io_resp_2_vc_sel_0_4 = &{_GEN_0[0], io_req_2_bits_flow_egress_node[1], io_req_2_bits_src_virt_id[2]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74]
  assign io_resp_1_vc_sel_0_4 = io_req_1_bits_src_virt_id[2];	// @[pla.scala:90:45]
  assign io_resp_0_vc_sel_3_1 = |{&_decoded_T_8, &_decoded_T_10, &_decoded_T_18, &_decoded_T_24, &_decoded_T_26, &_decoded_T_36, &_decoded_T_40, &_decoded_T_42, &_decoded_T_50, &_decoded_T_60, &_decoded_T_62, &_decoded_T_70, &_decoded_T_78, &_decoded_T_80, &_decoded_T_86, &_decoded_T_92, &_decoded_T_94, &_decoded_T_104, &_decoded_T_112, &_decoded_T_114, &_decoded_T_122, &_decoded_T_130, &_decoded_T_132, &_decoded_T_138, &_decoded_T_144, &_decoded_T_146, &_decoded_T_156};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_3_2 = |{&_decoded_T_8, &_decoded_T_10, &_decoded_T_18, &_decoded_T_24, &_decoded_T_26, &_decoded_T_36, &_decoded_T_40, &_decoded_T_42, &_decoded_T_50, &_decoded_T_60, &_decoded_T_62, &_decoded_T_70, &_decoded_T_78, &_decoded_T_80, &_decoded_T_86, &_decoded_T_92, &_decoded_T_94, &_decoded_T_104, &_decoded_T_112, &_decoded_T_114, &_decoded_T_122, &_decoded_T_130, &_decoded_T_132, &_decoded_T_138, &_decoded_T_144, &_decoded_T_146, &_decoded_T_156};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_3_3 = |{&_decoded_T_8, &_decoded_T_10, &_decoded_T_18, &_decoded_T_24, &_decoded_T_26, &_decoded_T_36, &_decoded_T_40, &_decoded_T_42, &_decoded_T_50, &_decoded_T_60, &_decoded_T_62, &_decoded_T_70, &_decoded_T_78, &_decoded_T_80, &_decoded_T_86, &_decoded_T_92, &_decoded_T_94, &_decoded_T_104, &_decoded_T_112, &_decoded_T_114, &_decoded_T_122, &_decoded_T_130, &_decoded_T_132, &_decoded_T_138, &_decoded_T_144, &_decoded_T_146, &_decoded_T_156};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_3_4 = |{&_decoded_T_8, &_decoded_T_10, &_decoded_T_18, &_decoded_T_24, &_decoded_T_26, &_decoded_T_36, &_decoded_T_40, &_decoded_T_42, &_decoded_T_50, &_decoded_T_60, &_decoded_T_62, &_decoded_T_70, &_decoded_T_78, &_decoded_T_80, &_decoded_T_86, &_decoded_T_92, &_decoded_T_94, &_decoded_T_104, &_decoded_T_112, &_decoded_T_114, &_decoded_T_122, &_decoded_T_130, &_decoded_T_132, &_decoded_T_138, &_decoded_T_144, &_decoded_T_146, &_decoded_T_156};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_2_1 = |{&_decoded_T, &_decoded_T_2, &_decoded_T_4, &_decoded_T_12, &_decoded_T_14, &_decoded_T_20, &_decoded_T_28, &_decoded_T_30, &_decoded_T_32, &_decoded_T_44, &_decoded_T_46, &_decoded_T_52, &_decoded_T_54, &_decoded_T_56, &_decoded_T_64, &_decoded_T_66, &_decoded_T_72, &_decoded_T_74, &_decoded_T_82, &_decoded_T_88, &_decoded_T_96, &_decoded_T_98, &_decoded_T_100, &_decoded_T_106, &_decoded_T_108, &_decoded_T_116, &_decoded_T_118, &_decoded_T_124, &_decoded_T_126, &_decoded_T_134, &_decoded_T_140, &_decoded_T_148, &_decoded_T_150, &_decoded_T_152};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_2_2 = |{&_decoded_T, &_decoded_T_2, &_decoded_T_4, &_decoded_T_12, &_decoded_T_14, &_decoded_T_20, &_decoded_T_28, &_decoded_T_30, &_decoded_T_32, &_decoded_T_44, &_decoded_T_46, &_decoded_T_52, &_decoded_T_54, &_decoded_T_56, &_decoded_T_64, &_decoded_T_66, &_decoded_T_72, &_decoded_T_74, &_decoded_T_82, &_decoded_T_88, &_decoded_T_96, &_decoded_T_98, &_decoded_T_100, &_decoded_T_106, &_decoded_T_108, &_decoded_T_116, &_decoded_T_118, &_decoded_T_124, &_decoded_T_126, &_decoded_T_134, &_decoded_T_140, &_decoded_T_148, &_decoded_T_150, &_decoded_T_152};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_2_3 = |{&_decoded_T, &_decoded_T_2, &_decoded_T_4, &_decoded_T_12, &_decoded_T_14, &_decoded_T_20, &_decoded_T_28, &_decoded_T_30, &_decoded_T_32, &_decoded_T_44, &_decoded_T_46, &_decoded_T_52, &_decoded_T_54, &_decoded_T_56, &_decoded_T_64, &_decoded_T_66, &_decoded_T_72, &_decoded_T_74, &_decoded_T_82, &_decoded_T_88, &_decoded_T_96, &_decoded_T_98, &_decoded_T_100, &_decoded_T_106, &_decoded_T_108, &_decoded_T_116, &_decoded_T_118, &_decoded_T_124, &_decoded_T_126, &_decoded_T_134, &_decoded_T_140, &_decoded_T_148, &_decoded_T_150, &_decoded_T_152};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_2_4 = |{&_decoded_T, &_decoded_T_2, &_decoded_T_4, &_decoded_T_12, &_decoded_T_14, &_decoded_T_20, &_decoded_T_28, &_decoded_T_30, &_decoded_T_32, &_decoded_T_44, &_decoded_T_46, &_decoded_T_52, &_decoded_T_54, &_decoded_T_56, &_decoded_T_64, &_decoded_T_66, &_decoded_T_72, &_decoded_T_74, &_decoded_T_82, &_decoded_T_88, &_decoded_T_96, &_decoded_T_98, &_decoded_T_100, &_decoded_T_106, &_decoded_T_108, &_decoded_T_116, &_decoded_T_118, &_decoded_T_124, &_decoded_T_126, &_decoded_T_134, &_decoded_T_140, &_decoded_T_148, &_decoded_T_150, &_decoded_T_152};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_1_1 = |{&_decoded_T_6, &_decoded_T_16, &_decoded_T_22, &_decoded_T_34, &_decoded_T_38, &_decoded_T_48, &_decoded_T_58, &_decoded_T_68, &_decoded_T_76, &_decoded_T_84, &_decoded_T_90, &_decoded_T_102, &_decoded_T_110, &_decoded_T_120, &_decoded_T_128, &_decoded_T_136, &_decoded_T_142, &_decoded_T_154};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_1_2 = |{&_decoded_T_6, &_decoded_T_16, &_decoded_T_22, &_decoded_T_34, &_decoded_T_38, &_decoded_T_48, &_decoded_T_58, &_decoded_T_68, &_decoded_T_76, &_decoded_T_84, &_decoded_T_90, &_decoded_T_102, &_decoded_T_110, &_decoded_T_120, &_decoded_T_128, &_decoded_T_136, &_decoded_T_142, &_decoded_T_154};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_1_3 = |{&_decoded_T_6, &_decoded_T_16, &_decoded_T_22, &_decoded_T_34, &_decoded_T_38, &_decoded_T_48, &_decoded_T_58, &_decoded_T_68, &_decoded_T_76, &_decoded_T_84, &_decoded_T_90, &_decoded_T_102, &_decoded_T_110, &_decoded_T_120, &_decoded_T_128, &_decoded_T_136, &_decoded_T_142, &_decoded_T_154};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_resp_0_vc_sel_1_4 = |{&_decoded_T_6, &_decoded_T_16, &_decoded_T_22, &_decoded_T_34, &_decoded_T_38, &_decoded_T_48, &_decoded_T_58, &_decoded_T_68, &_decoded_T_76, &_decoded_T_84, &_decoded_T_90, &_decoded_T_102, &_decoded_T_110, &_decoded_T_120, &_decoded_T_128, &_decoded_T_136, &_decoded_T_142, &_decoded_T_154};	// @[Cat.scala:33:92, pla.scala:98:74, :114:39]
endmodule

