#include "devcfg_icbcfg_rpm_660.h"
/*===========================================================================

FILE:        icb_rpm_data.c

DESCRIPTION: This file describes the target data for ICB on RPM.

   Copyright (c) 2016 Qualcomm Technologies Incorporated.
             All Rights Reserved
             QUALCOMM Proprietary/GTDR
-------------------------------------------------------------------------------

$Header: //components/rel/rpm.bf/1.8/core/systemdrivers/icb/src/660/icb_rpm_data.c#3 $ 

                      EDIT HISTORY FOR FILE

 Autogenerated for target: sdm660
 This file was generated using Autogen script: 
 gen.py

 when         who     what, where, why
 ----------   ---     -----------------------------------------------------------
 2016/09/12 Autogen  Autogenerated version

=============================================================================*/
#include "icb_rpmi.h"
#include "msmhwiobase.h"
#include "icb_rpm_hwio.h"

/*============================================================================
                            DATA DECLARATIONS
============================================================================*/
/****************************************************************************/
/*                              BUSES                                       */
/****************************************************************************/
/**** Bus: a2noc ****/
static HAL_noc_QosMasterInfoType a2noc_master_info[12] =
{
   [0] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* qspi */
   [1] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* usb_hs */
   [2] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* usb3 */
   [3] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* ipa */
   [4] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* ufs */
   [5] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* wlan */
   [6] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* lpass_ahb */
   [7] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* sdcc_2 */
   [8] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* sdcc_1 */
   [9] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* blsp_1 */
   [10] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* blsp_2 */
   [11] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* cr_virt_a2noc */
};

static HAL_noc_InfoType a2noc_hal_info =
{
  .pBaseAddr      = (uint8_t *)A2_NOC_AGGRE2_NOC_BASE,
  .uNumMasters    = 13,
  .uNumQosMasters = 12,
  .uNumSlaves     = 1,
  .uQosFreq       = 4800,
  .aMasters       = a2noc_master_info,
  .eOffsetType    = NOC_QOS_OFFSET_INVALID,
  .uQosOffset     = 0x4000,
  .uQosSize       = 0x1000,
};

static const icb_bus_def_type a2noc_bus =
{
  .pBaseAddr        = (uint8_t *)A2_NOC_AGGRE2_NOC_BASE,
  .busType          = ICB_BUS_NOC,
  .uDataWidth       = 16,
  .pInfo            = (void *)&a2noc_hal_info,
};

/**** Bus: bimc ****/
static HAL_bimc_InfoType bimc_hal_info =
{
  .pBaseAddr      = (uint8_t *)BIMC_REG_BASE,
  .uQosFreq       = 19200,
};

static const icb_bus_def_type bimc_bus =
{
  .pBaseAddr        = (uint8_t *)BIMC_REG_BASE,
  .busType          = ICB_BUS_BIMC,
  .uDataWidth       = 4,
  .pInfo            = (void *)&bimc_hal_info,
  .aggType          = ICB_AGG_SCHEME_0,
  .uP0              = 153,
  .uP1              = 100,
};

/**** Bus: cr_virt ****/

static const icb_bus_def_type cr_virt_bus =
{
  .pBaseAddr        = (uint8_t *)0,
  .busType          = ICB_BUS_VIRT,
  .uDataWidth       = 8,
};

/**** Bus: snoc ****/
static HAL_noc_QosMasterInfoType snoc_master_info[7] =
{
   [0] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* qdss_bam */
   [1] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* qdss_etr */
   [3] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* lpass_proc */
   [4] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* mss */
   [5] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* mss_ce */
   [6] = NOC_QOS_ALLOWED_MODE_BYPASS | NOC_QOS_ALLOWED_MODE_FIXED | NOC_QOS_ALLOWED_MODE_LIMITER | NOC_QOS_ALLOWED_MODE_REGULATOR, /* mss_nav */
};

static HAL_noc_InfoType snoc_hal_info =
{
  .pBaseAddr      = (uint8_t *)SYSTEM_NOC_BASE,
  .uNumMasters    = 10,
  .uNumQosMasters = 7,
  .uNumSlaves     = 13,
  .uQosFreq       = 4800,
  .aMasters       = snoc_master_info,
  .eOffsetType    = NOC_QOS_OFFSET_INVALID,
  .uQosOffset     = 0x6000,
  .uQosSize       = 0x1000,
};

static const icb_bus_def_type snoc_bus =
{
  .pBaseAddr        = (uint8_t *)SYSTEM_NOC_BASE,
  .busType          = ICB_BUS_NOC,
  .uDataWidth       = 16,
  .pInfo            = (void *)&snoc_hal_info,
};

/****************************************************************************/
/*                              CLOCKS                                      */
/****************************************************************************/
/**** Clock: /clk/agr2 ****/
static uint32_t clock_agr2_reqs[6] = {0};
static icb_clock_type clock_agr2_info = 
{
  .name        = "/clk/agr2",
  .num_clients = 6,
  .client_reqs = clock_agr2_reqs,
};

/**** Clock: /clk/bimc ****/
static uint32_t clock_bimc_reqs[4] = {0};
static icb_clock_type clock_bimc_info = 
{
  .name        = "/clk/bimc",
  .num_clients = 4,
  .client_reqs = clock_bimc_reqs,
};

/**** Clock: /clk/ce1 ****/
static uint32_t clock_ce1_reqs[1] = {0};
static icb_clock_type clock_ce1_info = 
{
  .name        = "/clk/ce1",
  .num_clients = 1,
  .client_reqs = clock_ce1_reqs,
};

/**** Clock: /clk/snoc ****/
static uint32_t clock_snoc_reqs[10] = {0};
static icb_clock_type clock_snoc_info = 
{
  .name        = "/clk/snoc",
  .num_clients = 10,
  .client_reqs = clock_snoc_reqs,
};

/**** Clock: /clk/snoc_hs ****/
static uint32_t clock_snoc_hs_reqs[1] = {0};
static icb_clock_type clock_snoc_hs_info = 
{
  .name        = "/clk/snoc_hs",
  .num_clients = 1,
  .client_reqs = clock_snoc_hs_reqs,
};

/****************************************************************************/
/*                              SLAVES                                      */
/****************************************************************************/
/**** Slave: a2noc_snoc ****/
/* bus clock client */
static const icb_clock_handle_type slave_a2noc_snoc_bus_clk =
{
  .clock = &clock_agr2_info,
  .idx   = 5,
};

/* slave port ids */
static const uint32_t slave_a2noc_snoc_ports[1] =
{
  [0] = 0,
};

/* slave definition */
static const icb_slave_type slave_a2noc_snoc =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_A2NOC_SNOC,
    .pBus         = &a2noc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_a2noc_snoc_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 16,
  .bus_clk        = &slave_a2noc_snoc_bus_clk,
};

/**** Slave: bimc_snoc ****/
/* bus clock client */
static const icb_clock_handle_type slave_bimc_snoc_bus_clk =
{
  .clock = &clock_bimc_info,
  .idx   = 1,
};

/* slave port ids */
static const uint32_t slave_bimc_snoc_ports[1] =
{
  [0] = 3,
};

/* slave definition */
static const icb_slave_type slave_bimc_snoc =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_BIMC_SNOC,
    .pBus         = &bimc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_bimc_snoc_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_bimc_snoc_bus_clk,
};

/**** Slave: ebi ****/
/* bus clock client */
static const icb_clock_handle_type slave_ebi_bus_clk =
{
  .clock = &clock_bimc_info,
  .idx   = 2,
};

/* slave port ids */
static const uint32_t slave_ebi_ports[2] =
{
  [0] = 0,
  [1] = 1,
};

/* slave definition */
static const icb_slave_type slave_ebi =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_EBI1,
    .pBus         = &bimc_bus,
    .uNumAggPorts = 2,
    .uNumPorts    = 2,
    .pPortIds     = slave_ebi_ports,
    .pDefaults    = NULL,
    .bMonitored   = true,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_ebi_bus_clk,
};

/**** Slave: hmss_l3 ****/
/* bus clock client */
static const icb_clock_handle_type slave_hmss_l3_bus_clk =
{
  .clock = &clock_bimc_info,
  .idx   = 3,
};

/* slave port ids */
static const uint32_t slave_hmss_l3_ports[1] =
{
  [0] = 2,
};

/* slave definition */
static const icb_slave_type slave_hmss_l3 =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_HMSS_L3,
    .pBus         = &bimc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_hmss_l3_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_hmss_l3_bus_clk,
};

/**** Slave: imem ****/
/* bus clock client */
static const icb_clock_handle_type slave_imem_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 4,
};

/* slave port ids */
static const uint32_t slave_imem_ports[1] =
{
  [0] = 8,
};

/* slave definition */
static const icb_slave_type slave_imem =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_IMEM,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_imem_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 8,
  .bus_clk        = &slave_imem_bus_clk,
};

/**** Slave: pimem ****/
/* bus clock client */
static const icb_clock_handle_type slave_pimem_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 5,
};

/* slave port ids */
static const uint32_t slave_pimem_ports[1] =
{
  [0] = 9,
};

/* slave definition */
static const icb_slave_type slave_pimem =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_PIMEM,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_pimem_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 8,
  .bus_clk        = &slave_pimem_bus_clk,
};

/**** Slave: qdss_stm ****/
/* bus clock client */
static const icb_clock_handle_type slave_qdss_stm_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 6,
};

/* slave port ids */
static const uint32_t slave_qdss_stm_ports[1] =
{
  [0] = 11,
};

/* slave definition */
static const icb_slave_type slave_qdss_stm =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_QDSS_STM,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_qdss_stm_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_qdss_stm_bus_clk,
};

/**** Slave: snoc_bimc ****/
/* bus clock client */
static const icb_clock_handle_type slave_snoc_bimc_bus_clk =
{
  .clock = &clock_snoc_hs_info,
  .idx   = 0,
};

/* slave port ids */
static const uint32_t slave_snoc_bimc_ports[1] =
{
  [0] = 6,
};

/* slave definition */
static const icb_slave_type slave_snoc_bimc =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_SNOC_BIMC,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_snoc_bimc_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 16,
  .bus_clk        = &slave_snoc_bimc_bus_clk,
};

/**** Slave: snoc_cnoc ****/
/* bus clock client */
static const icb_clock_handle_type slave_snoc_cnoc_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 7,
};

/* slave port ids */
static const uint32_t slave_snoc_cnoc_ports[1] =
{
  [0] = 7,
};

/* slave definition */
static const icb_slave_type slave_snoc_cnoc =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_SNOC_CNOC,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_snoc_cnoc_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 8,
  .bus_clk        = &slave_snoc_cnoc_bus_clk,
};

/**** Slave: srvc_snoc ****/
/* bus clock client */
static const icb_clock_handle_type slave_srvc_snoc_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 8,
};

/* slave port ids */
static const uint32_t slave_srvc_snoc_ports[1] =
{
  [0] = 12,
};

/* slave definition */
static const icb_slave_type slave_srvc_snoc =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_SERVICE_SNOC,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_srvc_snoc_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 16,
  .bus_clk        = &slave_srvc_snoc_bus_clk,
};

/**** Slave: wlan ****/
/* bus clock client */
static const icb_clock_handle_type slave_wlan_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 9,
};

/* slave port ids */
static const uint32_t slave_wlan_ports[1] =
{
  [0] = 2,
};

/* slave definition */
static const icb_slave_type slave_wlan =
{
  .soc_data       =
  {
    .slaveId      = ICBID_SLAVE_WLAN,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = slave_wlan_ports,
    .pDefaults    = NULL,
  },
  .slave_width    = 4,
  .bus_clk        = &slave_wlan_bus_clk,
};

/****************************************************************************/
/*                              MASTERS                                     */
/****************************************************************************/
/**** Master: a2noc_snoc ****/
/* bus clock client */
static const icb_clock_handle_type master_a2noc_snoc_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 0,
};

/* master port ids */
static const uint32_t master_a2noc_snoc_ports[1] =
{
  [0] = 9,
};

/* master definition */
static const icb_master_type master_a2noc_snoc =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_A2NOC_SNOC,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_a2noc_snoc_ports,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 16,
  .bus_clk         = &master_a2noc_snoc_bus_clk,
};

/**** Master: bimc_snoc ****/
/* bus clock client */
static const icb_clock_handle_type master_bimc_snoc_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 1,
};

/* master port ids */
static const uint32_t master_bimc_snoc_ports[1] =
{
  [0] = 4,
};

/* master definition */
static const icb_master_type master_bimc_snoc =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_BIMC_SNOC,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_bimc_snoc_ports,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 8,
  .bus_clk         = &master_bimc_snoc_bus_clk,
};

/**** Master: blsp_1 ****/
/* bus clock client */
static const icb_clock_handle_type master_blsp_1_bus_clk =
{
  .clock = &clock_agr2_info,
  .idx   = 0,
};

/* master port ids */
static const uint32_t master_blsp_1_ports[1] =
{
  [0] = 6,
};

static const uint32_t master_blsp_1_qos_ports[1] =
{
  [0] = 9,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_blsp_1_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 1,
    .p0 = 1,
  },
};

/* master definition */
static const icb_master_type master_blsp_1 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_BLSP_1,
    .pBus         = &a2noc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_blsp_1_ports,
    .pQosPortIds  = master_blsp_1_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_blsp_1_defaults,
  },
  .master_width    = 4,
  .bus_clk         = &master_blsp_1_bus_clk,
};

/**** Master: blsp_2 ****/
/* bus clock client */
static const icb_clock_handle_type master_blsp_2_bus_clk =
{
  .clock = &clock_agr2_info,
  .idx   = 1,
};

/* master port ids */
static const uint32_t master_blsp_2_ports[1] =
{
  [0] = 7,
};

static const uint32_t master_blsp_2_qos_ports[1] =
{
  [0] = 10,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_blsp_2_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 1,
    .p0 = 1,
  },
};

/* master definition */
static const icb_master_type master_blsp_2 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_BLSP_2,
    .pBus         = &a2noc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_blsp_2_ports,
    .pQosPortIds  = master_blsp_2_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_blsp_2_defaults,
  },
  .master_width    = 4,
  .bus_clk         = &master_blsp_2_bus_clk,
};

/**** Master: cr_virt_a2noc ****/
/* bus clock client */
static const icb_clock_handle_type master_cr_virt_a2noc_bus_clk =
{
  .clock = &clock_agr2_info,
  .idx   = 2,
};

/* master port ids */
static const uint32_t master_cr_virt_a2noc_ports[1] =
{
  [0] = 2,
};

static const uint32_t master_cr_virt_a2noc_qos_ports[1] =
{
  [0] = 11,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_cr_virt_a2noc_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 1,
    .p0 = 1,
  },
};

/* master definition */
static const icb_master_type master_cr_virt_a2noc =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_CRVIRT_A2NOC,
    .pBus         = &a2noc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_cr_virt_a2noc_ports,
    .pQosPortIds  = master_cr_virt_a2noc_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_cr_virt_a2noc_defaults,
  },
  .master_width    = 8,
  .bus_clk         = &master_cr_virt_a2noc_bus_clk,
};

/**** Master: crypto_c0 ****/
/* bus clock client */
static const icb_clock_handle_type master_crypto_c0_bus_clk =
{
  .clock = &clock_ce1_info,
  .idx   = 0,
};

/* master port ids */
static const uint32_t master_crypto_c0_ports[1] =
{
  [0] = 0,
};

/* master definition */
static const icb_master_type master_crypto_c0 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_CRYPTO_CORE0,
    .pBus         = &cr_virt_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_crypto_c0_ports,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 650 | ICB_WIDTH_TYPE_RAW,
  .bus_clk         = &master_crypto_c0_bus_clk,
};

/**** Master: gnoc_snoc ****/
/* bus clock client */
static const icb_clock_handle_type master_gnoc_snoc_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 2,
};

/* master port ids */
static const uint32_t master_gnoc_snoc_ports[1] =
{
  [0] = 3,
};

/* master definition */
static const icb_master_type master_gnoc_snoc =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_GNOC_SNOC,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_gnoc_snoc_ports,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 8,
  .bus_clk         = &master_gnoc_snoc_bus_clk,
};

/**** Master: sdcc_1 ****/
/* bus clock client */
static const icb_clock_handle_type master_sdcc_1_bus_clk =
{
  .clock = &clock_agr2_info,
  .idx   = 3,
};

/* master port ids */
static const uint32_t master_sdcc_1_ports[1] =
{
  [0] = 3,
};

static const uint32_t master_sdcc_1_qos_ports[1] =
{
  [0] = 8,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_sdcc_1_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 1,
    .p0 = 1,
  },
};

/* master definition */
static const icb_master_type master_sdcc_1 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_SDCC_1,
    .pBus         = &a2noc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_sdcc_1_ports,
    .pQosPortIds  = master_sdcc_1_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_sdcc_1_defaults,
  },
  .master_width    = 8,
  .bus_clk         = &master_sdcc_1_bus_clk,
};

/**** Master: sdcc_2 ****/
/* bus clock client */
static const icb_clock_handle_type master_sdcc_2_bus_clk =
{
  .clock = &clock_agr2_info,
  .idx   = 4,
};

/* master port ids */
static const uint32_t master_sdcc_2_ports[1] =
{
  [0] = 4,
};

static const uint32_t master_sdcc_2_qos_ports[1] =
{
  [0] = 7,
};

/* master port default settings */
static const icb_noc_master_defaults_type master_sdcc_2_defaults =
{
  .nocMode      = NOC_QOS_MODE_FIXED,
  .nocPriority  =
  {
    .p1 = 1,
    .p0 = 1,
  },
};

/* master definition */
static const icb_master_type master_sdcc_2 =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_SDCC_2,
    .pBus         = &a2noc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_sdcc_2_ports,
    .pQosPortIds  = master_sdcc_2_qos_ports,
    .uWindowSize  = 0,
    .pDefaults    = &master_sdcc_2_defaults,
  },
  .master_width    = 8,
  .bus_clk         = &master_sdcc_2_bus_clk,
};

/**** Master: snoc_bimc ****/
/* bus clock client */
static const icb_clock_handle_type master_snoc_bimc_bus_clk =
{
  .clock = &clock_bimc_info,
  .idx   = 0,
};

/* master port ids */
static const uint32_t master_snoc_bimc_ports[1] =
{
  [0] = 3,
};

static const uint32_t master_snoc_bimc_qos_ports[1] =
{
  [0] = 3,
};

/* master port default settings */
static const icb_bimc_master_defaults_type master_snoc_bimc_defaults =
{
  .bimcClockGate =
  {
    .bCoreClockGateEn = true,
    .bArbClockGateEn  = true,
    .bPortClockGateEn = true,
  },
  .bimcMode      = BIMC_QOS_MODE_BYPASS,
};

/* master definition */
static const icb_master_type master_snoc_bimc =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_SNOC_BIMC,
    .pBus         = &bimc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_snoc_bimc_ports,
    .pQosPortIds  = master_snoc_bimc_qos_ports,
    .uWindowSize  = 10000,
    .pDefaults    = &master_snoc_bimc_defaults,
  },
  .master_width    = 4,
  .bus_clk         = &master_snoc_bimc_bus_clk,
};

/**** Master: snoc_cfg ****/
/* bus clock client */
static const icb_clock_handle_type master_snoc_cfg_bus_clk =
{
  .clock = &clock_snoc_info,
  .idx   = 3,
};

/* master port ids */
static const uint32_t master_snoc_cfg_ports[1] =
{
  [0] = 2,
};

/* master definition */
static const icb_master_type master_snoc_cfg =
{
  .soc_data       =
  {
    .masterId     = ICBID_MASTER_SNOC_CFG,
    .pBus         = &snoc_bus,
    .uNumAggPorts = 1,
    .uNumPorts    = 1,
    .pPortIds     = master_snoc_cfg_ports,
    .pQosPortIds  = NULL,
    .uWindowSize  = 0,
    .pDefaults    = NULL,
  },
  .master_width    = 4,
  .bus_clk         = &master_snoc_cfg_bus_clk,
};

/****************************************************************************/
/*                         LATENCY MASTERS                                  */
/****************************************************************************/
static const uint16_t lpass_proc_latencies[4] =
{
  [0] = 230,
  [1] = 300,
  [2] = 450,
  [3] = 800,
};

static const uint16_t lpass_proc_freqs[9] =
{
  [0] = 200,
  [1] = 300,
  [2] = 400,
  [3] = 547,
  [4] = 666,
  [5] = 800,
  [6] = 1017,
  [7] = 1555,
  [8] = 1800,
};

static const uint16_t lpass_proc_230_bws[9] =
{
  [0] = 0,
  [1] = 0,
  [2] = 0,
  [3] = 0,
  [4] = 0,
  [5] = 0,
  [6] = 0,
  [7] = 608,
  [8] = 2213,
};

static const uint16_t lpass_proc_300_bws[9] =
{
  [0] = 0,
  [1] = 0,
  [2] = 0,
  [3] = 0,
  [4] = 0,
  [5] = 0,
  [6] = 534,
  [7] = 3112,
  [8] = 4713,
};

static const uint16_t lpass_proc_450_bws[9] =
{
  [0] = 0,
  [1] = 68,
  [2] = 471,
  [3] = 1090,
  [4] = 1465,
  [5] = 1847,
  [6] = 2812,
  [7] = 7413,
  [8] = 9593,
};

static const uint16_t lpass_proc_800_bws[9] =
{
  [0] = 206,
  [1] = 745,
  [2] = 1367,
  [3] = 2638,
  [4] = 3705,
  [5] = 4355,
  [6] = 5288,
  [7] = 8086,
  [8] = 9360,
};

static const uint16_t * const lpass_proc_bws[4] =
{
  [0] = lpass_proc_230_bws,
  [1] = lpass_proc_300_bws,
  [2] = lpass_proc_450_bws,
  [3] = lpass_proc_800_bws,
};

static const icb_latency_table_type lpass_proc_latency_table =
{
  .uNumLatencies = 4,
  .uNumFreqs     = 9,
  .aLatencies    = lpass_proc_latencies,
  .aFreqs        = lpass_proc_freqs,
  .aBWs          = lpass_proc_bws,
};

static icb_master_latency_type latency_master_lpass_proc = 
{
  .masterId      = ICBID_MASTER_LPASS_PROC,
  .slaveId       = ICBID_SLAVE_EBI1,
  .latency_table = &lpass_proc_latency_table,
  .clk           = "/clk/bimc",
  .handle        = NULL,
};

static const uint16_t mss_proc_latencies[3] =
{
  [0] = 400,
  [1] = 450,
  [2] = 500,
};

static const uint16_t mss_proc_freqs[13] =
{
  [0] = 100,
  [1] = 150,
  [2] = 200,
  [3] = 300,
  [4] = 412,
  [5] = 547,
  [6] = 681,
  [7] = 768,
  [8] = 1017,
  [9] = 1296,
  [10] = 1353,
  [11] = 1555,
  [12] = 1804,
};

static const uint16_t mss_proc_400_bws[13] =
{
  [0] = 112,
  [1] = 226,
  [2] = 379,
  [3] = 800,
  [4] = 2000,
  [5] = 3064,
  [6] = 3817,
  [7] = 4301,
  [8] = 5699,
  [9] = 7258,
  [10] = 7580,
  [11] = 8709,
  [12] = 10107,
};

static const uint16_t mss_proc_450_bws[13] =
{
  [0] = 114,
  [1] = 329,
  [2] = 648,
  [3] = 1600,
  [4] = 2200,
  [5] = 3064,
  [6] = 3817,
  [7] = 4301,
  [8] = 5699,
  [9] = 7258,
  [10] = 7580,
  [11] = 8709,
  [12] = 10107,
};

static const uint16_t mss_proc_500_bws[13] =
{
  [0] = 214,
  [1] = 447,
  [2] = 764,
  [3] = 1650,
  [4] = 2300,
  [5] = 3064,
  [6] = 3817,
  [7] = 4301,
  [8] = 5699,
  [9] = 7258,
  [10] = 7580,
  [11] = 8709,
  [12] = 10107,
};

static const uint16_t * const mss_proc_bws[3] =
{
  [0] = mss_proc_400_bws,
  [1] = mss_proc_450_bws,
  [2] = mss_proc_500_bws,
};

static const icb_latency_table_type mss_proc_latency_table =
{
  .uNumLatencies = 3,
  .uNumFreqs     = 13,
  .aLatencies    = mss_proc_latencies,
  .aFreqs        = mss_proc_freqs,
  .aBWs          = mss_proc_bws,
};

static icb_master_latency_type latency_master_mss_proc = 
{
  .masterId      = ICBID_MASTER_MSS_PROC,
  .slaveId       = ICBID_SLAVE_EBI1,
  .latency_table = &mss_proc_latency_table,
  .clk           = "/clk/bimc",
  .handle        = NULL,
};


/****************************************************************************/
/*                           DANGER CONTEXTS                                */
/****************************************************************************/
static const icb_dsat_freq_bw_type context_0_levels[3] =
{
  [0] = { .freq = 200, .bw = 600 },
  [1] = { .freq = 300, .bw = 900 },
  [2] = { .freq = 301, .bw = 0 },
};

static icb_dsat_context_type context_0 = 
{
  .info       = &bimc_hal_info,
  .clock      = "gcc_bimc_ddr_cpll0_clk",
  .port       = 0,
  .context    = 1,
  .gp         = 1000,
  .num_levels = 3,
  .levels     = context_0_levels,
};

static const icb_dsat_freq_bw_type context_1_levels[3] =
{
  [0] = { .freq = 300, .bw = 450 },
  [1] = { .freq = 413, .bw = 800 },
  [2] = { .freq = 414, .bw = 0 },
};

static icb_dsat_context_type context_1 = 
{
  .info       = &bimc_hal_info,
  .clock      = "gcc_bimc_ddr_cpll0_clk",
  .port       = 0,
  .context    = 2,
  .gp         = 1000,
  .num_levels = 3,
  .levels     = context_1_levels,
};

static const icb_dsat_freq_bw_type context_2_levels[3] =
{
  [0] = { .freq = 200, .bw = 600 },
  [1] = { .freq = 300, .bw = 900 },
  [2] = { .freq = 301, .bw = 0 },
};

static icb_dsat_context_type context_2 = 
{
  .info       = &bimc_hal_info,
  .clock      = "gcc_bimc_ddr_cpll0_clk",
  .port       = 1,
  .context    = 1,
  .gp         = 1000,
  .num_levels = 3,
  .levels     = context_2_levels,
};

static const icb_dsat_freq_bw_type context_3_levels[3] =
{
  [0] = { .freq = 300, .bw = 450 },
  [1] = { .freq = 413, .bw = 800 },
  [2] = { .freq = 414, .bw = 0 },
};

static icb_dsat_context_type context_3 = 
{
  .info       = &bimc_hal_info,
  .clock      = "gcc_bimc_ddr_cpll0_clk",
  .port       = 1,
  .context    = 2,
  .gp         = 1000,
  .num_levels = 3,
  .levels     = context_3_levels,
};

static const icb_dsat_freq_bw_type context_4_levels[3] =
{
  [0] = { .freq = 200, .bw = 600 },
  [1] = { .freq = 300, .bw = 900 },
  [2] = { .freq = 301, .bw = 0 },
};

static icb_dsat_context_type context_4 = 
{
  .info       = &bimc_hal_info,
  .clock      = "gcc_bimc_ddr_cpll0_clk",
  .port       = 6,
  .context    = 1,
  .gp         = 1000,
  .num_levels = 3,
  .levels     = context_4_levels,
};

static const icb_dsat_freq_bw_type context_5_levels[3] =
{
  [0] = { .freq = 300, .bw = 450 },
  [1] = { .freq = 413, .bw = 800 },
  [2] = { .freq = 414, .bw = 0 },
};

static icb_dsat_context_type context_5 = 
{
  .info       = &bimc_hal_info,
  .clock      = "gcc_bimc_ddr_cpll0_clk",
  .port       = 6,
  .context    = 2,
  .gp         = 1000,
  .num_levels = 3,
  .levels     = context_5_levels,
};


/****************************************************************************/
/*                              LISTS                                       */
/****************************************************************************/
/* List of buses on the RPM */
static const icb_bus_def_type *icb_target_bus_list[4] = 
{
  &a2noc_bus,
  &bimc_bus,
  &cr_virt_bus,
  &snoc_bus,
};

/* NPA dependency list. */
static const char *icb_target_clock_list[5] =
{
  "/clk/agr2",
  "/clk/bimc",
  "/clk/ce1",
  "/clk/snoc",
  "/clk/snoc_hs",
};

/* List of clocks used. */
static icb_clock_type * const icb_target_clock_info[5] = 
{
  &clock_agr2_info,
  &clock_bimc_info,
  &clock_ce1_info,
  &clock_snoc_info,
  &clock_snoc_hs_info,
};

/* List of slaves on the RPM */
static const ICBId_SlaveType icb_target_slave_ids[11] =
{
  ICBID_SLAVE_A2NOC_SNOC,
  ICBID_SLAVE_BIMC_SNOC,
  ICBID_SLAVE_EBI1,
  ICBID_SLAVE_HMSS_L3,
  ICBID_SLAVE_IMEM,
  ICBID_SLAVE_PIMEM,
  ICBID_SLAVE_QDSS_STM,
  ICBID_SLAVE_SNOC_BIMC,
  ICBID_SLAVE_SNOC_CNOC,
  ICBID_SLAVE_SERVICE_SNOC,
  ICBID_SLAVE_WLAN,
};

static const icb_slave_type * const icb_target_slave_list[11] = 
{
  &slave_a2noc_snoc,
  &slave_bimc_snoc,
  &slave_ebi,
  &slave_hmss_l3,
  &slave_imem,
  &slave_pimem,
  &slave_qdss_stm,
  &slave_snoc_bimc,
  &slave_snoc_cnoc,
  &slave_srvc_snoc,
  &slave_wlan,
};

/* List of masters on the RPM */
static const ICBId_MasterType icb_target_master_ids[11] =
{
  ICBID_MASTER_A2NOC_SNOC,
  ICBID_MASTER_BIMC_SNOC,
  ICBID_MASTER_BLSP_1,
  ICBID_MASTER_BLSP_2,
  ICBID_MASTER_CRVIRT_A2NOC,
  ICBID_MASTER_CRYPTO_CORE0,
  ICBID_MASTER_GNOC_SNOC,
  ICBID_MASTER_SDCC_1,
  ICBID_MASTER_SDCC_2,
  ICBID_MASTER_SNOC_BIMC,
  ICBID_MASTER_SNOC_CFG,
};

static const icb_master_type * const icb_target_master_list[11] = 
{
  &master_a2noc_snoc,
  &master_bimc_snoc,
  &master_blsp_1,
  &master_blsp_2,
  &master_cr_virt_a2noc,
  &master_crypto_c0,
  &master_gnoc_snoc,
  &master_sdcc_1,
  &master_sdcc_2,
  &master_snoc_bimc,
  &master_snoc_cfg,
};

/* SPDM clocks for RTEM, OLEM */
static const char *icb_target_rtem_clks[2] =
{
  "gcc_spdm_ff_clk",
  "gcc_spdm_cfg_ahb_clk",
};

static ClockIdType icb_target_rtem_clk_ids[2];

static const char *icb_target_olem_clks[8] =
{
  "gcc_spdm_ff_clk",
  "gcc_spdm_cfg_ahb_clk",
  "gcc_spdm_mstr_ahb_clk",
  "gcc_spdm_bimc_cy_clk",
  "gcc_spdm_rpm_cy_clk",
  "gcc_spdm_pnoc_cy_clk",
  "gcc_spdm_snoc_cy_clk",
  "gcc_spdm_debug_cy_clk",
};

static ClockIdType icb_target_olem_clk_ids[8];

/* List of masters who can have latency requests. */
static const ICBId_MasterType icb_target_latency_master_ids[2] =
{
  ICBID_MASTER_LPASS_PROC,
  ICBID_MASTER_MSS_PROC,
};

static icb_master_latency_type * const icb_target_latency_master_list[2] = 
{
  &latency_master_lpass_proc,
  &latency_master_mss_proc,
};

static icb_dsat_context_type * const icb_target_dsat_contexts[6] =
{
  &context_0,
  &context_1,
  &context_2,
  &context_3,
  &context_4,
  &context_5,
};

/****************************************************************************/
/*                          SYSTEM INFORMATION                              */
/****************************************************************************/
const icb_system_info_type icb_rpm_system =
{
  .num_bus_defs        = 4,
  .bus_defs            = icb_target_bus_list,
  .num_npa_deps        = 5,
  .npa_deps            = icb_target_clock_list,
  .clocks              = icb_target_clock_info,
  .num_slaves          = 11,
  .slave_ids           = icb_target_slave_ids,
  .slaves              = icb_target_slave_list,
  .num_masters         = 11,
  .master_ids          = icb_target_master_ids,
  .masters             = icb_target_master_list,
  .num_rtem_clks       = 2,
  .rtem_clks           = icb_target_rtem_clks,
  .rtem_clk_ids        = icb_target_rtem_clk_ids,
  .num_olem_clks       = 8,
  .olem_clks           = icb_target_olem_clks,
  .olem_clk_ids        = icb_target_olem_clk_ids,
  .num_ret_defs        = 0,
  .ret_defs            = NULL,
  .num_ret_clks        = 0,
  .ret_clks            = NULL,
  .ret_clk_ids         = NULL,
  .num_latency_masters = 2,
  .latency_master_ids  = icb_target_latency_master_ids,
  .latency_masters     = icb_target_latency_master_list,
  .num_dsat_contexts   = 6,
  .dsat_contexts       = icb_target_dsat_contexts,
};
