
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7s50csga324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 710.063 ; gain = 177.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:6]
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 16 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE bound to: 20 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 8 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ARM bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 24 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 32 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 11 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 23 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 31 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 36 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE bound to: 40 - type: integer 
	Parameter FW_VNUM bound to: 16'b0000000000000111 
	Parameter N_CHANNELS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000000 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:60]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:61]
INFO: [Synth 8-6157] synthesizing module 'mDOM_trig_bundle_fan_out' [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_out.v:1]
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 16 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_trig_bundle_fan_out' (1#1) [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'mDOM_wvb_conf_bundle_fan_out' [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_out.v:1]
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 8 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ARM bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 24 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 32 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 11 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 23 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 31 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 36 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_wvb_conf_bundle_fan_out' (2#1) [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_out.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_gen' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000000 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_gen' (3#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
INFO: [Synth 8-6157] synthesizing module 'mdom_trigger' [C:/Users/atfie/IceCube/artyS7/hdl/mdom_trigger/mdom_trigger.v:7]
	Parameter TRIG_SRC_SW bound to: 2'b00 
	Parameter TRIG_SRC_THRESH bound to: 2'b01 
	Parameter TRIG_SRC_DISCR bound to: 2'b10 
	Parameter TRIG_SRC_EXT bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/atfie/IceCube/artyS7/hdl/mdom_trigger/mdom_trigger.v:44]
INFO: [Synth 8-6157] synthesizing module 'posedge_detector' [C:/Users/atfie/IceCube/artyS7/hdl/posedge_detector/posedge_detector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'posedge_detector' (4#1) [C:/Users/atfie/IceCube/artyS7/hdl/posedge_detector/posedge_detector.v:5]
INFO: [Synth 8-6157] synthesizing module 'cmp' [C:/Users/atfie/IceCube/artyS7/hdl/cmp/cmp.v:15]
INFO: [Synth 8-6155] done synthesizing module 'cmp' (5#1) [C:/Users/atfie/IceCube/artyS7/hdl/cmp/cmp.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mdom_trigger' (6#1) [C:/Users/atfie/IceCube/artyS7/hdl/mdom_trigger/mdom_trigger.v:7]
INFO: [Synth 8-6157] synthesizing module 'waveform_buffer' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer/waveform_buffer.v:7]
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_CONST_CONF_WIDTH bound to: 12 - type: integer 
	Parameter P_TEST_CONF_WIDTH bound to: 12 - type: integer 
	Parameter P_PRE_CONF_WIDTH bound to: 5 - type: integer 
	Parameter P_POST_CONF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer/waveform_buffer.v:56]
INFO: [Synth 8-6157] synthesizing module 'pretrigger_buffer' [C:/Users/atfie/IceCube/artyS7/hdl/pretrigger_buffer/pretrigger_buffer.v:8]
	Parameter P_PRE_CONF_WIDTH bound to: 5 - type: integer 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter RDY_CNT bound to: 32'b00000000000000000000000000100000 
	Parameter RD_ADDR_OFFSET bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'BUFFER_32_22' [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/BUFFER_32_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BUFFER_32_22' (7#1) [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/BUFFER_32_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pretrigger_buffer' (8#1) [C:/Users/atfie/IceCube/artyS7/hdl/pretrigger_buffer/pretrigger_buffer.v:8]
INFO: [Synth 8-6157] synthesizing module 'waveform_buffer_storage' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer_storage/waveform_buffer_storage.v:7]
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFFER_4096_22' [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/BUFFER_4096_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BUFFER_4096_22' (9#1) [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/BUFFER_4096_22_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FIFO_256_80' [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/FIFO_256_80_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_256_80' (10#1) [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/FIFO_256_80_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'waveform_buffer_storage' (11#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer_storage/waveform_buffer_storage.v:7]
INFO: [Synth 8-6157] synthesizing module 'wvb_wr_ctrl' [C:/Users/atfie/IceCube/artyS7/hdl/wvb_wr_ctrl/wvb_wr_ctrl.v:7]
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_CONST_CONF_WIDTH bound to: 12 - type: integer 
	Parameter P_TEST_CONF_WIDTH bound to: 12 - type: integer 
	Parameter P_PRE_CONF_WIDTH bound to: 5 - type: integer 
	Parameter P_POST_CONF_WIDTH bound to: 8 - type: integer 
	Parameter TRIG_SRC_SW bound to: 2'b00 
	Parameter TRIG_SRC_THRESH bound to: 2'b01 
	Parameter TRIG_SRC_DISCR bound to: 2'b10 
	Parameter TRIG_SRC_EXT bound to: 2'b11 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_PRE bound to: 1 - type: integer 
	Parameter S_SOT bound to: 2 - type: integer 
	Parameter S_POST bound to: 3 - type: integer 
	Parameter S_TEST bound to: 4 - type: integer 
	Parameter S_CONST bound to: 5 - type: integer 
	Parameter PRE_CONF_MIN bound to: 3 - type: integer 
	Parameter POST_CONF_MIN bound to: 2 - type: integer 
	Parameter TEST_CONF_MIN bound to: 3 - type: integer 
	Parameter CONST_CONF_MIN bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [C:/Users/atfie/IceCube/artyS7/hdl/wvb_wr_ctrl/wvb_wr_ctrl.v:44]
INFO: [Synth 8-6157] synthesizing module 'mDOM_wvb_hdr_bundle_0_fan_in' [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_wvb_hdr_bundle_0/mDOM_wvb_hdr_bundle_0_fan_in.v:1]
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_EVT_LTC bound to: 48 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_START_ADDR bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_STOP_ADDR bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_PRE_CONF bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_START_ADDR bound to: 48 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_CNST_RUN bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_PRE_CONF bound to: 75 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_EVT_LTC bound to: 47 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_STOP_ADDR bound to: 71 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_TRIG_SRC bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_CNST_RUN bound to: 74 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_PRE_CONF bound to: 79 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0 bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_wvb_hdr_bundle_0_fan_in' (12#1) [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_wvb_hdr_bundle_0/mDOM_wvb_hdr_bundle_0_fan_in.v:1]
WARNING: [Synth 8-6014] Unused sequential element n_writes_reg was removed.  [C:/Users/atfie/IceCube/artyS7/hdl/wvb_wr_ctrl/wvb_wr_ctrl.v:145]
INFO: [Synth 8-6155] done synthesizing module 'wvb_wr_ctrl' (13#1) [C:/Users/atfie/IceCube/artyS7/hdl/wvb_wr_ctrl/wvb_wr_ctrl.v:7]
INFO: [Synth 8-6157] synthesizing module 'wvb_rd_addr_ctrl' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer/wvb_rd_addr_ctrl.v:7]
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter HDR_WAIT_CNT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mDOM_wvb_hdr_bundle_0_fan_out' [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_wvb_hdr_bundle_0/mDOM_wvb_hdr_bundle_0_fan_out.v:1]
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_EVT_LTC bound to: 48 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_START_ADDR bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_STOP_ADDR bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_TRIG_SRC bound to: 2 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_CNST_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_PRE_CONF bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_EVT_LTC bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_START_ADDR bound to: 48 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_STOP_ADDR bound to: 60 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_TRIG_SRC bound to: 72 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_CNST_RUN bound to: 74 - type: integer 
	Parameter L_START_POS_MDOM_WVB_HDR_BUNDLE_0_PRE_CONF bound to: 75 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_EVT_LTC bound to: 47 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_START_ADDR bound to: 59 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_STOP_ADDR bound to: 71 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_TRIG_SRC bound to: 73 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_CNST_RUN bound to: 74 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_HDR_BUNDLE_0_PRE_CONF bound to: 79 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_HDR_BUNDLE_0 bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_wvb_hdr_bundle_0_fan_out' (14#1) [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_wvb_hdr_bundle_0/mDOM_wvb_hdr_bundle_0_fan_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wvb_rd_addr_ctrl' (15#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer/wvb_rd_addr_ctrl.v:7]
INFO: [Synth 8-6157] synthesizing module 'wvb_overflow_ctrl' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer/wvb_overflow_ctrl.v:7]
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wvb_overflow_ctrl' (16#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer/wvb_overflow_ctrl.v:7]
WARNING: [Synth 8-689] width (14) of port connection 'wvb_wused' does not match port width (13) of module 'wvb_overflow_ctrl' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer/waveform_buffer.v:187]
INFO: [Synth 8-6155] done synthesizing module 'waveform_buffer' (17#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer/waveform_buffer.v:7]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized0' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000001 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized0' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000001 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized0' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized0 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized0' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized0' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized0' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized1' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000010 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized1' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000010 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized1' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized1 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized1' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized1' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized1' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized2' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000011 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized2' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000011 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized2' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized2 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized2' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized2' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized2' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized3' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000100 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized3' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000100 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized3' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized3 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized3' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized3' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized3' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized4' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000101 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized4' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000101 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized4' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized4 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized4' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized4' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized4' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized5' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000110 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized5' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000110 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized5' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized5 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized5' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized5' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized5' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized6' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000111 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized6' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00000111 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized6' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized6 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized6' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized6' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized6' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized7' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001000 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized7' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001000 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized7' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized7 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized7' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized7' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized7' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized8' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001001 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized8' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001001 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized8' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized8 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized8' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized8' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized8' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized9' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001010 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized9' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001010 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized9' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized9 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized9' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized9' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized9' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized10' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001011 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized10' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001011 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized10' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized10 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized10' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized10' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized10' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized11' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001100 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized11' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001100 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized11' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized11 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized11' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized11' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized11' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'waveform_acquisition__parameterized12' [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001101 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_LTC_WIDTH bound to: 48 - type: integer 
	Parameter P_N_WVF_IN_BUF_WIDTH bound to: 10 - type: integer 
	Parameter P_WVB_TRIG_BUNDLE_WIDTH bound to: 20 - type: integer 
	Parameter P_WVB_CONFIG_BUNDLE_WIDTH bound to: 40 - type: integer 
	Parameter P_RATE_SCALER_STS_BUNDLE_WIDTH bound to: 35 - type: integer 
	Parameter P_RATE_SCALER_CTRL_BUNDLE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_gen__parameterized12' [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
	Parameter P_ADC_RAMP_START bound to: 12'b000000000000 
	Parameter P_DISCR_RAMP_START bound to: 8'b00001101 
INFO: [Synth 8-6155] done synthesizing module 'data_gen__parameterized12' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/data_gen/data_gen.v:13]
WARNING: [Synth 8-3848] Net wvb_trig_test_out in module/entity waveform_acquisition__parameterized12 does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:41]
INFO: [Synth 8-6155] done synthesizing module 'waveform_acquisition__parameterized12' (18#1) [C:/Users/atfie/IceCube/artyS7/hdl/waveform_acquisition/waveform_acquisition.v:9]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_n_wvf_in_buf' does not match port width (10) of module 'waveform_acquisition__parameterized12' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:215]
WARNING: [Synth 8-689] width (16) of port connection 'wvb_wused' does not match port width (14) of module 'waveform_acquisition__parameterized12' [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:216]
INFO: [Synth 8-6157] synthesizing module 'LCLK_MMCM' [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/LCLK_MMCM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LCLK_MMCM' (19#1) [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/LCLK_MMCM_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'xdom' [C:/Users/atfie/IceCube/artyS7/hdl/xdom/xdom.v:13]
	Parameter N_CHANNELS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ft232r_proc_buffered' [C:/Users/atfie/IceCube/artyS7/hdl/ft232r_proc_buffered/ft232r_proc_buffered.v:9]
INFO: [Synth 8-6157] synthesizing module 'ft232r_hs' [C:/Users/atfie/IceCube/artyS7/hdl/ft232r_hs/ft232r_hs.v:17]
	Parameter P_CLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs232_ser' [C:/Users/atfie/IceCube/artyS7/hdl/rs232_ser/rs232_ser.v:17]
	Parameter P_CLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_START bound to: 2'b01 
	Parameter S_SHIFT bound to: 2'b10 
	Parameter S_STOP bound to: 2'b11 
	Parameter LAUNCH_CNT_MAX bound to: 41 - type: integer 
	Parameter NBITS_LAUNCH_CNT bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/artyS7/hdl/rs232_ser/rs232_ser.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rs232_ser' (20#1) [C:/Users/atfie/IceCube/artyS7/hdl/rs232_ser/rs232_ser.v:17]
INFO: [Synth 8-6157] synthesizing module 'rs232_des' [C:/Users/atfie/IceCube/artyS7/hdl/rs232_des/rs232_des.v:16]
	Parameter P_CLK_FREQ_HZ bound to: 125000000 - type: integer 
	Parameter P_BAUD_RATE bound to: 3000000 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_START bound to: 2'b01 
	Parameter S_SHIFT bound to: 2'b10 
	Parameter S_STOP bound to: 2'b11 
	Parameter START_LATCH_CNT_MAX bound to: 20 - type: integer 
	Parameter SHIFT_LATCH_CNT_MAX bound to: 41 - type: integer 
	Parameter STOP_LATCH_CNT_MAX bound to: 41 - type: integer 
	Parameter NBITS_LATCH_CNT bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Users/atfie/IceCube/artyS7/hdl/sync/sync.v:5]
	Parameter P_DEFVAL bound to: 1'b0 
	Parameter P_NFF bound to: 2 - type: integer 
	Parameter NFF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/atfie/IceCube/artyS7/hdl/sync/sync.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sync' (21#1) [C:/Users/atfie/IceCube/artyS7/hdl/sync/sync.v:5]
INFO: [Synth 8-6157] synthesizing module 'negedge_detector' [C:/Users/atfie/IceCube/artyS7/hdl/negedge_detector/negedge_detector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'negedge_detector' (22#1) [C:/Users/atfie/IceCube/artyS7/hdl/negedge_detector/negedge_detector.v:5]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/artyS7/hdl/rs232_des/rs232_des.v:78]
INFO: [Synth 8-6155] done synthesizing module 'rs232_des' (23#1) [C:/Users/atfie/IceCube/artyS7/hdl/rs232_des/rs232_des.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ft232r_hs' (24#1) [C:/Users/atfie/IceCube/artyS7/hdl/ft232r_hs/ft232r_hs.v:17]
INFO: [Synth 8-6157] synthesizing module 'uart_proc_hs' [C:/Users/atfie/IceCube/artyS7/hdl/uart_proc_hs/uart_proc_hs.v:16]
	Parameter P_TIMEOUT_CNT_MAX bound to: 125000000 - type: integer 
	Parameter L_HDR1 bound to: 8'b10001111 
	Parameter L_HDR0 bound to: 8'b11000111 
	Parameter L_SINGLE bound to: 8'b00000000 
	Parameter L_BURST bound to: 8'b10000000 
	Parameter L_WR bound to: 8'b00000001 
	Parameter L_RD bound to: 8'b00000010 
	Parameter L_ERR_CRC_WR bound to: 1 - type: integer 
	Parameter S_HDR1 bound to: 0 - type: integer 
	Parameter S_HDR0 bound to: 1 - type: integer 
	Parameter S_PID1 bound to: 2 - type: integer 
	Parameter S_PID0 bound to: 3 - type: integer 
	Parameter S_LEN1 bound to: 4 - type: integer 
	Parameter S_LEN0 bound to: 5 - type: integer 
	Parameter S_ADR1 bound to: 6 - type: integer 
	Parameter S_ADR0 bound to: 7 - type: integer 
	Parameter S_WR_DATA0 bound to: 8 - type: integer 
	Parameter S_WR_DATA1 bound to: 9 - type: integer 
	Parameter S_WR_WAIT bound to: 10 - type: integer 
	Parameter S_WR_CRC1 bound to: 11 - type: integer 
	Parameter S_WR_CRC0 bound to: 12 - type: integer 
	Parameter S_BWR_RDREQ bound to: 13 - type: integer 
	Parameter S_BWR_WAIT_0 bound to: 14 - type: integer 
	Parameter S_SWR_HS bound to: 15 - type: integer 
	Parameter S_BWR_HS bound to: 16 - type: integer 
	Parameter S_RD_HS bound to: 17 - type: integer 
	Parameter S_RD_DATA1 bound to: 18 - type: integer 
	Parameter S_RD_DATA0 bound to: 19 - type: integer 
	Parameter S_RD_WAIT bound to: 20 - type: integer 
	Parameter S_RD_CRC1 bound to: 21 - type: integer 
	Parameter S_RD_CRC0 bound to: 22 - type: integer 
	Parameter S_BWR_BUF_CLR bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crc' [C:/Users/atfie/IceCube/artyS7/hdl/crc16_8b_parallel/crc16_8b_parallel.v:14]
INFO: [Synth 8-6155] done synthesizing module 'crc' (25#1) [C:/Users/atfie/IceCube/artyS7/hdl/crc16_8b_parallel/crc16_8b_parallel.v:14]
INFO: [Synth 8-6157] synthesizing module 'err_mngr' [C:/Users/atfie/IceCube/artyS7/hdl/err_mngr/err_mngr.v:11]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_HANDSHAKE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/artyS7/hdl/err_mngr/err_mngr.v:55]
INFO: [Synth 8-6155] done synthesizing module 'err_mngr' (26#1) [C:/Users/atfie/IceCube/artyS7/hdl/err_mngr/err_mngr.v:11]
WARNING: [Synth 8-6014] Unused sequential element n_burst_reg was removed.  [C:/Users/atfie/IceCube/artyS7/hdl/uart_proc_hs/uart_proc_hs.v:222]
WARNING: [Synth 8-6014] Unused sequential element err_reg was removed.  [C:/Users/atfie/IceCube/artyS7/hdl/uart_proc_hs/uart_proc_hs.v:223]
INFO: [Synth 8-6155] done synthesizing module 'uart_proc_hs' (27#1) [C:/Users/atfie/IceCube/artyS7/hdl/uart_proc_hs/uart_proc_hs.v:16]
INFO: [Synth 8-6157] synthesizing module 'FIFO_2048_32' [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/FIFO_2048_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_2048_32' (28#1) [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/FIFO_2048_32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ft232r_proc_buffered' (29#1) [C:/Users/atfie/IceCube/artyS7/hdl/ft232r_proc_buffered/ft232r_proc_buffered.v:9]
INFO: [Synth 8-6157] synthesizing module 'crs_master' [C:/Users/atfie/IceCube/artyS7/hdl/crs_master/crs_master.v:12]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_BWR_BUF_EMPTY bound to: 1 - type: integer 
	Parameter S_BWR_WAIT_0 bound to: 2 - type: integer 
	Parameter S_BWR_WRITE bound to: 3 - type: integer 
	Parameter S_ACK bound to: 4 - type: integer 
	Parameter S_RD_WAIT bound to: 5 - type: integer 
	Parameter L_RD_WAIT_CNT_MAX bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'i_buf_wr_data_reg' and it is trimmed from '32' to '28' bits. [C:/Users/atfie/IceCube/artyS7/hdl/crs_master/crs_master.v:133]
INFO: [Synth 8-6155] done synthesizing module 'crs_master' (30#1) [C:/Users/atfie/IceCube/artyS7/hdl/crs_master/crs_master.v:12]
INFO: [Synth 8-6157] synthesizing module 'mDOM_trig_bundle_fan_in' [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_in.v:1]
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 5 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_START_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_ET bound to: 0 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_GT bound to: 1 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_LT bound to: 2 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_RUN bound to: 3 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISCR_TRIG_POL bound to: 4 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_TRIG_THRESH bound to: 16 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_DISC_TRIG_EN bound to: 17 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_THRESH_TRIG_EN bound to: 18 - type: integer 
	Parameter L_STOP_POS_MDOM_TRIG_BUNDLE_EXT_TRIG_EN bound to: 19 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_TRIG_BUNDLE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_trig_bundle_fan_in' (31#1) [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_trig_bundle/mDOM_trig_bundle_fan_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'mDOM_wvb_conf_bundle_fan_in' [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_in.v:1]
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 8 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 5 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ARM bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 1 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 1 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 0 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 12 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 24 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 32 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_START_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_CONF bound to: 11 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TEST_CONF bound to: 23 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_POST_CONF bound to: 31 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_PRE_CONF bound to: 36 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_ARM bound to: 37 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_TRIG_MODE bound to: 38 - type: integer 
	Parameter L_STOP_POS_MDOM_WVB_CONF_BUNDLE_CNST_RUN bound to: 39 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE_ZERO_PAD bound to: 0 - type: integer 
	Parameter L_WIDTH_MDOM_WVB_CONF_BUNDLE bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mDOM_wvb_conf_bundle_fan_in' (32#1) [C:/Users/atfie/IceCube/artyS7/hdl/bundles/mDOM_wvb_conf_bundle/mDOM_wvb_conf_bundle_fan_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux' [C:/Users/atfie/IceCube/artyS7/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 14 - type: integer 
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux' (33#1) [C:/Users/atfie/IceCube/artyS7/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'DPRAM_2048_16' [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/DPRAM_2048_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DPRAM_2048_16' (34#1) [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/DPRAM_2048_16_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'addra' does not match port width (11) of module 'DPRAM_2048_16' [C:/Users/atfie/IceCube/artyS7/hdl/xdom/xdom.v:342]
INFO: [Synth 8-6157] synthesizing module 'DIRECT_RDOUT_DPRAM' [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/DIRECT_RDOUT_DPRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DIRECT_RDOUT_DPRAM' (35#1) [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/.Xil/Vivado-13728-LAPTOP-GBOUD091/realtime/DIRECT_RDOUT_DPRAM_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/artyS7/hdl/xdom/xdom.v:390]
WARNING: [Synth 8-3848] Net debug_err_ack in module/entity xdom does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/xdom/xdom.v:71]
INFO: [Synth 8-6155] done synthesizing module 'xdom' (36#1) [C:/Users/atfie/IceCube/artyS7/hdl/xdom/xdom.v:13]
INFO: [Synth 8-6157] synthesizing module 'wvb_reader' [C:/Users/atfie/IceCube/artyS7/hdl/wvb_reader/wvb_reader.v:12]
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter N_CHANNELS bound to: 14 - type: integer 
	Parameter P_WVB_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_DPRAM_ADR_WIDTH bound to: 10 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter P_FMT bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_HDR_WAIT bound to: 1 - type: integer 
	Parameter S_RD_CTRL_REQ bound to: 2 - type: integer 
	Parameter S_DPRAM_RUN bound to: 3 - type: integer 
	Parameter S_DPRAM_BUSY bound to: 4 - type: integer 
	Parameter S_DPRAM_DONE bound to: 5 - type: integer 
	Parameter HDR_WT_CNT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized0' [C:/Users/atfie/IceCube/artyS7/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 14 - type: integer 
	Parameter INPUT_WIDTH bound to: 22 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized0' (36#1) [C:/Users/atfie/IceCube/artyS7/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized1' [C:/Users/atfie/IceCube/artyS7/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 14 - type: integer 
	Parameter INPUT_WIDTH bound to: 80 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized1' (36#1) [C:/Users/atfie/IceCube/artyS7/hdl/n_channel_mux/n_channel_mux.v:13]
WARNING: [Synth 8-689] width (79) of port connection 'out' does not match port width (80) of module 'n_channel_mux__parameterized1' [C:/Users/atfie/IceCube/artyS7/hdl/wvb_reader/wvb_reader.v:99]
INFO: [Synth 8-6157] synthesizing module 'n_channel_mux__parameterized2' [C:/Users/atfie/IceCube/artyS7/hdl/n_channel_mux/n_channel_mux.v:13]
	Parameter N_INPUTS bound to: 14 - type: integer 
	Parameter INPUT_WIDTH bound to: 1 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_channel_mux__parameterized2' (36#1) [C:/Users/atfie/IceCube/artyS7/hdl/n_channel_mux/n_channel_mux.v:13]
INFO: [Synth 8-6157] synthesizing module 'wvb_rd_ctrl_fmt_0' [C:/Users/atfie/IceCube/artyS7/hdl/wvb_rd_ctrl/wvb_rd_ctrl_fmt_0.v:40]
	Parameter P_WVB_ADR_WIDTH bound to: 12 - type: integer 
	Parameter P_DATA_WIDTH bound to: 22 - type: integer 
	Parameter P_HDR_WIDTH bound to: 80 - type: integer 
	Parameter L_FMT bound to: 8'b10000000 
	Parameter L_DPRAM_A_LAST_DATA bound to: 10'b1111111101 
	Parameter L_DPRAM_A_LAST_DATA_CONTINUE bound to: 10'b1111111110 
	Parameter L_DPRAM_A_LAST bound to: 10'b1111111111 
	Parameter L_DPRAM_A_STOP_STREAM bound to: 10'b1111111001 
	Parameter L_RD_WAIT_CNT_MAX bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CHAN_LEN bound to: 1 - type: integer 
	Parameter S_HDR_0_LTC_2 bound to: 2 - type: integer 
	Parameter S_LTC_1_LTC_0 bound to: 3 - type: integer 
	Parameter S_SAMPLE_WORD bound to: 4 - type: integer 
	Parameter S_FTR bound to: 5 - type: integer 
	Parameter S_ACK bound to: 6 - type: integer 
	Parameter S_REQ_WAIT bound to: 7 - type: integer 
	Parameter S_RD_WAIT bound to: 8 - type: integer 
	Parameter S_START_STREAM bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wvb_rd_ctrl_fmt_0' (37#1) [C:/Users/atfie/IceCube/artyS7/hdl/wvb_rd_ctrl/wvb_rd_ctrl_fmt_0.v:40]
INFO: [Synth 8-6155] done synthesizing module 'wvb_reader' (38#1) [C:/Users/atfie/IceCube/artyS7/hdl/wvb_reader/wvb_reader.v:12]
INFO: [Synth 8-6157] synthesizing module 'rgb_led_ctrl' [C:/Users/atfie/IceCube/artyS7/hdl/rgb_led_ctrl/rgb_led_ctrl.v:9]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/atfie/IceCube/artyS7/hdl/pwm/pwm.v:11]
	Parameter PERIOD bound to: 65536 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (39#1) [C:/Users/atfie/IceCube/artyS7/hdl/pwm/pwm.v:11]
INFO: [Synth 8-6155] done synthesizing module 'rgb_led_ctrl' (40#1) [C:/Users/atfie/IceCube/artyS7/hdl/rgb_led_ctrl/rgb_led_ctrl.v:9]
INFO: [Synth 8-6157] synthesizing module 'light_show' [C:/Users/atfie/IceCube/artyS7/hdl/light_show/light_show.v:7]
	Parameter INCREMENT bound to: 32'b00000000000000000000000000000100 
	Parameter INCS_PER_STATE bound to: 32'b00000000000000000000011111010000 
	Parameter MAX_BRIGHNESS bound to: 15'b001111101000000 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_INCRED_DECBLUE bound to: 3'b001 
	Parameter S_INCGREEN_DECRED bound to: 3'b010 
	Parameter S_INCBLUE_DECGREEN bound to: 3'b011 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/artyS7/hdl/light_show/light_show.v:23]
INFO: [Synth 8-6155] done synthesizing module 'light_show' (41#1) [C:/Users/atfie/IceCube/artyS7/hdl/light_show/light_show.v:7]
INFO: [Synth 8-6157] synthesizing module 'knight_rider' [C:/Users/atfie/IceCube/artyS7/hdl/knight_rider/knight_rider.v:6]
	Parameter S_LEFT bound to: 1'b0 
	Parameter S_RIGHT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/artyS7/hdl/knight_rider/knight_rider.v:16]
INFO: [Synth 8-226] default block is never used [C:/Users/atfie/IceCube/artyS7/hdl/knight_rider/knight_rider.v:54]
INFO: [Synth 8-6155] done synthesizing module 'knight_rider' (42#1) [C:/Users/atfie/IceCube/artyS7/hdl/knight_rider/knight_rider.v:6]
WARNING: [Synth 8-3848] Net lck_rst in module/entity top does not have driver. [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:287]
INFO: [Synth 8-6155] done synthesizing module 'top' (43#1) [C:/Users/atfie/IceCube/artyS7/hdl/artys7_fw_top.v:6]
WARNING: [Synth 8-3331] design waveform_buffer_storage has unconnected port wvb_data_in[0]
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized12 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized11 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized10 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized9 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized8 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized7 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized6 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized5 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized4 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized3 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized2 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized1 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition__parameterized0 has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design waveform_acquisition has unconnected port wvb_trig_test_out
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a0_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a1_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a2_buf_wr_data[28]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[31]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[30]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[29]
WARNING: [Synth 8-3331] design crs_master has unconnected port a3_buf_wr_data[28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 787.250 ; gain = 255.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 787.250 ; gain = 255.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 787.250 ; gain = 255.105
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/DPRAM_2048_16/DPRAM_2048_16/DPRAM_2048_16_in_context.xdc] for cell 'XDOM_0/DPRAM_2048_16_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/DPRAM_2048_16/DPRAM_2048_16/DPRAM_2048_16_in_context.xdc] for cell 'XDOM_0/DPRAM_2048_16_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/LCLK_MMCM/LCLK_MMCM/LCLK_MMCM_in_context.xdc] for cell 'lclk_mmcm_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/LCLK_MMCM/LCLK_MMCM/LCLK_MMCM_in_context.xdc] for cell 'lclk_mmcm_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/IPCORES/FIFO_2048_32/FIFO_2048_32/FIFO_2048_32_in_context.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/PTB/PTB'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_32_22/BUFFER_32_22/BUFFER_32_22_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/PTB/PTB'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/FIFO_256_80/FIFO_256_80/FIFO_256_80_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/BUFFER_4096_22/BUFFER_4096_22/BUFFER_4096_22_in_context.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM_in_context.xdc] for cell 'XDOM_0/RDOUT_DPRAM'
Finished Parsing XDC File [c:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/sources_1/ip/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM_in_context.xdc] for cell 'XDOM_0/RDOUT_DPRAM'
Parsing XDC File [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 966.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 966.297 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'XDOM_0/DPRAM_2048_16_0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'XDOM_0/RDOUT_DPRAM' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[0].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[10].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[11].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[12].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[13].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[1].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[2].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[3].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[4].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[5].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[6].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[7].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[8].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[9].WFM_ACQ/WVB/PTB/PTB' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 971.254 ; gain = 439.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 971.254 ; gain = 439.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for OSC_12MHZ. (constraint file  c:/Users/atfie/IceCube/artyS7/IPCORES/LCLK_MMCM/LCLK_MMCM/LCLK_MMCM_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for OSC_12MHZ. (constraint file  c:/Users/atfie/IceCube/artyS7/IPCORES/LCLK_MMCM/LCLK_MMCM/LCLK_MMCM_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for XDOM_0/DPRAM_2048_16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lclk_mmcm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/UART_DEBUG_0/FIFO_2048_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[0].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[1].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[2].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[3].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[4].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[5].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[6].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[7].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[8].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[9].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[10].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[11].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[12].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[13].WFM_ACQ /WVB/PTB/PTB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[0].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[1].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[2].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[3].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[4].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[5].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[6].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[7].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[8].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[9].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[10].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[11].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[12].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[13].WFM_ACQ /WVB/WBS/HDR_FIFO_FMT_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[0].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[1].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[2].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[3].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[4].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[5].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[6].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[7].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[8].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[9].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[10].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[11].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[12].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \waveform_acq_gen[13].WFM_ACQ /WVB/WBS/WAVEFORM_DISCR_BUFF. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XDOM_0/RDOUT_DPRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 971.254 ; gain = 439.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rs232_ser'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'rs232_des'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'ft232r_hs'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'uart_proc_hs'
INFO: [Synth 8-5546] ROM "logic_rd_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "logic_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_rsp_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'y_ack_reg' into 'i_ack_reg' [C:/Users/atfie/IceCube/artyS7/hdl/crs_master/crs_master.v:276]
INFO: [Synth 8-802] inferred FSM for state register 'i_index_reg' in module 'crs_master'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'crs_master'
INFO: [Synth 8-5546] ROM "wvb_trig_et" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_thr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_test_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_post_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_pre_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpram_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_dpram_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_status_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "red_led_lvl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_led_lvl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue_led_lvl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_cycle_speed_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kr_speed_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'wvb_rd_ctrl_fmt_0'
INFO: [Synth 8-5544] ROM "evt_len_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "loop_s_ftr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dpram_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dpram_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'wvb_reader'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'light_show'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'wvb_wr_ctrl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/atfie/IceCube/artyS7/hdl/waveform_buffer/wvb_rd_addr_ctrl.v:73]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_START |                               01 |                               01
                 S_SHIFT |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rs232_ser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                 S_START |                               01 |                               01
                 S_SHIFT |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'rs232_des'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'ft232r_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_HDR1 |                            00000 |                            00000
                  S_HDR0 |                            00001 |                            00001
                  S_PID1 |                            00010 |                            00010
                  S_PID0 |                            00011 |                            00011
                  S_LEN1 |                            00100 |                            00100
                  S_LEN0 |                            00101 |                            00101
                  S_ADR1 |                            00110 |                            00110
                  S_ADR0 |                            00111 |                            00111
                 S_RD_HS |                            01000 |                            10001
              S_RD_DATA1 |                            01001 |                            10010
              S_RD_DATA0 |                            01010 |                            10011
               S_RD_WAIT |                            01011 |                            10100
               S_RD_CRC1 |                            01100 |                            10101
               S_RD_CRC0 |                            01101 |                            10110
              S_WR_DATA1 |                            01110 |                            01001
              S_WR_DATA0 |                            01111 |                            01000
               S_WR_WAIT |                            10000 |                            01010
               S_WR_CRC1 |                            10001 |                            01011
               S_WR_CRC0 |                            10010 |                            01100
           S_BWR_BUF_CLR |                            10011 |                            10111
             S_BWR_RDREQ |                            10100 |                            01101
            S_BWR_WAIT_0 |                            10101 |                            01110
                S_BWR_HS |                            10110 |                            10000
                S_SWR_HS |                            10111 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'uart_proc_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_index_reg' using encoding 'sequential' in module 'crs_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
         S_BWR_BUF_EMPTY |                              001 |                              001
            S_BWR_WAIT_0 |                              010 |                              010
             S_BWR_WRITE |                              011 |                              011
               S_RD_WAIT |                              100 |                              101
                   S_ACK |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'crs_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                             0000
          S_START_STREAM |                             0001 |                             1001
              S_CHAN_LEN |                             0010 |                             0001
           S_HDR_0_LTC_2 |                             0011 |                             0010
           S_LTC_1_LTC_0 |                             0100 |                             0011
           S_SAMPLE_WORD |                             0101 |                             0100
                   S_ACK |                             0110 |                             0110
              S_REQ_WAIT |                             0111 |                             0111
                   S_FTR |                             1000 |                             0101
               S_RD_WAIT |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'wvb_rd_ctrl_fmt_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
              S_HDR_WAIT |                              001 |                             0001
           S_RD_CTRL_REQ |                              010 |                             0010
             S_DPRAM_RUN |                              011 |                             0011
            S_DPRAM_BUSY |                              100 |                             0100
            S_DPRAM_DONE |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'wvb_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
        S_INCRED_DECBLUE |                               01 |                              001
       S_INCGREEN_DECRED |                               10 |                              010
      S_INCBLUE_DECGREEN |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'light_show'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                  S_TEST |                              001 |                              100
                 S_CONST |                              010 |                              101
                   S_PRE |                              011 |                              001
                   S_SOT |                              100 |                              010
                  S_POST |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'wvb_wr_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 971.254 ; gain = 439.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     20430|
|2     |top__GB1      |           1|     17887|
|3     |top__GB2      |           1|     10443|
|4     |top__GB3      |           1|     10912|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register hdr_data_reg_reg [C:/Users/atfie/IceCube/artyS7/hdl/wvb_reader/wvb_reader.v:69]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 74    
	   2 Input     17 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 6     
	   3 Input     13 Bit       Adders := 14    
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 72    
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 28    
	   2 Input      6 Bit       Adders := 17    
	   2 Input      5 Bit       Adders := 28    
	   3 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	             1120 Bit    Registers := 1     
	              308 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 14    
	               40 Bit    Registers := 15    
	               32 Bit    Registers := 21    
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 15    
	               16 Bit    Registers := 14    
	               15 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 131   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 61    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 46    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 255   
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 102   
	   6 Input     32 Bit        Muxes := 15    
	  10 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   4 Input     28 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	  10 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 57    
	  10 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 14    
	   4 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 40    
	   3 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 105   
	   4 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 47    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 182   
	   4 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 8     
	  24 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 87    
	  10 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register hdr_data_reg_reg [C:/Users/atfie/IceCube/artyS7/hdl/wvb_reader/wvb_reader.v:69]
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
Module rs232_ser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 5     
Module posedge_detector__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module negedge_detector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rs232_des 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module negedge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ft232r_hs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module negedge_detector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module negedge_detector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module negedge_detector__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module err_mngr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module uart_proc_hs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 6     
	   3 Input     12 Bit        Muxes := 1     
	  24 Input     12 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 18    
Module negedge_detector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module crs_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     28 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 9     
Module xdom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
Module data_gen__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wvb_rd_ctrl_fmt_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 15    
Module wvb_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1120 Bit    Registers := 1     
	              308 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
Module data_gen__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module knight_rider 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module pwm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pwm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pwm__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module data_gen__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module data_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module posedge_detector__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posedge_detector__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mdom_trigger__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pretrigger_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module waveform_buffer_storage__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module wvb_wr_ctrl__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module wvb_rd_addr_ctrl__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wvb_overflow_ctrl__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module waveform_buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waveform_acquisition 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module light_show 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module pwm__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pwm__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "led_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "red_led_lvl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_led_lvl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue_led_lvl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_cycle_speed_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kr_speed_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_reader_dpram_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpram_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_et" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_thr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_trig_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_cnst_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_test_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_post_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wvb_pre_config" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_status_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[10]' (FD) to 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[11]' (FD) to 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[12]' (FD) to 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[13]' (FD) to 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[15]' (FD) to 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/wds_used_mux_out_reg_reg[15]' (FD) to 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[14]' (FD) to 'i_0/XDOM_0/wds_used_mux_out_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/\wds_used_mux_out_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\waveform_acq_gen[9].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\waveform_acq_gen[10].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\waveform_acq_gen[11].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\waveform_acq_gen[12].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\waveform_acq_gen[13].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\waveform_acq_gen[6].WFM_ACQ/MDOM_TRIG/PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\waveform_acq_gen[7].WFM_ACQ/MDOM_TRIG/PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\waveform_acq_gen[8].WFM_ACQ/MDOM_TRIG/PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3886] merging instance 'i_1/WVB_READER/RD_CTRL/dpram_len_reg[0]' (FDRE) to 'i_1/WVB_READER/RD_CTRL/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/WVB_READER/RD_CTRL/dpram_len_reg[12]' (FDRE) to 'i_1/WVB_READER/RD_CTRL/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/WVB_READER/RD_CTRL/dpram_len_reg[13]' (FDRE) to 'i_1/WVB_READER/RD_CTRL/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1/WVB_READER/RD_CTRL/dpram_len_reg[14]' (FDRE) to 'i_1/WVB_READER/RD_CTRL/dpram_len_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/WVB_READER/RD_CTRL/\dpram_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/WVB_READER/\hdr_data_mux_out_reg_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\waveform_acq_gen[3].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\waveform_acq_gen[4].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\waveform_acq_gen[5].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\waveform_acq_gen[0].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\waveform_acq_gen[1].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\waveform_acq_gen[2].WFM_ACQ/MDOM_TRIG /\PEDGE_EXTRUN/ff_reg )
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[12]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[13]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/wds_used_mux_out_reg_reg[13]' (FD) to 'i_0/XDOM_0/buf_n_wfms_mux_out_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[15]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/XDOM_0/dpram_len_reg[14]' (FDRE) to 'i_0/XDOM_0/dpram_len_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/\buf_n_wfms_mux_out_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/XDOM_0/\dpram_len_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_2/xdom_wvb_conf_bundle_reg_reg[37]' (FD) to 'i_2/xdom_trig_bundle_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\xdom_trig_bundle_reg_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 971.254 ; gain = 439.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+-----------------+---------------+----------------+
|Module Name          | RTL Object      | Depth x Width | Implemented As | 
+---------------------+-----------------+---------------+----------------+
|ft232r_proc_buffered | UART_PROC_HS_0/ | 32x5          | LUT            | 
+---------------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     10998|
|2     |top__GB1      |           1|     11230|
|3     |top__GB2      |           1|      5791|
|4     |top__GB3      |           1|      5991|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'lclk_mmcm_0/clk_125MHZ' to pin 'lclk_mmcm_0/bbstub_clk_125MHZ/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 971.254 ; gain = 439.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1029.418 ; gain = 497.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     10998|
|2     |top__GB1      |           1|     11230|
|3     |top__GB2      |           1|      5791|
|4     |top__GB3      |           1|      5991|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[13].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[3].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[9].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[0].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[6].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[5].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[11].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[2].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[8].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[4].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[10].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[1].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[12].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\waveform_acq_gen[7].WFM_ACQ/WVB/RD_ADDR/hdr_rd_cnt_reg[2] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1031.574 ; gain = 499.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[11].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[7].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[6].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[3].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[1].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11] is being inverted and renamed to waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_test_conf_reg[11]_inv.
INFO: [Synth 8-5365] Flop waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11] is being inverted and renamed to waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/i_const_conf_reg[11]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \WVB_READER/chan_index [0]. Fanout reduced from 295 to 20 by creating 15 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \WVB_READER/chan_index [1]. Fanout reduced from 207 to 19 by creating 11 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \WVB_READER/chan_index [4]. Fanout reduced from 67 to 17 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \WVB_READER/chan_index [3]. Fanout reduced from 71 to 18 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \WVB_READER/chan_index [2]. Fanout reduced from 199 to 20 by creating 10 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1031.574 ; gain = 499.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1031.574 ; gain = 499.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1031.574 ; gain = 499.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1031.574 ; gain = 499.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1031.574 ; gain = 499.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1031.574 ; gain = 499.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |LCLK_MMCM          |         1|
|2     |DPRAM_2048_16      |         1|
|3     |DIRECT_RDOUT_DPRAM |         1|
|4     |FIFO_2048_32       |         1|
|5     |BUFFER_32_22       |        14|
|6     |BUFFER_4096_22     |        14|
|7     |FIFO_256_80        |        14|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |BUFFER_32_22       |     1|
|2     |BUFFER_32_22__14   |     1|
|3     |BUFFER_32_22__15   |     1|
|4     |BUFFER_32_22__16   |     1|
|5     |BUFFER_32_22__17   |     1|
|6     |BUFFER_32_22__18   |     1|
|7     |BUFFER_32_22__19   |     1|
|8     |BUFFER_32_22__20   |     1|
|9     |BUFFER_32_22__21   |     1|
|10    |BUFFER_32_22__22   |     1|
|11    |BUFFER_32_22__23   |     1|
|12    |BUFFER_32_22__24   |     1|
|13    |BUFFER_32_22__25   |     1|
|14    |BUFFER_32_22__26   |     1|
|15    |BUFFER_4096_22     |     1|
|16    |BUFFER_4096_22__14 |     1|
|17    |BUFFER_4096_22__15 |     1|
|18    |BUFFER_4096_22__16 |     1|
|19    |BUFFER_4096_22__17 |     1|
|20    |BUFFER_4096_22__18 |     1|
|21    |BUFFER_4096_22__19 |     1|
|22    |BUFFER_4096_22__20 |     1|
|23    |BUFFER_4096_22__21 |     1|
|24    |BUFFER_4096_22__22 |     1|
|25    |BUFFER_4096_22__23 |     1|
|26    |BUFFER_4096_22__24 |     1|
|27    |BUFFER_4096_22__25 |     1|
|28    |BUFFER_4096_22__26 |     1|
|29    |DIRECT_RDOUT_DPRAM |     1|
|30    |DPRAM_2048_16      |     1|
|31    |FIFO_2048_32       |     1|
|32    |FIFO_256_80        |     1|
|33    |FIFO_256_80__14    |     1|
|34    |FIFO_256_80__15    |     1|
|35    |FIFO_256_80__16    |     1|
|36    |FIFO_256_80__17    |     1|
|37    |FIFO_256_80__18    |     1|
|38    |FIFO_256_80__19    |     1|
|39    |FIFO_256_80__20    |     1|
|40    |FIFO_256_80__21    |     1|
|41    |FIFO_256_80__22    |     1|
|42    |FIFO_256_80__23    |     1|
|43    |FIFO_256_80__24    |     1|
|44    |FIFO_256_80__25    |     1|
|45    |FIFO_256_80__26    |     1|
|46    |LCLK_MMCM          |     1|
|47    |CARRY4             |  1192|
|48    |LUT1               |   967|
|49    |LUT2               |   713|
|50    |LUT3               |  1030|
|51    |LUT4               |  2159|
|52    |LUT5               |   923|
|53    |LUT6               |  2140|
|54    |MUXF7              |   151|
|55    |MUXF8              |    26|
|56    |FDCE               |     7|
|57    |FDPE               |    16|
|58    |FDRE               |  7062|
|59    |FDSE               |   391|
|60    |IBUF               |     1|
|61    |OBUF               |    11|
+------+-------------------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------------------+------+
|      |Instance                         |Module                                |Cells |
+------+---------------------------------+--------------------------------------+------+
|1     |top                              |                                      | 18749|
|2     |  WVB_READER                     |wvb_reader                            |  3351|
|3     |    HDR_DATA_MUX                 |n_channel_mux__parameterized1         |   875|
|4     |    RD_CTRL                      |wvb_rd_ctrl_fmt_0                     |   354|
|5     |  XDOM_0                         |xdom                                  |  1345|
|6     |    CRSM_0                       |crs_master                            |   367|
|7     |      NEDGE_0                    |negedge_detector_88                   |     7|
|8     |    UART_DEBUG_0                 |ft232r_proc_buffered                  |   544|
|9     |      FT232R_HS_0                |ft232r_hs                             |   125|
|10    |        NEDGE_0                  |negedge_detector_85                   |     3|
|11    |        PEDGE_0                  |posedge_detector_86                   |     1|
|12    |        RS232_DES_0              |rs232_des                             |    67|
|13    |          NEDGE0                 |negedge_detector_87                   |     1|
|14    |          SYNC0                  |sync                                  |     7|
|15    |        RS232_SER_0              |rs232_ser                             |    51|
|16    |      UART_PROC_HS_0             |uart_proc_hs                          |   385|
|17    |        CRC16_8B_P_0             |crc                                   |    63|
|18    |        NEDGE_0                  |negedge_detector                      |     1|
|19    |        NEDGE_1                  |negedge_detector_84                   |     2|
|20    |  led_kr                         |knight_rider                          |    90|
|21    |  rgb_0                          |rgb_led_ctrl                          |   243|
|22    |    blue_0                       |pwm_81                                |    81|
|23    |    green_0                      |pwm_82                                |    81|
|24    |    red_0                        |pwm_83                                |    81|
|25    |  rgb_1                          |rgb_led_ctrl_0                        |   243|
|26    |    blue_0                       |pwm                                   |    81|
|27    |    green_0                      |pwm_79                                |    81|
|28    |    red_0                        |pwm_80                                |    81|
|29    |  rgb_lightshow_0                |light_show                            |   354|
|30    |  \waveform_acq_gen[0].WFM_ACQ   |waveform_acquisition                  |   930|
|31    |    DATA_GEN_0                   |data_gen                              |    70|
|32    |    MDOM_TRIG                    |mdom_trigger_73                       |    33|
|33    |      CMP                        |cmp_77                                |     5|
|34    |      PEDGE_RUN                  |posedge_detector_78                   |     1|
|35    |    WVB                          |waveform_buffer__xdcDup__1            |   764|
|36    |      OVERFLOW_CTRL              |wvb_overflow_ctrl_74                  |    20|
|37    |      PTB                        |pretrigger_buffer__xdcDup__1          |    54|
|38    |      RD_ADDR                    |wvb_rd_addr_ctrl_75                   |    43|
|39    |      WBS                        |waveform_buffer_storage__xdcDup__1    |   121|
|40    |      WR_CTRL                    |wvb_wr_ctrl_76                        |   525|
|41    |  \waveform_acq_gen[10].WFM_ACQ  |waveform_acquisition__parameterized9  |   922|
|42    |    DATA_GEN_0                   |data_gen__parameterized9              |    70|
|43    |    MDOM_TRIG                    |mdom_trigger_67                       |    33|
|44    |      CMP                        |cmp_71                                |     5|
|45    |      PEDGE_RUN                  |posedge_detector_72                   |     1|
|46    |    WVB                          |waveform_buffer__xdcDup__11           |   756|
|47    |      OVERFLOW_CTRL              |wvb_overflow_ctrl_68                  |    21|
|48    |      PTB                        |pretrigger_buffer__xdcDup__11         |    54|
|49    |      RD_ADDR                    |wvb_rd_addr_ctrl_69                   |    43|
|50    |      WBS                        |waveform_buffer_storage__xdcDup__11   |   113|
|51    |      WR_CTRL                    |wvb_wr_ctrl_70                        |   524|
|52    |  \waveform_acq_gen[11].WFM_ACQ  |waveform_acquisition__parameterized10 |   924|
|53    |    DATA_GEN_0                   |data_gen__parameterized10             |    70|
|54    |    MDOM_TRIG                    |mdom_trigger_61                       |    33|
|55    |      CMP                        |cmp_65                                |     5|
|56    |      PEDGE_RUN                  |posedge_detector_66                   |     1|
|57    |    WVB                          |waveform_buffer__xdcDup__12           |   756|
|58    |      OVERFLOW_CTRL              |wvb_overflow_ctrl_62                  |    21|
|59    |      PTB                        |pretrigger_buffer__xdcDup__12         |    54|
|60    |      RD_ADDR                    |wvb_rd_addr_ctrl_63                   |    43|
|61    |      WBS                        |waveform_buffer_storage__xdcDup__12   |   113|
|62    |      WR_CTRL                    |wvb_wr_ctrl_64                        |   524|
|63    |  \waveform_acq_gen[12].WFM_ACQ  |waveform_acquisition__parameterized11 |   922|
|64    |    DATA_GEN_0                   |data_gen__parameterized11             |    70|
|65    |    MDOM_TRIG                    |mdom_trigger_55                       |    33|
|66    |      CMP                        |cmp_59                                |     5|
|67    |      PEDGE_RUN                  |posedge_detector_60                   |     1|
|68    |    WVB                          |waveform_buffer__xdcDup__13           |   756|
|69    |      OVERFLOW_CTRL              |wvb_overflow_ctrl_56                  |    21|
|70    |      PTB                        |pretrigger_buffer__xdcDup__13         |    54|
|71    |      RD_ADDR                    |wvb_rd_addr_ctrl_57                   |    43|
|72    |      WBS                        |waveform_buffer_storage__xdcDup__13   |   113|
|73    |      WR_CTRL                    |wvb_wr_ctrl_58                        |   524|
|74    |  \waveform_acq_gen[13].WFM_ACQ  |waveform_acquisition__parameterized12 |   930|
|75    |    DATA_GEN_0                   |data_gen__parameterized12             |    70|
|76    |    MDOM_TRIG                    |mdom_trigger_49                       |    33|
|77    |      CMP                        |cmp_53                                |     5|
|78    |      PEDGE_RUN                  |posedge_detector_54                   |     1|
|79    |    WVB                          |waveform_buffer                       |   764|
|80    |      OVERFLOW_CTRL              |wvb_overflow_ctrl_50                  |    21|
|81    |      PTB                        |pretrigger_buffer                     |    54|
|82    |      RD_ADDR                    |wvb_rd_addr_ctrl_51                   |    43|
|83    |      WBS                        |waveform_buffer_storage               |   121|
|84    |      WR_CTRL                    |wvb_wr_ctrl_52                        |   524|
|85    |  \waveform_acq_gen[1].WFM_ACQ   |waveform_acquisition__parameterized0  |   930|
|86    |    DATA_GEN_0                   |data_gen__parameterized0              |    70|
|87    |    MDOM_TRIG                    |mdom_trigger_43                       |    33|
|88    |      CMP                        |cmp_47                                |     5|
|89    |      PEDGE_RUN                  |posedge_detector_48                   |     1|
|90    |    WVB                          |waveform_buffer__xdcDup__2            |   764|
|91    |      OVERFLOW_CTRL              |wvb_overflow_ctrl_44                  |    20|
|92    |      PTB                        |pretrigger_buffer__xdcDup__2          |    54|
|93    |      RD_ADDR                    |wvb_rd_addr_ctrl_45                   |    43|
|94    |      WBS                        |waveform_buffer_storage__xdcDup__2    |   121|
|95    |      WR_CTRL                    |wvb_wr_ctrl_46                        |   525|
|96    |  \waveform_acq_gen[2].WFM_ACQ   |waveform_acquisition__parameterized1  |   930|
|97    |    DATA_GEN_0                   |data_gen__parameterized1              |    70|
|98    |    MDOM_TRIG                    |mdom_trigger_37                       |    33|
|99    |      CMP                        |cmp_41                                |     5|
|100   |      PEDGE_RUN                  |posedge_detector_42                   |     1|
|101   |    WVB                          |waveform_buffer__xdcDup__3            |   764|
|102   |      OVERFLOW_CTRL              |wvb_overflow_ctrl_38                  |    20|
|103   |      PTB                        |pretrigger_buffer__xdcDup__3          |    54|
|104   |      RD_ADDR                    |wvb_rd_addr_ctrl_39                   |    43|
|105   |      WBS                        |waveform_buffer_storage__xdcDup__3    |   121|
|106   |      WR_CTRL                    |wvb_wr_ctrl_40                        |   525|
|107   |  \waveform_acq_gen[3].WFM_ACQ   |waveform_acquisition__parameterized2  |   930|
|108   |    DATA_GEN_0                   |data_gen__parameterized2              |    70|
|109   |    MDOM_TRIG                    |mdom_trigger_31                       |    33|
|110   |      CMP                        |cmp_35                                |     5|
|111   |      PEDGE_RUN                  |posedge_detector_36                   |     1|
|112   |    WVB                          |waveform_buffer__xdcDup__4            |   764|
|113   |      OVERFLOW_CTRL              |wvb_overflow_ctrl_32                  |    20|
|114   |      PTB                        |pretrigger_buffer__xdcDup__4          |    54|
|115   |      RD_ADDR                    |wvb_rd_addr_ctrl_33                   |    43|
|116   |      WBS                        |waveform_buffer_storage__xdcDup__4    |   121|
|117   |      WR_CTRL                    |wvb_wr_ctrl_34                        |   525|
|118   |  \waveform_acq_gen[4].WFM_ACQ   |waveform_acquisition__parameterized3  |   930|
|119   |    DATA_GEN_0                   |data_gen__parameterized3              |    70|
|120   |    MDOM_TRIG                    |mdom_trigger_25                       |    33|
|121   |      CMP                        |cmp_29                                |     5|
|122   |      PEDGE_RUN                  |posedge_detector_30                   |     1|
|123   |    WVB                          |waveform_buffer__xdcDup__5            |   764|
|124   |      OVERFLOW_CTRL              |wvb_overflow_ctrl_26                  |    20|
|125   |      PTB                        |pretrigger_buffer__xdcDup__5          |    54|
|126   |      RD_ADDR                    |wvb_rd_addr_ctrl_27                   |    43|
|127   |      WBS                        |waveform_buffer_storage__xdcDup__5    |   121|
|128   |      WR_CTRL                    |wvb_wr_ctrl_28                        |   525|
|129   |  \waveform_acq_gen[5].WFM_ACQ   |waveform_acquisition__parameterized4  |   930|
|130   |    DATA_GEN_0                   |data_gen__parameterized4              |    70|
|131   |    MDOM_TRIG                    |mdom_trigger_19                       |    33|
|132   |      CMP                        |cmp_23                                |     5|
|133   |      PEDGE_RUN                  |posedge_detector_24                   |     1|
|134   |    WVB                          |waveform_buffer__xdcDup__6            |   764|
|135   |      OVERFLOW_CTRL              |wvb_overflow_ctrl_20                  |    20|
|136   |      PTB                        |pretrigger_buffer__xdcDup__6          |    54|
|137   |      RD_ADDR                    |wvb_rd_addr_ctrl_21                   |    43|
|138   |      WBS                        |waveform_buffer_storage__xdcDup__6    |   121|
|139   |      WR_CTRL                    |wvb_wr_ctrl_22                        |   525|
|140   |  \waveform_acq_gen[6].WFM_ACQ   |waveform_acquisition__parameterized5  |   928|
|141   |    DATA_GEN_0                   |data_gen__parameterized5              |    70|
|142   |    MDOM_TRIG                    |mdom_trigger_13                       |    32|
|143   |      CMP                        |cmp_17                                |     5|
|144   |      PEDGE_RUN                  |posedge_detector_18                   |     1|
|145   |    WVB                          |waveform_buffer__xdcDup__7            |   765|
|146   |      OVERFLOW_CTRL              |wvb_overflow_ctrl_14                  |    20|
|147   |      PTB                        |pretrigger_buffer__xdcDup__7          |    56|
|148   |      RD_ADDR                    |wvb_rd_addr_ctrl_15                   |    42|
|149   |      WBS                        |waveform_buffer_storage__xdcDup__7    |   120|
|150   |      WR_CTRL                    |wvb_wr_ctrl_16                        |   523|
|151   |  \waveform_acq_gen[7].WFM_ACQ   |waveform_acquisition__parameterized6  |   931|
|152   |    DATA_GEN_0                   |data_gen__parameterized6              |    70|
|153   |    MDOM_TRIG                    |mdom_trigger_7                        |    31|
|154   |      CMP                        |cmp_11                                |     5|
|155   |      PEDGE_RUN                  |posedge_detector_12                   |     1|
|156   |    WVB                          |waveform_buffer__xdcDup__8            |   769|
|157   |      OVERFLOW_CTRL              |wvb_overflow_ctrl_8                   |    20|
|158   |      PTB                        |pretrigger_buffer__xdcDup__8          |    56|
|159   |      RD_ADDR                    |wvb_rd_addr_ctrl_9                    |    42|
|160   |      WBS                        |waveform_buffer_storage__xdcDup__8    |   120|
|161   |      WR_CTRL                    |wvb_wr_ctrl_10                        |   527|
|162   |  \waveform_acq_gen[8].WFM_ACQ   |waveform_acquisition__parameterized7  |   931|
|163   |    DATA_GEN_0                   |data_gen__parameterized7              |    70|
|164   |    MDOM_TRIG                    |mdom_trigger_1                        |    31|
|165   |      CMP                        |cmp_5                                 |     5|
|166   |      PEDGE_RUN                  |posedge_detector_6                    |     1|
|167   |    WVB                          |waveform_buffer__xdcDup__9            |   769|
|168   |      OVERFLOW_CTRL              |wvb_overflow_ctrl_2                   |    20|
|169   |      PTB                        |pretrigger_buffer__xdcDup__9          |    56|
|170   |      RD_ADDR                    |wvb_rd_addr_ctrl_3                    |    42|
|171   |      WBS                        |waveform_buffer_storage__xdcDup__9    |   120|
|172   |      WR_CTRL                    |wvb_wr_ctrl_4                         |   527|
|173   |  \waveform_acq_gen[9].WFM_ACQ   |waveform_acquisition__parameterized8  |   922|
|174   |    DATA_GEN_0                   |data_gen__parameterized8              |    70|
|175   |    MDOM_TRIG                    |mdom_trigger                          |    33|
|176   |      CMP                        |cmp                                   |     5|
|177   |      PEDGE_RUN                  |posedge_detector                      |     1|
|178   |    WVB                          |waveform_buffer__xdcDup__10           |   756|
|179   |      OVERFLOW_CTRL              |wvb_overflow_ctrl                     |    21|
|180   |      PTB                        |pretrigger_buffer__xdcDup__10         |    54|
|181   |      RD_ADDR                    |wvb_rd_addr_ctrl                      |    43|
|182   |      WBS                        |waveform_buffer_storage__xdcDup__10   |   113|
|183   |      WR_CTRL                    |wvb_wr_ctrl                           |   524|
+------+---------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1031.574 ; gain = 499.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 1031.574 ; gain = 315.426
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1031.574 ; gain = 499.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1369 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1044.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
326 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1044.801 ; gain = 751.148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1044.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/atfie/IceCube/artyS7/vivado_project/artyS7.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 19:14:04 2020...
