{"Source Block": ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@136:146@HdlIdDef", "  reg     [ 2:0]                        dac_xfer_req_m = 3'b0;\n  reg     [ 3:0]                        dac_last_beats = 4'b0;\n  reg     [ 3:0]                        dac_last_beats_m = 4'b0;\n  reg                                   dac_dlast = 1'b0;\n  reg                                   dac_dlast_m1 = 1'b0;\n  reg                                   dac_dlast_m2 = 1'b0;\n\n  // internal signals\n\n  wire                                  axi_fifo_reset_s;\n  wire                                  axi_dvalid_s;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@134:144", "  reg                                   dac_mem_valid = 1'b0;\n  reg                                   dac_mem_enable = 1'b0;\n  reg     [ 2:0]                        dac_xfer_req_m = 3'b0;\n  reg     [ 3:0]                        dac_last_beats = 4'b0;\n  reg     [ 3:0]                        dac_last_beats_m = 4'b0;\n  reg                                   dac_dlast = 1'b0;\n  reg                                   dac_dlast_m1 = 1'b0;\n  reg                                   dac_dlast_m2 = 1'b0;\n\n  // internal signals\n\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_rd.v@135:145", "  reg                                   dac_mem_enable = 1'b0;\n  reg     [ 2:0]                        dac_xfer_req_m = 3'b0;\n  reg     [ 3:0]                        dac_last_beats = 4'b0;\n  reg     [ 3:0]                        dac_last_beats_m = 4'b0;\n  reg                                   dac_dlast = 1'b0;\n  reg                                   dac_dlast_m1 = 1'b0;\n  reg                                   dac_dlast_m2 = 1'b0;\n\n  // internal signals\n\n  wire                                  axi_fifo_reset_s;\n"]], "Diff Content": {"Delete": [[141, "  reg                                   dac_dlast_m2 = 1'b0;\n"]], "Add": []}}