
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
Options:	
Date:		Sat May 31 22:04:01 2025
Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
OS:		Red Hat Enterprise Linux

License:
		[22:04:02.494417] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
<CMD> win
<CMD> restoreDesign TOPv7drcclean.dat
#% Begin load design ... (date=05/31 22:05:03, mem=1514.7M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'TOP' saved by 'Innovus' '23.10-p003_1' on 'Sat May 31 22:02:58 2025'.
% Begin Load MMMC data ... (date=05/31 22:05:05, mem=1516.7M)
% End Load MMMC data ... (date=05/31 22:05:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1517.1M, current mem=1517.1M)
rc_fast rc_slow

Loading LEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/libs/lef/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...

Loading LEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/libs/lef/22fdsoi_standard_site.lef ...

Loading LEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/libs/lef/gf22nspslogl24edl116f.lef ...
Set DBUPerIGU to M1 pitch 116.
[22:05:05.206946] Periodic Lic check successful
[22:05:05.206977] Feature usage summary:
[22:05:05.206978] Innovus_Impl_System
[22:05:05.206984] Innovus_20nm_Opt

This command "restoreDesign TOPv7drcclean.dat" required an extra checkout of license invs_20nm.
Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/viewDefinition.tcl
Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
*** End library_loading (cpu=1.55min, real=1.55min, mem=306.1M, fe_cpu=2.12min, fe_real=2.62min, fe_mem=2085.6M) ***
% Begin Load netlist data ... (date=05/31 22:06:38, mem=1739.7M)
*** Begin netlist parsing (mem=2085.6M) ***
Created 1371 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/vbin/TOP.v.bin'

*** Memory Usage v#2 (Current mem = 2094.637M, initial mem = 812.863M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2094.6M) ***
% End Load netlist data ... (date=05/31 22:06:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1791.9M, current mem=1791.9M)
Top level cell is TOP.
Hooked 2742 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell TOP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 2743 modules.
** info: there are 3183 stdCell insts.
** info: there are 0 insts with no signal pins.

*** Memory Usage v#2 (Current mem = 2267.062M, initial mem = 812.863M) ***
*info: set bottom ioPad orient R0

Honor LEF defined pitches for advanced node
Start create_tracks
Loading preference file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/gui.pref.tcl ...
##  Process: 22            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Change floorplan default-technical-site to 'GF22_DST'.

Loading LEF file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/TOP.lef.info.gz ...
*Info: initialize multi-corner CTS.
Total number of combinational cells: 890
Total number of sequential cells: 456
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 25
List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
Total number of usable buffers: 52
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
Total number of usable inverters: 40
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
Total number of identified usable delay cells: 44
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=05/31 22:06:46, mem=2399.3M)
% End Load MMMC data post ... (date=05/31 22:06:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2399.3M, current mem=2399.3M)
Reading floorplan file - /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/TOP.fp.gz (mem = 2555.6M).
% Begin Load floorplan data ... (date=05/31 22:06:46, mem=2399.4M)
*info: reset 3202 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 67860 68000)

Honor LEF defined pitches for advanced node
Start create_tracks
 ... processed partition successfully.
Reading binary special route file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/TOP.fp.spr.gz (Created by Innovus v23.10-p003_1 on Sat May 31 22:02:57 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2400.2M, current mem=2400.2M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=05/31 22:06:47, total cpu=0:00:00.2, real=0:00:01.0, peak res=2403.3M, current mem=2403.3M)
Reading congestion map file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/TOP.route.congmap.gz ...
% Begin Load SymbolTable ... (date=05/31 22:06:47, mem=2403.5M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=05/31 22:06:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2404.2M, current mem=2404.2M)
Loading place ...
% Begin Load placement data ... (date=05/31 22:06:47, mem=2404.2M)
Reading placement file - /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/TOP.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v23.10-p003_1 on Sat May 31 22:02:57 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2558.6M) ***
Total net length = 1.173e+04 (4.697e+03 7.029e+03) (ext = 1.940e+02)
% End Load placement data ... (date=05/31 22:06:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=2405.1M, current mem=2405.1M)
Reading PG file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on       Sat May 31 22:02:57 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2555.6M) ***
% Begin Load routing data ... (date=05/31 22:06:48, mem=2405.6M)
Reading routing file - /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/TOP.route.gz.
Reading Innovus routing data (Created by Innovus v23.10-p003_1 on Sat May 31 22:02:57 2025 Format: 23.1) ...
*** Total 3202 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2555.6M) ***
% End Load routing data ... (date=05/31 22:06:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=2410.4M, current mem=2410.4M)
Loading Drc markers ...
... 2 markers are loaded ...
... 1 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/TOP.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2558.6M) ***
Reading dirtyarea snapshot file /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/TOP.db.da.gz (Create by Innovus v23.10-p003_1 on Sat May 31 22:02:58 2025, version: 7).
Set Default Input Pin Transition as 0.1 ps.
Loading preRoute extraction data from directory '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/extraction/' ...
Extraction setup Started for TopCell TOP 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/libs/mmmc/rc_slow/qrcTechFile
Generating auto layer map file.

/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/libs/mmmc/rc_fast/qrcTechFile
Generating auto layer map file.

Completed (cpu: 0:00:11.1 real: 0:00:31.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_slow_mission
    RC-Corner Name        : rc_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/libs/mmmc/rc_slow/qrcTechFile'
 
 Analysis View: view_fast_mission
    RC-Corner Name        : rc_fast
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7/TOPv7drcclean.dat/libs/mmmc/rc_fast/qrcTechFile'
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
dc_fast dc_slow
Start generating vias ..
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed successfully.
Generating auto layer map file.
Initializing preRoute extraction patterns for new vias...
Generating auto layer map file.
Generating auto layer map file.
Completed (cpu: 0:00:05.1 real: 0:00:09.0)
% Begin Load power constraints ... (date=05/31 22:07:33, mem=2538.2M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=05/31 22:07:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2544.7M, current mem=2544.7M)
dc_fast dc_slow
% Begin load AAE data ... (date=05/31 22:07:33, mem=2568.9M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=2669.19 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=05/31 22:07:34, total cpu=0:00:00.6, real=0:00:01.0, peak res=2574.4M, current mem=2574.4M)
Restoring CCOpt config...
  Extracting original clock gating for clk...
    clock_tree clk contains 224 sinks and 0 clock gates.
  Extracting original clock gating for clk done.
  The skew group clk/mode_mission was created. It contains 224 sinks and 1 sources.
  The skew group clk/mode_mission was created. It contains 224 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 890
Total number of sequential cells: 456
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 25
List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
Total number of usable buffers: 48
List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
Total number of unusable buffers: 4
List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
Total number of usable inverters: 37
List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
Total number of unusable inverters: 3
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
Total number of identified unusable delay cells: 44
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
timing_aocv_enable_gba_combine_launch_capture
timing_enable_backward_compatible_latch_thru_mt_mode
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=05/31 22:07:34, total cpu=0:02:02, real=0:02:31, peak res=3172.6M, current mem=2578.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPOPT-3602          1  The specified path group name %s is not ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
*** Message Summary: 46 warning(s), 0 error(s)

<CMD> zoomBox 5.28800 11.36100 36.90400 39.57300
<CMD> zoomBox 10.25900 16.72100 24.28800 29.24000
<CMD> zoomBox 12.46400 19.09800 18.69100 24.65500
<CMD> zoomBox 13.30600 20.00500 16.55700 22.90600
<CMD> zoomBox 13.74400 20.47800 15.44200 21.99300
<CMD> zoomBox 13.97300 20.72400 14.86000 21.51600
<CMD> zoomBox 13.55700 20.27600 15.91000 22.37600
<CMD> zoomBox -9.55800 -4.63800 74.52300 70.39100
<CMD> zoomBox -31.32800 -28.10500 129.74400 115.62700
<CMD> zoomBox -2.96200 2.47200 57.78800 56.68200
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report TOP.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report TOP.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 2683.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:01.3  ELAPSED TIME: 0:00:01.0  MEM: 303.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -1.26900 17.38500 30.44500 45.68500
<CMD> zoomBox -0.99100 19.82800 25.96600 43.88300
<CMD> zoomBox -0.75600 21.90500 22.15800 42.35200
<CMD> zoomBox -0.55600 23.67000 18.92100 41.05000
<CMD> zoomBox 0.21400 30.46500 6.45900 36.03800
<CMD> zoomBox 0.35300 31.70200 4.19000 35.12600
<CMD> zoomBox 0.31300 31.35300 4.82800 35.38200
<CMD> zoomBox 0.26600 30.94400 5.57800 35.68400
<CMD> zoomBox -1.35900 27.32400 10.61500 38.00900
<CMD> zoomBox -13.95500 16.60100 17.79700 44.93500
<CMD> zoomBox 5.12800 27.27000 17.10500 37.95800
<CMD> zoomBox 6.86100 28.23900 17.04200 37.32400
<CMD> zoomBox 8.33400 29.06300 16.98800 36.78500
<CMD> zoomBox 9.58700 29.76300 16.94300 36.32700
<CMD> zoomBox 16.35000 33.52300 16.68600 33.82300
<CMD> zoomBox 16.39700 33.54800 16.68300 33.80300
<CMD> zoomBox 16.43700 33.56900 16.68000 33.78600
<CMD> zoomBox 12.40100 31.42200 16.94900 35.48000
<CMD> zoomBox 11.64800 31.02100 16.99900 35.79600
<CMD> zoomBox 10.76200 30.55000 17.05800 36.16800
<CMD> zoomBox 5.35500 27.67700 17.41700 38.44000
<CMD> zoomBox 0.54000 23.36400 23.64800 43.98400
<CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat May 31 22:08:29 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (67.8600, 68.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN1327_sh_sync_inst_interval_sum_8: has regular routing with opens.

Begin Summary 
    1 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    1 total info(s) created.
End Summary

End Time: Sat May 31 22:08:29 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> zoomBox -22.42800 9.50500 38.84300 64.18000
<CMD> panPage 1 0
<CMD> zoomBox 20.45300 26.10400 52.43800 54.64600
<CMD> zoomBox 30.77700 33.09900 50.42100 50.62800
<CMD> zoomBox 38.06000 37.62800 48.31400 46.77800
<CMD> zoomBox 43.24900 41.28400 45.62600 43.40500
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> zoomBox 42.37000 41.79700 43.83100 43.10100
<CMD> zoomBox 42.50100 41.92000 43.74300 43.02800
<CMD> zoomBox 42.85500 42.25100 43.50400 42.83000
<CMD> zoomBox 42.49900 41.91700 43.74400 43.02800
<CMD> zoomBox 41.81500 41.27700 44.20200 43.40700
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomBox 38.21300 33.84200 55.00600 48.82700
<CMD> zoomBox 15.35700 13.31300 76.98800 68.30900
<CMD> zoomBox -4.38300 -4.41600 95.97300 85.13600
<CMD> zoomBox -2.35900 18.60600 35.49200 52.38200
<CMD> zoomBox -7.05500 8.29200 45.33400 55.04100
<CMD> zoomBox -10.80800 3.90300 50.82600 58.90200
<CMD> zoomBox -382.25500 -430.43700 594.34200 441.02700
<CMD> zoomBox -192.74800 -208.84000 317.04200 246.07000
<CMD> zoomBox -65.48200 -67.59500 160.71600 134.25200
<CMD> zoomBox -14.72600 -7.04600 85.64100 82.51600
<CMD> zoomBox -1.01200 9.02800 60.62500 64.03000
<CMD> reportCongestion -h

Usage: reportCongestion [-help] [-3d] [-hotSpot] [-includeBlockage]
                        [-num_hotspot <integer>] [-overflow]

**ERROR: (IMPTCM-48):	"-h" is not a legal option for command "reportCongestion". Either the current option or an option prior to it is not specified correctly.

<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> reportCongestion -overflow
Usage: (2.4%H 2.5%V) = (2.596e+03um 3.712e+03um) = (2404 3437)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	3969	100.00%	3969	100.00%
<CMD> zoomBox -15.81300 -4.23700 69.49900 71.89100
<CMD> uiSetTool ruler
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report TOP.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 3494.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:01.4  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***


*** Memory Usage v#2 (Current mem = 3416.660M, initial mem = 812.863M) ***
*** Message Summary: 48 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:04:23, real=0:11:50, mem=3416.7M) ---
