// Mem file initialization records.
//
// SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
// Vivado v2018.1 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// Created on Friday June 01, 2018 - 02:33:26 pm, from:
//
//     Map file     - /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/bd_0/bd_954c.bmm
//     Data file(s) - /home/tarafdar/workDir/galapagos/projects/dariusFlatten/0/0.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'shell_i_mem_interface_ddr4_0_inst_u_ddr4_mem_intfc_u_ddr_cal_riu_mcs0_inst_microblaze_I.shell_i_mem_interface_ddr4_0_inst_u_ddr4_mem_intfc_u_ddr_cal_riu_mcs0_inst_lmb_bram_I_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
