0.6
2019.2
Nov  6 2019
21:42:20
/home/eligar/Desktop/Day2/up_counter_post_synthesis.v,1648294571,verilog,,/home/nanditha/Documents/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference/counter_tb.v,,up_counter,,,,,,,,
/home/eligar/Desktop/counter_post/counter_post.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/nanditha/Documents/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference/counter_tb.v,1647240693,verilog,,,,upcounter_testbench,,,,,,,,
/home/nanditha/Documents/fpga_workshop_collaterals/Day2/counter_files/post_impl_files_for_reference/primitives.v,1647240693,verilog,,/home/eligar/Desktop/Day2/up_counter_post_synthesis.v,,DFF;LUT_K;adder;dual_port_ram;fpga_interconnect;multiply;mux;single_port_ram,,,,,,,,
