$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 16 % res [15:0] $end
  $scope module processor $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 16 % res [15:0] $end
   $var wire 16 & instr [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
b0000000000000000 %
b0000000000000000 &
#1
0#
#2
1#
0$
b1111001100000001 &
#3
0#
#4
1#
b1111001100000001 %
b0100011001100010 &
#5
0#
#6
1#
b0100011001100010 %
b0010000100010001 &
#7
0#
#8
1#
b0010000100010001 %
b0011000100110011 &
#9
0#
#10
1#
b0011000100110011 %
b0010001101000111 &
#11
0#
