// Seed: 4053086445
module module_0 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    output uwire id_3,
    input tri id_4,
    output supply1 id_5
);
  assign id_3 = 1;
  assign id_0 = {1'h0{id_2}};
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    input supply1 id_2,
    output tri0 id_3,
    input uwire id_4,
    input wire id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output logic id_9
    , id_11
);
  tri id_12 = 1;
  wire id_13, id_14;
  wire id_15;
  always @(posedge id_12 - 1 or negedge id_11[$display]) id_9 <= "" !== (1);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_6,
      id_4,
      id_0
  );
  wire id_16;
endmodule
