/* SPDX-License-Identifier: GPL-2.0-only*/

#define ADDR_NPU_CODE           0x00000000
#define ADDR_NPU_CLEN           0x00000004
#define ADDR_NPU_LOOP           0x00000008
#define ADDR_NPU_RUN            0x0000000c
#define ADDR_NPU_ELEN           0x00000010
#define ADDR_NPU_VER            0x00000014
#define ADDR_NPU_MACRO          0x00000018
#define ADDR_NPU_DMA            0x0000001c
#define ADDR_NPU_DMA_ALIGN      0x00000020
#define ADDR_NPU_DMAT           0x00000024
#define ADDR_NPU_RDMA0_SRC0     0x00000028
#define ADDR_NPU_RDMA0_SRC1     0x0000002c
#define ADDR_NPU_RDMA0_SRC2     0x00000030
#define ADDR_NPU_RDMA0_SRC3     0x00000034
#define ADDR_NPU_RDMA0_SRC4     0x00000038
#define ADDR_NPU_RDMA0_BLK0     0x0000003c
#define ADDR_NPU_RDMA0_BLK1     0x00000040
#define ADDR_NPU_RDMA1_SRC0     0x00000044
#define ADDR_NPU_RDMA1_SRC1     0x00000048
#define ADDR_NPU_RDMA1_SRC2     0x0000004c
#define ADDR_NPU_RDMA1_SRC3     0x00000050
#define ADDR_NPU_RDMA1_SRC4     0x00000054
#define ADDR_NPU_RDMA1_BLK0     0x00000058
#define ADDR_NPU_RDMA1_BLK1     0x0000005c
#define ADDR_NPU_RDMA2_SRC0     0x00000060
#define ADDR_NPU_RDMA2_SRC1     0x00000064
#define ADDR_NPU_RDMA2_SRC2     0x00000068
#define ADDR_NPU_RDMA2_SRC3     0x0000006c
#define ADDR_NPU_RDMA2_SRC4     0x00000070
#define ADDR_NPU_RDMA2_BLK0     0x00000074
#define ADDR_NPU_RDMA2_BLK1     0x00000078
#define ADDR_NPU_RDMA3_SRC0     0x0000007c
#define ADDR_NPU_RDMA3_SRC1     0x00000080
#define ADDR_NPU_RDMA3_SRC2     0x00000084
#define ADDR_NPU_RDMA3_SRC3     0x00000088
#define ADDR_NPU_RDMA3_SRC4     0x0000008c
#define ADDR_NPU_RDMA3_BLK0     0x00000090
#define ADDR_NPU_RDMA3_BLK1     0x00000094
#define ADDR_NPU_RDMA4_SRC0     0x00000098
#define ADDR_NPU_RDMA4_SRC1     0x0000009c
#define ADDR_NPU_RDMA4_SRC2     0x000000a0
#define ADDR_NPU_RDMA4_SRC3     0x000000a4
#define ADDR_NPU_RDMA4_SRC4     0x000000a8
#define ADDR_NPU_RDMA4_BLK0     0x000000ac
#define ADDR_NPU_RDMA4_BLK1     0x000000b0
#define ADDR_NPU_RDMA5_SRC0     0x000000b4
#define ADDR_NPU_RDMA5_SRC1     0x000000b8
#define ADDR_NPU_RDMA5_SRC2     0x000000bc
#define ADDR_NPU_RDMA5_SRC3     0x000000c0
#define ADDR_NPU_RDMA5_SRC4     0x000000c4
#define ADDR_NPU_RDMA5_BLK0     0x000000c8
#define ADDR_NPU_RDMA5_BLK1     0x000000cc
#define ADDR_NPU_WDMA0_DST0     0x000000d0
#define ADDR_NPU_WDMA0_DST1     0x000000d4
#define ADDR_NPU_WDMA0_DST2     0x000000d8
#define ADDR_NPU_WDMA0_DST3     0x000000dc
#define ADDR_NPU_WDMA0_DST4     0x000000e0
#define ADDR_NPU_WDMA0_BLK0     0x000000e4
#define ADDR_NPU_WDMA0_BLK1     0x000000e8
#define ADDR_NPU_WDMA1_DST0     0x000000ec
#define ADDR_NPU_WDMA1_DST1     0x000000f0
#define ADDR_NPU_WDMA1_DST2     0x000000f4
#define ADDR_NPU_WDMA1_DST3     0x000000f8
#define ADDR_NPU_WDMA1_DST4     0x000000fc
#define ADDR_NPU_WDMA1_BLK0     0x00000100
#define ADDR_NPU_WDMA1_BLK1     0x00000104
#define ADDR_NPU_WDMA2_DST0     0x00000108
#define ADDR_NPU_WDMA2_DST1     0x0000010c
#define ADDR_NPU_WDMA2_DST2     0x00000110
#define ADDR_NPU_WDMA2_DST3     0x00000114
#define ADDR_NPU_WDMA2_DST4     0x00000118
#define ADDR_NPU_WDMA2_BLK0     0x0000011c
#define ADDR_NPU_WDMA2_BLK1     0x00000120
#define ADDR_NPU_WDMA3_DST0     0x00000124
#define ADDR_NPU_WDMA3_DST1     0x00000128
#define ADDR_NPU_WDMA3_DST2     0x0000012c
#define ADDR_NPU_WDMA3_DST3     0x00000130
#define ADDR_NPU_WDMA3_DST4     0x00000134
#define ADDR_NPU_WDMA3_BLK0     0x00000138
#define ADDR_NPU_WDMA3_BLK1     0x0000013c
#define ADDR_NPU_WDMA4_DST0     0x00000140
#define ADDR_NPU_WDMA4_DST1     0x00000144
#define ADDR_NPU_WDMA4_DST2     0x00000148
#define ADDR_NPU_WDMA4_DST3     0x0000014c
#define ADDR_NPU_WDMA4_DST4     0x00000150
#define ADDR_NPU_WDMA4_BLK0     0x00000154
#define ADDR_NPU_WDMA4_BLK1     0x00000158
#define ADDR_NPU_WDMA5_DST0     0x0000015c
#define ADDR_NPU_WDMA5_DST1     0x00000160
#define ADDR_NPU_WDMA5_DST2     0x00000164
#define ADDR_NPU_WDMA5_DST3     0x00000168
#define ADDR_NPU_WDMA5_DST4     0x0000016c
#define ADDR_NPU_WDMA5_BLK0     0x00000170
#define ADDR_NPU_WDMA5_BLK1     0x00000174
#define ADDR_NPU_NMEM           0x00000178
#define ADDR_NPU_NMEM_FM0_0     0x0000017c
#define ADDR_NPU_NMEM_FM0_1     0x00000180
#define ADDR_NPU_NMEM_FM0_2     0x00000184
#define ADDR_NPU_NMEM_FM0_A0    0x00000188
#define ADDR_NPU_NMEM_FM0_A1    0x0000018c
#define ADDR_NPU_NMEM_FM0_A2    0x00000190
#define ADDR_NPU_NMEM_FM0_B0    0x00000194
#define ADDR_NPU_NMEM_FM0_B1    0x00000198
#define ADDR_NPU_NMEM_FM0_B2    0x0000019c
#define ADDR_NPU_NMEM_FM0_C0    0x000001a0
#define ADDR_NPU_NMEM_FM1_0     0x000001a4
#define ADDR_NPU_NMEM_FM1_1     0x000001a8
#define ADDR_NPU_NMEM_FM1_2     0x000001ac
#define ADDR_NPU_NMEM_FM1_A0    0x000001b0
#define ADDR_NPU_NMEM_FM1_A1    0x000001b4
#define ADDR_NPU_NMEM_FM1_A2    0x000001b8
#define ADDR_NPU_NMEM_FM1_B0    0x000001bc
#define ADDR_NPU_NMEM_FM1_B1    0x000001c0
#define ADDR_NPU_NMEM_FM1_B2    0x000001c4
#define ADDR_NPU_NMEM_FM1_C0    0x000001c8
#define ADDR_NPU_NMEM_FM2_0     0x000001cc
#define ADDR_NPU_NMEM_FM2_1     0x000001d0
#define ADDR_NPU_NMEM_FM2_2     0x000001d4
#define ADDR_NPU_NMEM_FM2_A0    0x000001d8
#define ADDR_NPU_NMEM_FM2_A1    0x000001dc
#define ADDR_NPU_NMEM_FM2_A2    0x000001e0
#define ADDR_NPU_NMEM_FM2_B0    0x000001e4
#define ADDR_NPU_NMEM_FM2_B1    0x000001e8
#define ADDR_NPU_NMEM_FM2_B2    0x000001ec
#define ADDR_NPU_NMEM_FM2_C0    0x000001f0
#define ADDR_NPU_NMEM_FM3_0     0x000001f4
#define ADDR_NPU_NMEM_FM3_1     0x000001f8
#define ADDR_NPU_NMEM_FM3_2     0x000001fc
#define ADDR_NPU_NMEM_FM3_A0    0x00000200
#define ADDR_NPU_NMEM_FM3_A1    0x00000204
#define ADDR_NPU_NMEM_FM3_A2    0x00000208
#define ADDR_NPU_NMEM_FM3_B0    0x0000020c
#define ADDR_NPU_NMEM_FM3_B1    0x00000210
#define ADDR_NPU_NMEM_FM3_B2    0x00000214
#define ADDR_NPU_NMEM_FM3_C0    0x00000218
#define ADDR_NPU_NMEM_ST0_0     0x0000021c
#define ADDR_NPU_NMEM_ST0_1     0x00000220
#define ADDR_NPU_NMEM_ST0_2     0x00000224
#define ADDR_NPU_NMEM_ST0_3     0x00000228
#define ADDR_NPU_NMEM_ST0_4     0x0000022c
#define ADDR_NPU_NMEM_ST0_5     0x00000230
#define ADDR_NPU_NMEM_ST1_0     0x00000234
#define ADDR_NPU_NMEM_ST1_1     0x00000238
#define ADDR_NPU_NMEM_ST1_2     0x0000023c
#define ADDR_NPU_NMEM_ST1_3     0x00000240
#define ADDR_NPU_NMEM_ST1_4     0x00000244
#define ADDR_NPU_NMEM_ST1_5     0x00000248
#define ADDR_NPU_NMEM_ST2_0     0x0000024c
#define ADDR_NPU_NMEM_ST2_1     0x00000250
#define ADDR_NPU_NMEM_ST2_2     0x00000254
#define ADDR_NPU_NMEM_ST2_3     0x00000258
#define ADDR_NPU_NMEM_ST2_4     0x0000025c
#define ADDR_NPU_NMEM_ST2_5     0x00000260
#define ADDR_NPU_NMEM_ST3_0     0x00000264
#define ADDR_NPU_NMEM_ST3_1     0x00000268
#define ADDR_NPU_NMEM_ST3_2     0x0000026c
#define ADDR_NPU_NMEM_ST3_3     0x00000270
#define ADDR_NPU_NMEM_ST3_4     0x00000274
#define ADDR_NPU_NMEM_ST3_5     0x00000278
#define ADDR_NPU_NMEM_PI0       0x0000027c
#define ADDR_NPU_NMEM_PI1       0x00000280
#define ADDR_NPU_NMEM_PI2       0x00000284
#define ADDR_NPU_NMEM_PI3       0x00000288
#define ADDR_NPU_NMEM_PI4       0x0000028c
#define ADDR_NPU_NMEM_PIA       0x00000290
#define ADDR_NPU_NMEM_PIB       0x00000294
#define ADDR_NPU_NMEM_PIC       0x00000298
#define ADDR_NPU_NMEM_PID       0x0000029c
#define ADDR_NPU_NMEM_PO0       0x000002a0
#define ADDR_NPU_NMEM_PO1       0x000002a4
#define ADDR_NPU_NMEM_PO2       0x000002a8
#define ADDR_NPU_NMEM_PO3       0x000002ac
#define ADDR_NPU_NMEM_PO4       0x000002b0
#define ADDR_NPU_NMEM_PO5       0x000002b4
#define ADDR_NPU_NMEM_POA       0x000002b8
#define ADDR_NPU_NMEM_POB       0x000002bc
#define ADDR_NPU_NMEM_POC       0x000002c0
#define ADDR_NPU_NMEM_POD       0x000002c4
#define ADDR_NPU_NMEM_RDMA0     0x000002c8
#define ADDR_NPU_NMEM_RDMA1     0x000002cc
#define ADDR_NPU_NMEM_RDMA2     0x000002d0
#define ADDR_NPU_NMEM_RDMA3     0x000002d4
#define ADDR_NPU_NMEM_RDMA4     0x000002d8
#define ADDR_NPU_NMEM_WDMA0     0x000002dc
#define ADDR_NPU_NMEM_WDMA1     0x000002e0
#define ADDR_NPU_NMEM_WDMA2     0x000002e4
#define ADDR_NPU_NMEM_WDMA3     0x000002e8
#define ADDR_NPU_NMEM_WDMA4     0x000002ec
#define ADDR_NPU_GETW0          0x000002f0
#define ADDR_NPU_GETW1          0x000002f4
#define ADDR_NPU_GETW2          0x000002f8
#define ADDR_NPU_GETW3          0x000002fc
#define ADDR_NPU_GETW4          0x00000300
#define ADDR_NPU_GETW           0x00000304
#define ADDR_NPU_CONV           0x00000308
#define ADDR_NPU_FMAP0          0x0000030c
#define ADDR_NPU_FMAP1          0x00000310
#define ADDR_NPU_FMAP2          0x00000314
#define ADDR_NPU_FMAP3          0x00000318
#define ADDR_NPU_FMAP           0x0000031c
#define ADDR_NPU_CPAD0          0x00000320
#define ADDR_NPU_CPAD1          0x00000324
#define ADDR_NPU_CPAD2          0x00000328
#define ADDR_NPU_CPAD3          0x0000032c
#define ADDR_NPU_NEXT           0x00000330
#define ADDR_NPU_NEXT0          0x00000334
#define ADDR_NPU_NEXT1          0x00000338
#define ADDR_NPU_NEXT2          0x0000033c
#define ADDR_NPU_NEXT3          0x00000340
#define ADDR_NPU_FMCROP0        0x00000344
#define ADDR_NPU_FMCROP1        0x00000348
#define ADDR_NPU_FMCROP2        0x0000034c
#define ADDR_NPU_FMCROP3        0x00000350
#define ADDR_NPU_HS             0x00000354
#define ADDR_NPU_HS_PHASE0      0x00000358
#define ADDR_NPU_HS_PHASE1      0x0000035c
#define ADDR_NPU_PCONV          0x00000360
#define ADDR_NPU_TRIM           0x00000364
#define ADDR_NPU_HPOOL          0x00000368
#define ADDR_NPU_PCPAD0         0x0000036c
#define ADDR_NPU_PCPAD1         0x00000370
#define ADDR_NPU_PCPAD2         0x00000374
#define ADDR_NPU_PCPAD3         0x00000378
#define ADDR_NPU_RELU           0x0000037c
#define ADDR_NPU_RELU6          0x00000380
#define ADDR_NPU_ACT0           0x00000384
#define ADDR_NPU_ACT1           0x00000388
#define ADDR_NPU_ACT2           0x0000038c
#define ADDR_NPU_PFUNC          0x00000390
#define ADDR_NPU_PFMAP0         0x00000394
#define ADDR_NPU_PFMAP1         0x00000398
#define ADDR_NPU_PFMAP2         0x0000039c
#define ADDR_NPU_PNEXT0         0x000003a0
#define ADDR_NPU_PNEXT1         0x000003a4
#define ADDR_NPU_PTRIM          0x000003a8
#define ADDR_NPU_PFPAD          0x000003ac
#define ADDR_NPU_POOL           0x000003b0
#define ADDR_NPU_ROIP           0x000003b4
#define ADDR_NPU_PAT            0x000003b8
#define ADDR_NPU_FCON           0x000003bc
#define ADDR_NPU_NMEM_FTR0      0x000003c0
#define ADDR_NPU_NMEM_FTR1      0x000003c4
#define ADDR_NPU_NMEM_FTR2      0x000003c8
#define ADDR_NPU_NMEM_FTR3      0x000003cc
#define ADDR_NPU_NMEM_FTR4      0x000003d0
#define ADDR_NPU_NMEM_FTR5      0x000003d4
#define ADDR_NPU_NMEM_FTR6      0x000003d8
#define ADDR_NPU_NMEM_FTR7      0x000003dc
#define ADDR_NPU_NMEM_FTR8      0x000003e0
#define ADDR_NPU_NMEM_FTR9      0x000003e4
#define ADDR_NPU_NMEM_FTR10     0x000003e8
#define ADDR_NPU_NMEM_FTR11     0x000003ec
#define ADDR_NPU_NMEM_FTR12     0x000003f0
#define ADDR_NPU_NMEM_FTR13     0x000003f4
#define ADDR_NPU_NMEM_FTR14     0x000003f8
#define ADDR_NPU_NMEM_FTR15     0x000003fc
#define ADDR_NPU_NMEM_FTR16     0x00000400
#define ADDR_NPU_NMEM_FTW0      0x00000404
#define ADDR_NPU_NMEM_FTW1      0x00000408
#define ADDR_NPU_NMEM_FTW2      0x0000040c
#define ADDR_NPU_NMEM_FTW3      0x00000410
#define ADDR_NPU_NMEM_FTW4      0x00000414
#define ADDR_NPU_NMEM_FTW5      0x00000418
#define ADDR_NPU_NMEM_FTW6      0x0000041c
#define ADDR_NPU_NMEM_FTW7      0x00000420
#define ADDR_NPU_NMEM_FTW8      0x00000424
#define ADDR_NPU_NMEM_FTW9      0x00000428
#define ADDR_NPU_NMEM_FTW10     0x0000042c
#define ADDR_NPU_NMEM_FTW11     0x00000430
#define ADDR_NPU_NMEM_FTW12     0x00000434
#define ADDR_NPU_NMEM_FTW13     0x00000438
#define ADDR_NPU_NMEM_FTW14     0x0000043c
#define ADDR_NPU_NMEM_FTW15     0x00000440
#define ADDR_NPU_NMEM_FTW16     0x00000444
#define ADDR_NPU_INPROC0        0x00000448
#define ADDR_NPU_INPROC1        0x0000044c
#define ADDR_NPU_INPROC2        0x00000450
#define ADDR_NPU_PREP1          0x00000454
#define ADDR_NPU_PREP2          0x00000458
#define ADDR_NPU_OUTSTAND       0x0000045c
#define ADDR_NPU_INTEN          0x00000460
#define ADDR_NPU_INT            0x00000464
#define ADDR_NPU_LPO            0x00000468
#define ADDR_NPU_TRUST          0x0000046c
#define ADDR_NPU_ENCRYPT        0x00000470
#define ADDR_NPU_KEY            0x00000474
#define ADDR_NPU_R0             0x00000478
#define ADDR_NPU_R1             0x0000047c
#define ADDR_NPU_R2             0x00000480
#define ADDR_NPU_R3             0x00000484
#define ADDR_NPU_R4             0x00000488
#define ADDR_NPU_R5             0x0000048c
#define ADDR_NPU_R6             0x00000490
#define ADDR_NPU_R7             0x00000494
#define ADDR_NPU_DBG0           0x00000498
#define ADDR_NPU_DBG1           0x0000049c
#define ADDR_NPU_DBG2           0x000004a0
#define ADDR_NPU_REGM           0x000004a4
#define ADDR_NPU_DUMMY_0        0x000004a8
#define ADDR_NPU_DUMMY_1        0x000004ac
#define ADDR_NPU_DUMMY_2        0x000004b0

#define VAL_ACL(x)    (((x)&0xffff))
#define VAL_ACH(x)    (((x)>>16)&0xffff)
#define ACL_NPU_LOOP        0x4
#define ACH_NPU_LOOP        0x5
#define ACL_NPU_MACRO       0xc
#define ACH_NPU_MACRO       0xd
#define ACL_NPU_DMAT        0x12
#define ACH_NPU_DMAT        0x13
#define ACL_NPU_RDMA0_SRC0  0x14
#define ACH_NPU_RDMA0_SRC0  0x15
#define ACL_NPU_RDMA0_SRC1  0x16
#define ACH_NPU_RDMA0_SRC1  0x17
#define ACL_NPU_RDMA0_SRC2  0x18
#define ACH_NPU_RDMA0_SRC2  0x19
#define ACL_NPU_RDMA0_SRC3  0x1a
#define ACH_NPU_RDMA0_SRC3  0x1b
#define ACL_NPU_RDMA0_SRC4  0x1c
#define ACH_NPU_RDMA0_SRC4  0x1d
#define ACL_NPU_RDMA0_BLK0  0x1e
#define ACH_NPU_RDMA0_BLK0  0x1f
#define ACL_NPU_RDMA0_BLK1  0x20
#define ACH_NPU_RDMA0_BLK1  0x21
#define ACL_NPU_RDMA1_SRC0  0x22
#define ACH_NPU_RDMA1_SRC0  0x23
#define ACL_NPU_RDMA1_SRC1  0x24
#define ACH_NPU_RDMA1_SRC1  0x25
#define ACL_NPU_RDMA1_SRC2  0x26
#define ACH_NPU_RDMA1_SRC2  0x27
#define ACL_NPU_RDMA1_SRC3  0x28
#define ACH_NPU_RDMA1_SRC3  0x29
#define ACL_NPU_RDMA1_SRC4  0x2a
#define ACH_NPU_RDMA1_SRC4  0x2b
#define ACL_NPU_RDMA1_BLK0  0x2c
#define ACH_NPU_RDMA1_BLK0  0x2d
#define ACL_NPU_RDMA1_BLK1  0x2e
#define ACH_NPU_RDMA1_BLK1  0x2f
#define ACL_NPU_RDMA2_SRC0  0x30
#define ACH_NPU_RDMA2_SRC0  0x31
#define ACL_NPU_RDMA2_SRC1  0x32
#define ACH_NPU_RDMA2_SRC1  0x33
#define ACL_NPU_RDMA2_SRC2  0x34
#define ACH_NPU_RDMA2_SRC2  0x35
#define ACL_NPU_RDMA2_SRC3  0x36
#define ACH_NPU_RDMA2_SRC3  0x37
#define ACL_NPU_RDMA2_SRC4  0x38
#define ACH_NPU_RDMA2_SRC4  0x39
#define ACL_NPU_RDMA2_BLK0  0x3a
#define ACH_NPU_RDMA2_BLK0  0x3b
#define ACL_NPU_RDMA2_BLK1  0x3c
#define ACH_NPU_RDMA2_BLK1  0x3d
#define ACL_NPU_RDMA3_SRC0  0x3e
#define ACH_NPU_RDMA3_SRC0  0x3f
#define ACL_NPU_RDMA3_SRC1  0x40
#define ACH_NPU_RDMA3_SRC1  0x41
#define ACL_NPU_RDMA3_SRC2  0x42
#define ACH_NPU_RDMA3_SRC2  0x43
#define ACL_NPU_RDMA3_SRC3  0x44
#define ACH_NPU_RDMA3_SRC3  0x45
#define ACL_NPU_RDMA3_SRC4  0x46
#define ACH_NPU_RDMA3_SRC4  0x47
#define ACL_NPU_RDMA3_BLK0  0x48
#define ACH_NPU_RDMA3_BLK0  0x49
#define ACL_NPU_RDMA3_BLK1  0x4a
#define ACH_NPU_RDMA3_BLK1  0x4b
#define ACL_NPU_RDMA4_SRC0  0x4c
#define ACH_NPU_RDMA4_SRC0  0x4d
#define ACL_NPU_RDMA4_SRC1  0x4e
#define ACH_NPU_RDMA4_SRC1  0x4f
#define ACL_NPU_RDMA4_SRC2  0x50
#define ACH_NPU_RDMA4_SRC2  0x51
#define ACL_NPU_RDMA4_SRC3  0x52
#define ACH_NPU_RDMA4_SRC3  0x53
#define ACL_NPU_RDMA4_SRC4  0x54
#define ACH_NPU_RDMA4_SRC4  0x55
#define ACL_NPU_RDMA4_BLK0  0x56
#define ACH_NPU_RDMA4_BLK0  0x57
#define ACL_NPU_RDMA4_BLK1  0x58
#define ACH_NPU_RDMA4_BLK1  0x59
#define ACL_NPU_RDMA5_SRC0  0x5a
#define ACH_NPU_RDMA5_SRC0  0x5b
#define ACL_NPU_RDMA5_SRC1  0x5c
#define ACH_NPU_RDMA5_SRC1  0x5d
#define ACL_NPU_RDMA5_SRC2  0x5e
#define ACH_NPU_RDMA5_SRC2  0x5f
#define ACL_NPU_RDMA5_SRC3  0x60
#define ACH_NPU_RDMA5_SRC3  0x61
#define ACL_NPU_RDMA5_SRC4  0x62
#define ACH_NPU_RDMA5_SRC4  0x63
#define ACL_NPU_RDMA5_BLK0  0x64
#define ACH_NPU_RDMA5_BLK0  0x65
#define ACL_NPU_RDMA5_BLK1  0x66
#define ACH_NPU_RDMA5_BLK1  0x67
#define ACL_NPU_WDMA0_DST0  0x68
#define ACH_NPU_WDMA0_DST0  0x69
#define ACL_NPU_WDMA0_DST1  0x6a
#define ACH_NPU_WDMA0_DST1  0x6b
#define ACL_NPU_WDMA0_DST2  0x6c
#define ACH_NPU_WDMA0_DST2  0x6d
#define ACL_NPU_WDMA0_DST3  0x6e
#define ACH_NPU_WDMA0_DST3  0x6f
#define ACL_NPU_WDMA0_DST4  0x70
#define ACH_NPU_WDMA0_DST4  0x71
#define ACL_NPU_WDMA0_BLK0  0x72
#define ACH_NPU_WDMA0_BLK0  0x73
#define ACL_NPU_WDMA0_BLK1  0x74
#define ACH_NPU_WDMA0_BLK1  0x75
#define ACL_NPU_WDMA1_DST0  0x76
#define ACH_NPU_WDMA1_DST0  0x77
#define ACL_NPU_WDMA1_DST1  0x78
#define ACH_NPU_WDMA1_DST1  0x79
#define ACL_NPU_WDMA1_DST2  0x7a
#define ACH_NPU_WDMA1_DST2  0x7b
#define ACL_NPU_WDMA1_DST3  0x7c
#define ACH_NPU_WDMA1_DST3  0x7d
#define ACL_NPU_WDMA1_DST4  0x7e
#define ACH_NPU_WDMA1_DST4  0x7f
#define ACL_NPU_WDMA1_BLK0  0x80
#define ACH_NPU_WDMA1_BLK0  0x81
#define ACL_NPU_WDMA1_BLK1  0x82
#define ACH_NPU_WDMA1_BLK1  0x83
#define ACL_NPU_WDMA2_DST0  0x84
#define ACH_NPU_WDMA2_DST0  0x85
#define ACL_NPU_WDMA2_DST1  0x86
#define ACH_NPU_WDMA2_DST1  0x87
#define ACL_NPU_WDMA2_DST2  0x88
#define ACH_NPU_WDMA2_DST2  0x89
#define ACL_NPU_WDMA2_DST3  0x8a
#define ACH_NPU_WDMA2_DST3  0x8b
#define ACL_NPU_WDMA2_DST4  0x8c
#define ACH_NPU_WDMA2_DST4  0x8d
#define ACL_NPU_WDMA2_BLK0  0x8e
#define ACH_NPU_WDMA2_BLK0  0x8f
#define ACL_NPU_WDMA2_BLK1  0x90
#define ACH_NPU_WDMA2_BLK1  0x91
#define ACL_NPU_WDMA3_DST0  0x92
#define ACH_NPU_WDMA3_DST0  0x93
#define ACL_NPU_WDMA3_DST1  0x94
#define ACH_NPU_WDMA3_DST1  0x95
#define ACL_NPU_WDMA3_DST2  0x96
#define ACH_NPU_WDMA3_DST2  0x97
#define ACL_NPU_WDMA3_DST3  0x98
#define ACH_NPU_WDMA3_DST3  0x99
#define ACL_NPU_WDMA3_DST4  0x9a
#define ACH_NPU_WDMA3_DST4  0x9b
#define ACL_NPU_WDMA3_BLK0  0x9c
#define ACH_NPU_WDMA3_BLK0  0x9d
#define ACL_NPU_WDMA3_BLK1  0x9e
#define ACH_NPU_WDMA3_BLK1  0x9f
#define ACL_NPU_WDMA4_DST0  0xa0
#define ACH_NPU_WDMA4_DST0  0xa1
#define ACL_NPU_WDMA4_DST1  0xa2
#define ACH_NPU_WDMA4_DST1  0xa3
#define ACL_NPU_WDMA4_DST2  0xa4
#define ACH_NPU_WDMA4_DST2  0xa5
#define ACL_NPU_WDMA4_DST3  0xa6
#define ACH_NPU_WDMA4_DST3  0xa7
#define ACL_NPU_WDMA4_DST4  0xa8
#define ACH_NPU_WDMA4_DST4  0xa9
#define ACL_NPU_WDMA4_BLK0  0xaa
#define ACH_NPU_WDMA4_BLK0  0xab
#define ACL_NPU_WDMA4_BLK1  0xac
#define ACH_NPU_WDMA4_BLK1  0xad
#define ACL_NPU_WDMA5_DST0  0xae
#define ACH_NPU_WDMA5_DST0  0xaf
#define ACL_NPU_WDMA5_DST1  0xb0
#define ACH_NPU_WDMA5_DST1  0xb1
#define ACL_NPU_WDMA5_DST2  0xb2
#define ACH_NPU_WDMA5_DST2  0xb3
#define ACL_NPU_WDMA5_DST3  0xb4
#define ACH_NPU_WDMA5_DST3  0xb5
#define ACL_NPU_WDMA5_DST4  0xb6
#define ACH_NPU_WDMA5_DST4  0xb7
#define ACL_NPU_WDMA5_BLK0  0xb8
#define ACH_NPU_WDMA5_BLK0  0xb9
#define ACL_NPU_WDMA5_BLK1  0xba
#define ACH_NPU_WDMA5_BLK1  0xbb
#define ACL_NPU_NMEM_FM0_0  0xbe
#define ACH_NPU_NMEM_FM0_0  0xbf
#define ACL_NPU_NMEM_FM0_1  0xc0
#define ACH_NPU_NMEM_FM0_1  0xc1
#define ACL_NPU_NMEM_FM0_2  0xc2
#define ACH_NPU_NMEM_FM0_2  0xc3
#define ACL_NPU_NMEM_FM0_A0 0xc4
#define ACH_NPU_NMEM_FM0_A0 0xc5
#define ACL_NPU_NMEM_FM0_A1 0xc6
#define ACH_NPU_NMEM_FM0_A1 0xc7
#define ACL_NPU_NMEM_FM0_A2 0xc8
#define ACH_NPU_NMEM_FM0_A2 0xc9
#define ACL_NPU_NMEM_FM0_B0 0xca
#define ACH_NPU_NMEM_FM0_B0 0xcb
#define ACL_NPU_NMEM_FM0_B1 0xcc
#define ACH_NPU_NMEM_FM0_B1 0xcd
#define ACL_NPU_NMEM_FM0_B2 0xce
#define ACH_NPU_NMEM_FM0_B2 0xcf
#define ACL_NPU_NMEM_FM0_C0 0xd0
#define ACH_NPU_NMEM_FM0_C0 0xd1
#define ACL_NPU_NMEM_FM1_0  0xd2
#define ACH_NPU_NMEM_FM1_0  0xd3
#define ACL_NPU_NMEM_FM1_1  0xd4
#define ACH_NPU_NMEM_FM1_1  0xd5
#define ACL_NPU_NMEM_FM1_2  0xd6
#define ACH_NPU_NMEM_FM1_2  0xd7
#define ACL_NPU_NMEM_FM1_A0 0xd8
#define ACH_NPU_NMEM_FM1_A0 0xd9
#define ACL_NPU_NMEM_FM1_A1 0xda
#define ACH_NPU_NMEM_FM1_A1 0xdb
#define ACL_NPU_NMEM_FM1_A2 0xdc
#define ACH_NPU_NMEM_FM1_A2 0xdd
#define ACL_NPU_NMEM_FM1_B0 0xde
#define ACH_NPU_NMEM_FM1_B0 0xdf
#define ACL_NPU_NMEM_FM1_B1 0xe0
#define ACH_NPU_NMEM_FM1_B1 0xe1
#define ACL_NPU_NMEM_FM1_B2 0xe2
#define ACH_NPU_NMEM_FM1_B2 0xe3
#define ACL_NPU_NMEM_FM1_C0 0xe4
#define ACH_NPU_NMEM_FM1_C0 0xe5
#define ACL_NPU_NMEM_FM2_0  0xe6
#define ACH_NPU_NMEM_FM2_0  0xe7
#define ACL_NPU_NMEM_FM2_1  0xe8
#define ACH_NPU_NMEM_FM2_1  0xe9
#define ACL_NPU_NMEM_FM2_2  0xea
#define ACH_NPU_NMEM_FM2_2  0xeb
#define ACL_NPU_NMEM_FM2_A0 0xec
#define ACH_NPU_NMEM_FM2_A0 0xed
#define ACL_NPU_NMEM_FM2_A1 0xee
#define ACH_NPU_NMEM_FM2_A1 0xef
#define ACL_NPU_NMEM_FM2_A2 0xf0
#define ACH_NPU_NMEM_FM2_A2 0xf1
#define ACL_NPU_NMEM_FM2_B0 0xf2
#define ACH_NPU_NMEM_FM2_B0 0xf3
#define ACL_NPU_NMEM_FM2_B1 0xf4
#define ACH_NPU_NMEM_FM2_B1 0xf5
#define ACL_NPU_NMEM_FM2_B2 0xf6
#define ACH_NPU_NMEM_FM2_B2 0xf7
#define ACL_NPU_NMEM_FM2_C0 0xf8
#define ACH_NPU_NMEM_FM2_C0 0xf9
#define ACL_NPU_NMEM_FM3_0  0xfa
#define ACH_NPU_NMEM_FM3_0  0xfb
#define ACL_NPU_NMEM_FM3_1  0xfc
#define ACH_NPU_NMEM_FM3_1  0xfd
#define ACL_NPU_NMEM_FM3_2  0xfe
#define ACH_NPU_NMEM_FM3_2  0xff
#define ACL_NPU_NMEM_FM3_A0 0x100
#define ACH_NPU_NMEM_FM3_A0 0x101
#define ACL_NPU_NMEM_FM3_A1 0x102
#define ACH_NPU_NMEM_FM3_A1 0x103
#define ACL_NPU_NMEM_FM3_A2 0x104
#define ACH_NPU_NMEM_FM3_A2 0x105
#define ACL_NPU_NMEM_FM3_B0 0x106
#define ACH_NPU_NMEM_FM3_B0 0x107
#define ACL_NPU_NMEM_FM3_B1 0x108
#define ACH_NPU_NMEM_FM3_B1 0x109
#define ACL_NPU_NMEM_FM3_B2 0x10a
#define ACH_NPU_NMEM_FM3_B2 0x10b
#define ACL_NPU_NMEM_FM3_C0 0x10c
#define ACH_NPU_NMEM_FM3_C0 0x10d
#define ACL_NPU_NMEM_ST0_0  0x10e
#define ACH_NPU_NMEM_ST0_0  0x10f
#define ACL_NPU_NMEM_ST0_1  0x110
#define ACH_NPU_NMEM_ST0_1  0x111
#define ACL_NPU_NMEM_ST0_2  0x112
#define ACH_NPU_NMEM_ST0_2  0x113
#define ACL_NPU_NMEM_ST0_3  0x114
#define ACH_NPU_NMEM_ST0_3  0x115
#define ACL_NPU_NMEM_ST0_4  0x116
#define ACH_NPU_NMEM_ST0_4  0x117
#define ACL_NPU_NMEM_ST0_5  0x118
#define ACH_NPU_NMEM_ST0_5  0x119
#define ACL_NPU_NMEM_ST1_0  0x11a
#define ACH_NPU_NMEM_ST1_0  0x11b
#define ACL_NPU_NMEM_ST1_1  0x11c
#define ACH_NPU_NMEM_ST1_1  0x11d
#define ACL_NPU_NMEM_ST1_2  0x11e
#define ACH_NPU_NMEM_ST1_2  0x11f
#define ACL_NPU_NMEM_ST1_3  0x120
#define ACH_NPU_NMEM_ST1_3  0x121
#define ACL_NPU_NMEM_ST1_4  0x122
#define ACH_NPU_NMEM_ST1_4  0x123
#define ACL_NPU_NMEM_ST1_5  0x124
#define ACH_NPU_NMEM_ST1_5  0x125
#define ACL_NPU_NMEM_ST2_0  0x126
#define ACH_NPU_NMEM_ST2_0  0x127
#define ACL_NPU_NMEM_ST2_1  0x128
#define ACH_NPU_NMEM_ST2_1  0x129
#define ACL_NPU_NMEM_ST2_2  0x12a
#define ACH_NPU_NMEM_ST2_2  0x12b
#define ACL_NPU_NMEM_ST2_3  0x12c
#define ACH_NPU_NMEM_ST2_3  0x12d
#define ACL_NPU_NMEM_ST2_4  0x12e
#define ACH_NPU_NMEM_ST2_4  0x12f
#define ACL_NPU_NMEM_ST2_5  0x130
#define ACH_NPU_NMEM_ST2_5  0x131
#define ACL_NPU_NMEM_ST3_0  0x132
#define ACH_NPU_NMEM_ST3_0  0x133
#define ACL_NPU_NMEM_ST3_1  0x134
#define ACH_NPU_NMEM_ST3_1  0x135
#define ACL_NPU_NMEM_ST3_2  0x136
#define ACH_NPU_NMEM_ST3_2  0x137
#define ACL_NPU_NMEM_ST3_3  0x138
#define ACH_NPU_NMEM_ST3_3  0x139
#define ACL_NPU_NMEM_ST3_4  0x13a
#define ACH_NPU_NMEM_ST3_4  0x13b
#define ACL_NPU_NMEM_ST3_5  0x13c
#define ACH_NPU_NMEM_ST3_5  0x13d
#define ACL_NPU_NMEM_PI0    0x13e
#define ACH_NPU_NMEM_PI0    0x13f
#define ACL_NPU_NMEM_PI1    0x140
#define ACH_NPU_NMEM_PI1    0x141
#define ACL_NPU_NMEM_PI2    0x142
#define ACH_NPU_NMEM_PI2    0x143
#define ACL_NPU_NMEM_PI3    0x144
#define ACH_NPU_NMEM_PI3    0x145
#define ACL_NPU_NMEM_PI4    0x146
#define ACH_NPU_NMEM_PI4    0x147
#define ACL_NPU_NMEM_PIA    0x148
#define ACH_NPU_NMEM_PIA    0x149
#define ACL_NPU_NMEM_PIB    0x14a
#define ACH_NPU_NMEM_PIB    0x14b
#define ACL_NPU_NMEM_PIC    0x14c
#define ACH_NPU_NMEM_PIC    0x14d
#define ACL_NPU_NMEM_PID    0x14e
#define ACH_NPU_NMEM_PID    0x14f
#define ACL_NPU_NMEM_PO0    0x150
#define ACH_NPU_NMEM_PO0    0x151
#define ACL_NPU_NMEM_PO1    0x152
#define ACH_NPU_NMEM_PO1    0x153
#define ACL_NPU_NMEM_PO2    0x154
#define ACH_NPU_NMEM_PO2    0x155
#define ACL_NPU_NMEM_PO3    0x156
#define ACH_NPU_NMEM_PO3    0x157
#define ACL_NPU_NMEM_PO4    0x158
#define ACH_NPU_NMEM_PO4    0x159
#define ACL_NPU_NMEM_PO5    0x15a
#define ACH_NPU_NMEM_PO5    0x15b
#define ACL_NPU_NMEM_POA    0x15c
#define ACH_NPU_NMEM_POA    0x15d
#define ACL_NPU_NMEM_POB    0x15e
#define ACH_NPU_NMEM_POB    0x15f
#define ACL_NPU_NMEM_POC    0x160
#define ACH_NPU_NMEM_POC    0x161
#define ACL_NPU_NMEM_POD    0x162
#define ACH_NPU_NMEM_POD    0x163
#define ACL_NPU_NMEM_RDMA0  0x164
#define ACH_NPU_NMEM_RDMA0  0x165
#define ACL_NPU_NMEM_RDMA1  0x166
#define ACH_NPU_NMEM_RDMA1  0x167
#define ACL_NPU_NMEM_RDMA2  0x168
#define ACH_NPU_NMEM_RDMA2  0x169
#define ACL_NPU_NMEM_RDMA3  0x16a
#define ACH_NPU_NMEM_RDMA3  0x16b
#define ACL_NPU_NMEM_RDMA4  0x16c
#define ACH_NPU_NMEM_RDMA4  0x16d
#define ACL_NPU_NMEM_WDMA0  0x16e
#define ACH_NPU_NMEM_WDMA0  0x16f
#define ACL_NPU_NMEM_WDMA1  0x170
#define ACH_NPU_NMEM_WDMA1  0x171
#define ACL_NPU_NMEM_WDMA2  0x172
#define ACH_NPU_NMEM_WDMA2  0x173
#define ACL_NPU_NMEM_WDMA3  0x174
#define ACH_NPU_NMEM_WDMA3  0x175
#define ACL_NPU_NMEM_WDMA4  0x176
#define ACH_NPU_NMEM_WDMA4  0x177
#define ACL_NPU_GETW0       0x178
#define ACH_NPU_GETW0       0x179
#define ACL_NPU_GETW1       0x17a
#define ACH_NPU_GETW1       0x17b
#define ACL_NPU_GETW2       0x17c
#define ACH_NPU_GETW2       0x17d
#define ACL_NPU_GETW3       0x17e
#define ACH_NPU_GETW3       0x17f
#define ACL_NPU_GETW4       0x180
#define ACH_NPU_GETW4       0x181
#define ACL_NPU_GETW        0x182
#define ACH_NPU_GETW        0x183
#define ACL_NPU_CONV        0x184
#define ACH_NPU_CONV        0x185
#define ACL_NPU_FMAP0       0x186
#define ACH_NPU_FMAP0       0x187
#define ACL_NPU_FMAP1       0x188
#define ACH_NPU_FMAP1       0x189
#define ACL_NPU_FMAP2       0x18a
#define ACH_NPU_FMAP2       0x18b
#define ACL_NPU_FMAP3       0x18c
#define ACH_NPU_FMAP3       0x18d
#define ACL_NPU_FMAP        0x18e
#define ACH_NPU_FMAP        0x18f
#define ACL_NPU_CPAD0       0x190
#define ACH_NPU_CPAD0       0x191
#define ACL_NPU_CPAD1       0x192
#define ACH_NPU_CPAD1       0x193
#define ACL_NPU_CPAD2       0x194
#define ACH_NPU_CPAD2       0x195
#define ACL_NPU_CPAD3       0x196
#define ACH_NPU_CPAD3       0x197
#define ACL_NPU_NEXT        0x198
#define ACH_NPU_NEXT        0x199
#define ACL_NPU_NEXT0       0x19a
#define ACH_NPU_NEXT0       0x19b
#define ACL_NPU_NEXT1       0x19c
#define ACH_NPU_NEXT1       0x19d
#define ACL_NPU_NEXT2       0x19e
#define ACH_NPU_NEXT2       0x19f
#define ACL_NPU_NEXT3       0x1a0
#define ACH_NPU_NEXT3       0x1a1
#define ACL_NPU_FMCROP0     0x1a2
#define ACH_NPU_FMCROP0     0x1a3
#define ACL_NPU_FMCROP1     0x1a4
#define ACH_NPU_FMCROP1     0x1a5
#define ACL_NPU_FMCROP2     0x1a6
#define ACH_NPU_FMCROP2     0x1a7
#define ACL_NPU_FMCROP3     0x1a8
#define ACH_NPU_FMCROP3     0x1a9
#define ACL_NPU_HS          0x1aa
#define ACH_NPU_HS          0x1ab
#define ACL_NPU_HS_PHASE0   0x1ac
#define ACH_NPU_HS_PHASE0   0x1ad
#define ACL_NPU_HS_PHASE1   0x1ae
#define ACH_NPU_HS_PHASE1   0x1af
#define ACL_NPU_PCONV       0x1b0
#define ACH_NPU_PCONV       0x1b1
#define ACL_NPU_TRIM        0x1b2
#define ACH_NPU_TRIM        0x1b3
#define ACL_NPU_HPOOL       0x1b4
#define ACH_NPU_HPOOL       0x1b5
#define ACL_NPU_PCPAD0      0x1b6
#define ACH_NPU_PCPAD0      0x1b7
#define ACL_NPU_PCPAD1      0x1b8
#define ACH_NPU_PCPAD1      0x1b9
#define ACL_NPU_PCPAD2      0x1ba
#define ACH_NPU_PCPAD2      0x1bb
#define ACL_NPU_PCPAD3      0x1bc
#define ACH_NPU_PCPAD3      0x1bd
#define ACL_NPU_RELU        0x1be
#define ACH_NPU_RELU        0x1bf
#define ACL_NPU_RELU6       0x1c0
#define ACH_NPU_RELU6       0x1c1
#define ACL_NPU_ACT0        0x1c2
#define ACH_NPU_ACT0        0x1c3
#define ACL_NPU_ACT1        0x1c4
#define ACH_NPU_ACT1        0x1c5
#define ACL_NPU_ACT2        0x1c6
#define ACH_NPU_ACT2        0x1c7
#define ACL_NPU_PFUNC       0x1c8
#define ACH_NPU_PFUNC       0x1c9
#define ACL_NPU_PFMAP0      0x1ca
#define ACH_NPU_PFMAP0      0x1cb
#define ACL_NPU_PFMAP1      0x1cc
#define ACH_NPU_PFMAP1      0x1cd
#define ACL_NPU_PFMAP2      0x1ce
#define ACH_NPU_PFMAP2      0x1cf
#define ACL_NPU_PNEXT0      0x1d0
#define ACH_NPU_PNEXT0      0x1d1
#define ACL_NPU_PNEXT1      0x1d2
#define ACH_NPU_PNEXT1      0x1d3
#define ACL_NPU_PTRIM       0x1d4
#define ACH_NPU_PTRIM       0x1d5
#define ACL_NPU_PFPAD       0x1d6
#define ACH_NPU_PFPAD       0x1d7
#define ACL_NPU_POOL        0x1d8
#define ACH_NPU_POOL        0x1d9
#define ACL_NPU_ROIP        0x1da
#define ACH_NPU_ROIP        0x1db
#define ACL_NPU_PAT         0x1dc
#define ACH_NPU_PAT         0x1dd
#define ACL_NPU_FCON        0x1de
#define ACH_NPU_FCON        0x1df
#define ACL_NPU_NMEM_FTR0   0x1e0
#define ACH_NPU_NMEM_FTR0   0x1e1
#define ACL_NPU_NMEM_FTR1   0x1e2
#define ACH_NPU_NMEM_FTR1   0x1e3
#define ACL_NPU_NMEM_FTR2   0x1e4
#define ACH_NPU_NMEM_FTR2   0x1e5
#define ACL_NPU_NMEM_FTR3   0x1e6
#define ACH_NPU_NMEM_FTR3   0x1e7
#define ACL_NPU_NMEM_FTR4   0x1e8
#define ACH_NPU_NMEM_FTR4   0x1e9
#define ACL_NPU_NMEM_FTR5   0x1ea
#define ACH_NPU_NMEM_FTR5   0x1eb
#define ACL_NPU_NMEM_FTR6   0x1ec
#define ACH_NPU_NMEM_FTR6   0x1ed
#define ACL_NPU_NMEM_FTR7   0x1ee
#define ACH_NPU_NMEM_FTR7   0x1ef
#define ACL_NPU_NMEM_FTR8   0x1f0
#define ACH_NPU_NMEM_FTR8   0x1f1
#define ACL_NPU_NMEM_FTR9   0x1f2
#define ACH_NPU_NMEM_FTR9   0x1f3
#define ACL_NPU_NMEM_FTR10  0x1f4
#define ACH_NPU_NMEM_FTR10  0x1f5
#define ACL_NPU_NMEM_FTR11  0x1f6
#define ACH_NPU_NMEM_FTR11  0x1f7
#define ACL_NPU_NMEM_FTR12  0x1f8
#define ACH_NPU_NMEM_FTR12  0x1f9
#define ACL_NPU_NMEM_FTR13  0x1fa
#define ACH_NPU_NMEM_FTR13  0x1fb
#define ACL_NPU_NMEM_FTR14  0x1fc
#define ACH_NPU_NMEM_FTR14  0x1fd
#define ACL_NPU_NMEM_FTR15  0x1fe
#define ACH_NPU_NMEM_FTR15  0x1ff
#define ACL_NPU_NMEM_FTR16  0x200
#define ACH_NPU_NMEM_FTR16  0x201
#define ACL_NPU_NMEM_FTW0   0x202
#define ACH_NPU_NMEM_FTW0   0x203
#define ACL_NPU_NMEM_FTW1   0x204
#define ACH_NPU_NMEM_FTW1   0x205
#define ACL_NPU_NMEM_FTW2   0x206
#define ACH_NPU_NMEM_FTW2   0x207
#define ACL_NPU_NMEM_FTW3   0x208
#define ACH_NPU_NMEM_FTW3   0x209
#define ACL_NPU_NMEM_FTW4   0x20a
#define ACH_NPU_NMEM_FTW4   0x20b
#define ACL_NPU_NMEM_FTW5   0x20c
#define ACH_NPU_NMEM_FTW5   0x20d
#define ACL_NPU_NMEM_FTW6   0x20e
#define ACH_NPU_NMEM_FTW6   0x20f
#define ACL_NPU_NMEM_FTW7   0x210
#define ACH_NPU_NMEM_FTW7   0x211
#define ACL_NPU_NMEM_FTW8   0x212
#define ACH_NPU_NMEM_FTW8   0x213
#define ACL_NPU_NMEM_FTW9   0x214
#define ACH_NPU_NMEM_FTW9   0x215
#define ACL_NPU_NMEM_FTW10  0x216
#define ACH_NPU_NMEM_FTW10  0x217
#define ACL_NPU_NMEM_FTW11  0x218
#define ACH_NPU_NMEM_FTW11  0x219
#define ACL_NPU_NMEM_FTW12  0x21a
#define ACH_NPU_NMEM_FTW12  0x21b
#define ACL_NPU_NMEM_FTW13  0x21c
#define ACH_NPU_NMEM_FTW13  0x21d
#define ACL_NPU_NMEM_FTW14  0x21e
#define ACH_NPU_NMEM_FTW14  0x21f
#define ACL_NPU_NMEM_FTW15  0x220
#define ACH_NPU_NMEM_FTW15  0x221
#define ACL_NPU_NMEM_FTW16  0x222
#define ACH_NPU_NMEM_FTW16  0x223
#define ACL_NPU_INPROC0     0x224
#define ACH_NPU_INPROC0     0x225
#define ACL_NPU_INPROC1     0x226
#define ACH_NPU_INPROC1     0x227
#define ACL_NPU_INPROC2     0x228
#define ACH_NPU_INPROC2     0x229
#define ACL_NPU_PREP1       0x22a
#define ACH_NPU_PREP1       0x22b
#define ACL_NPU_PREP2       0x22c
#define ACH_NPU_PREP2       0x22d
#define ACL_NPU_R0          0x23c
#define ACH_NPU_R0          0x23d
#define ACL_NPU_R1          0x23e
#define ACH_NPU_R1          0x23f
#define ACL_NPU_R2          0x240
#define ACH_NPU_R2          0x241
#define ACL_NPU_R3          0x242
#define ACH_NPU_R3          0x243
#define ACL_NPU_R4          0x244
#define ACH_NPU_R4          0x245
#define ACL_NPU_R5          0x246
#define ACH_NPU_R5          0x247
#define ACL_NPU_R6          0x248
#define ACH_NPU_R6          0x249
#define ACL_NPU_R7          0x24a
#define ACH_NPU_R7          0x24b

#define NPU_CODE_a(x)                   (((x)&0xffffffff)<<0)
#define NPU_CLEN_l(x)                   (((x)&0xffffffff)<<0)
#define NPU_LOOP_idx(x)                 (((x)&0xffffffff)<<0)
#define NPU_RUN_conv_rmode(x)           (((x)&0x1)<<29)
#define NPU_RUN_pconv_rmode(x)          (((x)&0x1)<<28)
#define NPU_RUN_pfunc_rmode(x)          (((x)&0x1)<<27)
#define NPU_RUN_alu(x)                  (((x)&0x1)<<26)
#define NPU_RUN_lut(x)                  (((x)&0x1)<<25)
#define NPU_RUN_pfunc(x)                (((x)&0x1)<<24)
#define NPU_RUN_conv(x)                 (((x)&0x1)<<23)
#define NPU_RUN_getw(x)                 (((x)&0x1)<<22)
#define NPU_RUN_wdma(x)                 (((x)&0x1)<<21)
#define NPU_RUN_rdma(x)                 (((x)&0x1)<<20)
#define NPU_RUN_wfc(x)                  (((x)&0x1)<<17)
#define NPU_RUN_busy(x)                 (((x)&0x1)<<16)
#define NPU_RUN_conti(x)                (((x)&0x1)<<1)
#define NPU_RUN_go(x)                   (((x)&0x1)<<0)
#define NPU_ELEN_l(x)                   (((x)&0xffffffff)<<0)
#define NPU_VER_num(x)                  (((x)&0xffff)<<0)
#define NPU_MACRO_db(x)                 (((x)&0x1)<<1)
#define NPU_MACRO_sd(x)                 (((x)&0x1)<<0)
#define NPU_DMA_we(x)                   (((x)&0x1)<<31)
#define NPU_DMA_sel_pri(x)              (((x)&0x1)<<30)
#define NPU_DMA_sel_grp(x)              (((x)&0x1)<<29)
#define NPU_DMA_pri(x)                  (((x)&0x7)<<26)
#define NPU_DMA_grp(x)                  (((x)&0x3)<<24)
#define NPU_DMA_idx(x)                  (((x)&0x3)<<22)
#define NPU_DMA_lck_inst(x)             (((x)&0x1)<<21)
#define NPU_DMA_lck_getw(x)             (((x)&0x1)<<20)
#define NPU_DMA_lck_rdma(x)             (((x)&0x1)<<19)
#define NPU_DMA_getw_bl(x)              (((x)&0x3f)<<9)
#define NPU_DMA_bl(x)                   (((x)&0x1ff)<<0)
#define NPU_DMA_ALIGN_mask(x)           (((x)&0xff)<<0)
#define NPU_DMAT_nmem_en(x)             (((x)&0x1)<<1)
#define NPU_DMAT_ft_en(x)               (((x)&0x1)<<0)
#define NPU_RDMA0_SRC0_sa(x)            (((x)&0xffffffff)<<0)
#define NPU_RDMA0_SRC1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_RDMA0_SRC2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_RDMA0_SRC3_len(x)           (((x)&0xffffff)<<0)
#define NPU_RDMA0_SRC4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_RDMA0_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_RDMA0_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_RDMA1_SRC0_sa(x)            (((x)&0xffffffff)<<0)
#define NPU_RDMA1_SRC1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_RDMA1_SRC2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_RDMA1_SRC3_len(x)           (((x)&0xffffff)<<0)
#define NPU_RDMA1_SRC4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_RDMA1_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_RDMA1_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_RDMA2_SRC0_sa(x)            (((x)&0xffffffff)<<0)
#define NPU_RDMA2_SRC1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_RDMA2_SRC2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_RDMA2_SRC3_len(x)           (((x)&0xffffff)<<0)
#define NPU_RDMA2_SRC4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_RDMA2_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_RDMA2_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_RDMA3_SRC0_sa(x)            (((x)&0xffffffff)<<0)
#define NPU_RDMA3_SRC1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_RDMA3_SRC2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_RDMA3_SRC3_len(x)           (((x)&0xffffff)<<0)
#define NPU_RDMA3_SRC4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_RDMA3_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_RDMA3_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_RDMA4_SRC0_sa(x)            (((x)&0xffffffff)<<0)
#define NPU_RDMA4_SRC1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_RDMA4_SRC2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_RDMA4_SRC3_len(x)           (((x)&0xffffff)<<0)
#define NPU_RDMA4_SRC4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_RDMA4_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_RDMA4_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_RDMA5_SRC0_sa(x)            (((x)&0xffffffff)<<0)
#define NPU_RDMA5_SRC1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_RDMA5_SRC2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_RDMA5_SRC3_len(x)           (((x)&0xffffff)<<0)
#define NPU_RDMA5_SRC4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_RDMA5_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_RDMA5_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_WDMA0_DST0_da(x)            (((x)&0xffffffff)<<0)
#define NPU_WDMA0_DST1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_WDMA0_DST2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_WDMA0_DST3_len(x)           (((x)&0xffffff)<<0)
#define NPU_WDMA0_DST4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_WDMA0_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_WDMA0_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_WDMA1_DST0_da(x)            (((x)&0xffffffff)<<0)
#define NPU_WDMA1_DST1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_WDMA1_DST2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_WDMA1_DST3_len(x)           (((x)&0xffffff)<<0)
#define NPU_WDMA1_DST4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_WDMA1_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_WDMA1_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_WDMA2_DST0_da(x)            (((x)&0xffffffff)<<0)
#define NPU_WDMA2_DST1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_WDMA2_DST2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_WDMA2_DST3_len(x)           (((x)&0xffffff)<<0)
#define NPU_WDMA2_DST4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_WDMA2_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_WDMA2_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_WDMA3_DST0_da(x)            (((x)&0xffffffff)<<0)
#define NPU_WDMA3_DST1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_WDMA3_DST2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_WDMA3_DST3_len(x)           (((x)&0xffffff)<<0)
#define NPU_WDMA3_DST4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_WDMA3_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_WDMA3_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_WDMA4_DST0_da(x)            (((x)&0xffffffff)<<0)
#define NPU_WDMA4_DST1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_WDMA4_DST2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_WDMA4_DST3_len(x)           (((x)&0xffffff)<<0)
#define NPU_WDMA4_DST4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_WDMA4_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_WDMA4_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_WDMA5_DST0_da(x)            (((x)&0xffffffff)<<0)
#define NPU_WDMA5_DST1_pitch_l(x)       (((x)&0xffffff)<<0)
#define NPU_WDMA5_DST2_pitch_c(x)       (((x)&0xffffffff)<<0)
#define NPU_WDMA5_DST3_len(x)           (((x)&0xffffff)<<0)
#define NPU_WDMA5_DST4_base(x)          (((x)&0xffffffff)<<0)
#define NPU_WDMA5_BLK0_ch(x)            (((x)&0xffff)<<0)
#define NPU_WDMA5_BLK1_line(x)          (((x)&0xffffff)<<0)
#define NPU_NMEM_wrap_mode(x)           (((x)&0x1)<<3)
#define NPU_NMEM_arb_mode(x)            (((x)&0x3)<<1)
#define NPU_NMEM_sd(x)                  (((x)&0x1)<<0)
#define NPU_NMEM_FM0_0_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_FM0_0_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_FM0_1_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_FM0_1_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_FM0_2_row_s(x)         (((x)&0x3)<<16)
#define NPU_NMEM_FM0_2_total_row(x)     (((x)&0xffff)<<0)
#define NPU_NMEM_FM0_A0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM0_A1_col_offset(x)   (((x)&0xffff)<<16)
#define NPU_NMEM_FM0_A1_row_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM0_A2_chg_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM0_B0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM0_B1_col_offset(x)   (((x)&0xffff)<<16)
#define NPU_NMEM_FM0_B1_row_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM0_B2_chg_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM0_C0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_0_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_FM1_0_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_1_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_FM1_1_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_2_row_s(x)         (((x)&0x3)<<16)
#define NPU_NMEM_FM1_2_total_row(x)     (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_A0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_A1_col_offset(x)   (((x)&0xffff)<<16)
#define NPU_NMEM_FM1_A1_row_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_A2_chg_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_B0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_B1_col_offset(x)   (((x)&0xffff)<<16)
#define NPU_NMEM_FM1_B1_row_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_B2_chg_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM1_C0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_0_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_FM2_0_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_1_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_FM2_1_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_2_row_s(x)         (((x)&0x3)<<16)
#define NPU_NMEM_FM2_2_total_row(x)     (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_A0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_A1_col_offset(x)   (((x)&0xffff)<<16)
#define NPU_NMEM_FM2_A1_row_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_A2_chg_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_B0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_B1_col_offset(x)   (((x)&0xffff)<<16)
#define NPU_NMEM_FM2_B1_row_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_B2_chg_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM2_C0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_0_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_FM3_0_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_1_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_FM3_1_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_2_row_s(x)         (((x)&0x3)<<16)
#define NPU_NMEM_FM3_2_total_row(x)     (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_A0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_A1_col_offset(x)   (((x)&0xffff)<<16)
#define NPU_NMEM_FM3_A1_row_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_A2_chg_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_B0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_B1_col_offset(x)   (((x)&0xffff)<<16)
#define NPU_NMEM_FM3_B1_row_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_B2_chg_offset(x)   (((x)&0xffff)<<0)
#define NPU_NMEM_FM3_C0_se(x)           (((x)&0xffff)<<0)
#define NPU_NMEM_ST0_0_se(x)            (((x)&0xffff)<<0)
#define NPU_NMEM_ST0_1_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_ST0_1_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_ST0_2_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_ST0_2_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_ST0_3_col_offset(x)    (((x)&0xffff)<<16)
#define NPU_NMEM_ST0_3_row_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_ST0_4_chg_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_ST0_5_ch_wen(x)        (((x)&0xffff)<<0)
#define NPU_NMEM_ST1_0_se(x)            (((x)&0xffff)<<0)
#define NPU_NMEM_ST1_1_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_ST1_1_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_ST1_2_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_ST1_2_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_ST1_3_col_offset(x)    (((x)&0xffff)<<16)
#define NPU_NMEM_ST1_3_row_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_ST1_4_chg_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_ST1_5_ch_wen(x)        (((x)&0xffff)<<0)
#define NPU_NMEM_ST2_0_se(x)            (((x)&0xffff)<<0)
#define NPU_NMEM_ST2_1_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_ST2_1_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_ST2_2_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_ST2_2_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_ST2_3_col_offset(x)    (((x)&0xffff)<<16)
#define NPU_NMEM_ST2_3_row_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_ST2_4_chg_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_ST2_5_ch_wen(x)        (((x)&0xffff)<<0)
#define NPU_NMEM_ST3_0_se(x)            (((x)&0xffff)<<0)
#define NPU_NMEM_ST3_1_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_ST3_1_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_ST3_2_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_ST3_2_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_ST3_3_col_offset(x)    (((x)&0xffff)<<16)
#define NPU_NMEM_ST3_3_row_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_ST3_4_chg_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_ST3_5_ch_wen(x)        (((x)&0xffff)<<0)
#define NPU_NMEM_PI0_col_num(x)         (((x)&0xffff)<<16)
#define NPU_NMEM_PI0_row_num(x)         (((x)&0xffff)<<0)
#define NPU_NMEM_PI1_size(x)            (((x)&0x3)<<30)
#define NPU_NMEM_PI1_chg_num(x)         (((x)&0xffff)<<0)
#define NPU_NMEM_PI2_col_offset(x)      (((x)&0xffff)<<16)
#define NPU_NMEM_PI2_row_offset(x)      (((x)&0xffff)<<0)
#define NPU_NMEM_PI3_chg_offset(x)      (((x)&0xffff)<<0)
#define NPU_NMEM_PI4_row_s(x)           (((x)&0x3)<<16)
#define NPU_NMEM_PI4_total_row(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_PIA_se(x)              (((x)&0xffff)<<0)
#define NPU_NMEM_PIB_se(x)              (((x)&0xffff)<<0)
#define NPU_NMEM_PIC_se(x)              (((x)&0xffff)<<0)
#define NPU_NMEM_PID_se(x)              (((x)&0xffff)<<0)
#define NPU_NMEM_PO0_col_num(x)         (((x)&0xffff)<<16)
#define NPU_NMEM_PO0_row_num(x)         (((x)&0xffff)<<0)
#define NPU_NMEM_PO1_size(x)            (((x)&0x3)<<30)
#define NPU_NMEM_PO1_chg_num(x)         (((x)&0xffff)<<0)
#define NPU_NMEM_PO2_col_offset(x)      (((x)&0xffff)<<16)
#define NPU_NMEM_PO2_row_offset(x)      (((x)&0xffff)<<0)
#define NPU_NMEM_PO3_chg_offset(x)      (((x)&0xffff)<<0)
#define NPU_NMEM_PO4_total_row(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_PO5_ch_wen(x)          (((x)&0xffff)<<0)
#define NPU_NMEM_POA_se(x)              (((x)&0xffff)<<0)
#define NPU_NMEM_POB_se(x)              (((x)&0xffff)<<0)
#define NPU_NMEM_POC_se(x)              (((x)&0xffff)<<0)
#define NPU_NMEM_POD_se(x)              (((x)&0xffff)<<0)
#define NPU_NMEM_RDMA0_se(x)            (((x)&0xffff)<<0)
#define NPU_NMEM_RDMA1_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_RDMA1_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_RDMA2_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_RDMA2_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_RDMA3_col_offset(x)    (((x)&0xffff)<<16)
#define NPU_NMEM_RDMA3_row_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_RDMA4_chg_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_WDMA0_se(x)            (((x)&0xffff)<<0)
#define NPU_NMEM_WDMA1_col_num(x)       (((x)&0xffff)<<16)
#define NPU_NMEM_WDMA1_row_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_WDMA2_size(x)          (((x)&0x3)<<30)
#define NPU_NMEM_WDMA2_chg_num(x)       (((x)&0xffff)<<0)
#define NPU_NMEM_WDMA3_col_offset(x)    (((x)&0xffff)<<16)
#define NPU_NMEM_WDMA3_row_offset(x)    (((x)&0xffff)<<0)
#define NPU_NMEM_WDMA4_chg_offset(x)    (((x)&0xffff)<<0)
#define NPU_GETW0_sa(x)                 (((x)&0xffffffff)<<0)
#define NPU_GETW1_len(x)                (((x)&0xffffffff)<<0)
#define NPU_GETW2_rptr(x)               (((x)&0xfffff)<<0)
#define NPU_GETW3_wptr(x)               (((x)&0xfffff)<<0)
#define NPU_GETW4_base(x)               (((x)&0xffffffff)<<0)
#define NPU_GETW_decompress(x)          (((x)&0x1)<<0)
#define NPU_CONV_core_en(x)             (((x)&0xf)<<16)
#define NPU_CONV_ch_resume(x)           (((x)&0x1)<<12)
#define NPU_CONV_full_ch(x)             (((x)&0x1)<<11)
#define NPU_CONV_oformat(x)             (((x)&0x1)<<10)
#define NPU_CONV_16b(x)                 (((x)&0x1)<<9)
#define NPU_CONV_acc(x)                 (((x)&0x1)<<8)
#define NPU_CONV_mode(x)                (((x)&0xff)<<0)
#define NPU_FMAP0_row(x)                (((x)&0xffff)<<16)
#define NPU_FMAP0_col(x)                (((x)&0xffff)<<0)
#define NPU_FMAP1_row(x)                (((x)&0xffff)<<16)
#define NPU_FMAP1_col(x)                (((x)&0xffff)<<0)
#define NPU_FMAP2_row(x)                (((x)&0xffff)<<16)
#define NPU_FMAP2_col(x)                (((x)&0xffff)<<0)
#define NPU_FMAP3_row(x)                (((x)&0xffff)<<16)
#define NPU_FMAP3_col(x)                (((x)&0xffff)<<0)
#define NPU_FMAP_ch(x)                  (((x)&0xffff)<<0)
#define NPU_CPAD0_b(x)                  (((x)&0x1f)<<24)
#define NPU_CPAD0_r(x)                  (((x)&0x1f)<<16)
#define NPU_CPAD0_l(x)                  (((x)&0x1f)<<8)
#define NPU_CPAD0_t(x)                  (((x)&0x1f)<<0)
#define NPU_CPAD1_b(x)                  (((x)&0x1f)<<24)
#define NPU_CPAD1_r(x)                  (((x)&0x1f)<<16)
#define NPU_CPAD1_l(x)                  (((x)&0x1f)<<8)
#define NPU_CPAD1_t(x)                  (((x)&0x1f)<<0)
#define NPU_CPAD2_b(x)                  (((x)&0x1f)<<24)
#define NPU_CPAD2_r(x)                  (((x)&0x1f)<<16)
#define NPU_CPAD2_l(x)                  (((x)&0x1f)<<8)
#define NPU_CPAD2_t(x)                  (((x)&0x1f)<<0)
#define NPU_CPAD3_b(x)                  (((x)&0x1f)<<24)
#define NPU_CPAD3_r(x)                  (((x)&0x1f)<<16)
#define NPU_CPAD3_l(x)                  (((x)&0x1f)<<8)
#define NPU_CPAD3_t(x)                  (((x)&0x1f)<<0)
#define NPU_NEXT_ch(x)                  (((x)&0xffff)<<0)
#define NPU_NEXT0_ch_shift(x)           (((x)&0xf)<<0)
#define NPU_NEXT1_ch_shift(x)           (((x)&0xf)<<0)
#define NPU_NEXT2_ch_shift(x)           (((x)&0xf)<<0)
#define NPU_NEXT3_ch_shift(x)           (((x)&0xf)<<0)
#define NPU_FMCROP0_out(x)              (((x)&0xffff)<<16)
#define NPU_FMCROP0_st(x)               (((x)&0xf)<<0)
#define NPU_FMCROP1_out(x)              (((x)&0xffff)<<16)
#define NPU_FMCROP1_st(x)               (((x)&0xf)<<0)
#define NPU_FMCROP2_out(x)              (((x)&0xffff)<<16)
#define NPU_FMCROP2_st(x)               (((x)&0xf)<<0)
#define NPU_FMCROP3_out(x)              (((x)&0xffff)<<16)
#define NPU_FMCROP3_st(x)               (((x)&0xf)<<0)
#define NPU_HS_out(x)                   (((x)&0xffff)<<16)
#define NPU_HS_near(x)                  (((x)&0x1)<<3)
#define NPU_HS_pad_mode(x)              (((x)&0x1)<<2)
#define NPU_HS_near_mode(x)             (((x)&0x3)<<0)
#define NPU_HS_PHASE0_delta(x)          (((x)&0x7fffff)<<0)
#define NPU_HS_PHASE1_init(x)           (((x)&0xffff)<<0)
#define NPU_PCONV_bshift(x)             (((x)&0x1)<<5)
#define NPU_PCONV_bias(x)               (((x)&0x1)<<4)
#define NPU_PCONV_trim(x)               (((x)&0x1)<<3)
#define NPU_PCONV_hpool(x)              (((x)&0x1)<<2)
#define NPU_PCONV_post_relu(x)          (((x)&0x1)<<1)
#define NPU_PCONV_pre_relu(x)           (((x)&0x1)<<0)
#define NPU_TRIM_mode(x)                (((x)&0x1)<<0)
#define NPU_HPOOL_op(x)                 (((x)&0x3)<<24)
#define NPU_HPOOL_include_pad(x)        (((x)&0x1)<<22)
#define NPU_HPOOL_kernel(x)             (((x)&0x3)<<20)
#define NPU_PCPAD0_r(x)                 (((x)&0x3)<<4)
#define NPU_PCPAD0_l(x)                 (((x)&0x3)<<0)
#define NPU_PCPAD1_r(x)                 (((x)&0x3)<<4)
#define NPU_PCPAD1_l(x)                 (((x)&0x3)<<0)
#define NPU_PCPAD2_r(x)                 (((x)&0x3)<<4)
#define NPU_PCPAD2_l(x)                 (((x)&0x3)<<0)
#define NPU_PCPAD3_r(x)                 (((x)&0x3)<<4)
#define NPU_PCPAD3_l(x)                 (((x)&0x3)<<0)
#define NPU_RELU_post_relu_mode(x)      (((x)&0x7)<<4)
#define NPU_RELU_pre_relu_mode(x)       (((x)&0x7)<<0)
#define NPU_RELU6_clamp(x)              (((x)&0xffff)<<0)
#define NPU_ACT0_thd_n(x)               (((x)&0xffff)<<16)
#define NPU_ACT0_thd_p(x)               (((x)&0xffff)<<0)
#define NPU_ACT1_lt_th_v(x)             (((x)&0xffff)<<16)
#define NPU_ACT1_gt_th_v(x)             (((x)&0xffff)<<0)
#define NPU_ACT2_half_table(x)          (((x)&0x3)<<12)
#define NPU_ACT2_lt_th_out(x)           (((x)&0x1)<<9)
#define NPU_ACT2_gt_th_out(x)           (((x)&0x1)<<8)
#define NPU_ACT2_input_shift(x)         (((x)&0xf)<<4)
#define NPU_ACT2_output_shift(x)        (((x)&0xf)<<0)
#define NPU_PFUNC_iformat(x)            (((x)&0xf)<<12)
#define NPU_PFUNC_oformat(x)            (((x)&0xf)<<8)
#define NPU_PFUNC_mode(x)               (((x)&0xff)<<0)
#define NPU_PFMAP0_row(x)               (((x)&0xffff)<<16)
#define NPU_PFMAP0_col(x)               (((x)&0xffff)<<0)
#define NPU_PFMAP1_ch(x)                (((x)&0xffff)<<0)
#define NPU_PFMAP2_ch_st(x)             (((x)&0xf)<<0)
#define NPU_PNEXT0_ch_start(x)          (((x)&0xf)<<0)
#define NPU_PNEXT1_ch_shift(x)          (((x)&0xf)<<0)
#define NPU_PTRIM_en(x)                 (((x)&0x1)<<24)
#define NPU_PTRIM_ho(x)                 (((x)&0x3)<<20)
#define NPU_PTRIM_wo(x)                 (((x)&0xf)<<16)
#define NPU_PTRIM_wc(x)                 (((x)&0xffff)<<0)
#define NPU_PFPAD_b(x)                  (((x)&0x1f)<<24)
#define NPU_PFPAD_r(x)                  (((x)&0x1f)<<16)
#define NPU_PFPAD_l(x)                  (((x)&0x1f)<<8)
#define NPU_PFPAD_t(x)                  (((x)&0x1f)<<0)
#define NPU_POOL_gap_mul(x)             (((x)&0x7fff)<<16)
#define NPU_POOL_include_pad(x)         (((x)&0x1)<<7)
#define NPU_POOL_ceil_mode(x)           (((x)&0x1)<<6)
#define NPU_POOL_op(x)                  (((x)&0x3)<<4)
#define NPU_POOL_mode(x)                (((x)&0xf)<<0)
#define NPU_ROIP_row(x)                 (((x)&0xff)<<8)
#define NPU_ROIP_col(x)                 (((x)&0xff)<<0)
#define NPU_PAT_c(x)                    (((x)&0xffff)<<0)
#define NPU_FCON_ch_sel(x)              (((x)&0x3)<<4)
#define NPU_FCON_mode(x)                (((x)&0xf)<<0)
#define NPU_NMEM_FTR0_ie_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTR1_ie_offset(x)      (((x)&0xfffff)<<0)
#define NPU_NMEM_FTR2_ig_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTR3_ig_offset(x)      (((x)&0xfffff)<<0)
#define NPU_NMEM_FTR4_i_len(x)          (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTR5_j_len(x)          (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTR6_j_offset(x)       (((x)&0xfffff)<<0)
#define NPU_NMEM_FTR7_ti_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTR8_ti_offset(x)      (((x)&0xfffff)<<0)
#define NPU_NMEM_FTR9_tj_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTR10_tj_offset(x)     (((x)&0xfffff)<<0)
#define NPU_NMEM_FTR11_ke_len(x)        (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTR12_ke_offset(x)     (((x)&0xfffff)<<0)
#define NPU_NMEM_FTR13_kg_len(x)        (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTR14_kg_offset(x)     (((x)&0xfffff)<<0)
#define NPU_NMEM_FTR15_k_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTR16_sa(x)            (((x)&0xfffff)<<0)
#define NPU_NMEM_FTW0_ie_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTW1_ie_offset(x)      (((x)&0xfffff)<<0)
#define NPU_NMEM_FTW2_ig_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTW3_ig_offset(x)      (((x)&0xfffff)<<0)
#define NPU_NMEM_FTW4_i_len(x)          (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTW5_j_len(x)          (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTW6_j_offset(x)       (((x)&0xfffff)<<0)
#define NPU_NMEM_FTW7_ti_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTW8_ti_offset(x)      (((x)&0xfffff)<<0)
#define NPU_NMEM_FTW9_tj_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTW10_tj_offset(x)     (((x)&0xfffff)<<0)
#define NPU_NMEM_FTW11_ke_len(x)        (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTW12_ke_offset(x)     (((x)&0xfffff)<<0)
#define NPU_NMEM_FTW13_kg_len(x)        (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTW14_kg_offset(x)     (((x)&0xfffff)<<0)
#define NPU_NMEM_FTW15_k_len(x)         (((x)&0x1fffff)<<0)
#define NPU_NMEM_FTW16_sa(x)            (((x)&0xfffff)<<0)
#define NPU_INPROC0_en(x)               (((x)&0x1)<<31)
#define NPU_INPROC0_reshape_en(x)       (((x)&0x1)<<30)
#define NPU_INPROC0_och_sel(x)          (((x)&0x7)<<8)
#define NPU_INPROC0_oformat(x)          (((x)&0xf)<<4)
#define NPU_INPROC0_iformat(x)          (((x)&0xf)<<0)
#define NPU_INPROC1_w(x)                (((x)&0xffff)<<16)
#define NPU_INPROC1_h(x)                (((x)&0xffff)<<0)
#define NPU_INPROC2_out_w(x)            (((x)&0xffff)<<16)
#define NPU_INPROC2_out_h(x)            (((x)&0xffff)<<0)
#define NPU_PREP1_pad_r(x)              (((x)&0xff)<<24)
#define NPU_PREP1_pad_l(x)              (((x)&0xff)<<16)
#define NPU_PREP1_pad_b(x)              (((x)&0xff)<<8)
#define NPU_PREP1_pad_t(x)              (((x)&0xff)<<0)
#define NPU_PREP2_pad(x)                (((x)&0xffffffff)<<0)
#define NPU_OUTSTAND_inst(x)            (((x)&0x7)<<19)
#define NPU_OUTSTAND_wt(x)              (((x)&0x7)<<16)
#define NPU_OUTSTAND_rdma(x)            (((x)&0x7)<<12)
#define NPU_OUTSTAND_rtotal(x)          (((x)&0xf)<<8)
#define NPU_OUTSTAND_wdma(x)            (((x)&0x7)<<5)
#define NPU_OUTSTAND_axi(x)             (((x)&0x1f)<<0)
#define NPU_INTEN_err_mode3(x)          (((x)&0x1)<<18)
#define NPU_INTEN_err_mode2(x)          (((x)&0x1)<<17)
#define NPU_INTEN_err_mode1(x)          (((x)&0x1)<<16)
#define NPU_INTEN_err_mode0(x)          (((x)&0x1)<<15)
#define NPU_INTEN_err_conv_wt3(x)       (((x)&0x1)<<14)
#define NPU_INTEN_err_conv_wt2(x)       (((x)&0x1)<<13)
#define NPU_INTEN_err_conv_wt1(x)       (((x)&0x1)<<12)
#define NPU_INTEN_err_conv_wt0(x)       (((x)&0x1)<<11)
#define NPU_INTEN_err_inst(x)           (((x)&0x1)<<10)
#define NPU_INTEN_err_wt(x)             (((x)&0x1)<<9)
#define NPU_INTEN_err_axi(x)            (((x)&0x1)<<8)
#define NPU_INTEN_int(x)                (((x)&0xff)<<0)
#define NPU_INT_err_mode3(x)            (((x)&0x1)<<18)
#define NPU_INT_err_mode2(x)            (((x)&0x1)<<17)
#define NPU_INT_err_mode1(x)            (((x)&0x1)<<16)
#define NPU_INT_err_mode0(x)            (((x)&0x1)<<15)
#define NPU_INT_err_conv_wt3(x)         (((x)&0x1)<<14)
#define NPU_INT_err_conv_wt2(x)         (((x)&0x1)<<13)
#define NPU_INT_err_conv_wt1(x)         (((x)&0x1)<<12)
#define NPU_INT_err_conv_wt0(x)         (((x)&0x1)<<11)
#define NPU_INT_err_inst(x)             (((x)&0x1)<<10)
#define NPU_INT_err_wt(x)               (((x)&0x1)<<9)
#define NPU_INT_err_axi(x)              (((x)&0x1)<<8)
#define NPU_INT_int(x)                  (((x)&0xff)<<0)
#define NPU_LPO_psumb_ds_cnt(x)         (((x)&0xff)<<24)
#define NPU_LPO_axis_clk_off(x)         (((x)&0x1)<<23)
#define NPU_LPO_misc_sram_sd(x)         (((x)&0x1)<<22)
#define NPU_LPO_psumb_sd(x)             (((x)&0xf)<<18)
#define NPU_LPO_psumb_ls(x)             (((x)&0x1)<<17)
#define NPU_LPO_psumb_ds(x)             (((x)&0x1)<<16)
#define NPU_LPO_nm_ds_cnt(x)            (((x)&0xff)<<8)
#define NPU_LPO_getw_cg(x)              (((x)&0x1)<<7)
#define NPU_LPO_dfunc_cg(x)             (((x)&0x1)<<6)
#define NPU_LPO_pfunc_cg(x)             (((x)&0x1)<<5)
#define NPU_LPO_conv_cg(x)              (((x)&0x1)<<4)
#define NPU_LPO_nm_cg(x)                (((x)&0x1)<<3)
#define NPU_LPO_nm_ls(x)                (((x)&0x1)<<2)
#define NPU_LPO_nm_ds(x)                (((x)&0x1)<<1)
#define NPU_LPO_cg(x)                   (((x)&0x1)<<0)
#define NPU_TRUST_axi_master(x)         (((x)&0x1)<<3)
#define NPU_TRUST_resp(x)               (((x)&0x1)<<2)
#define NPU_TRUST_axi_slave(x)          (((x)&0x1)<<1)
#define NPU_TRUST_apb(x)                (((x)&0x1)<<0)
#define NPU_ENCRYPT_wt(x)               (((x)&0x1)<<1)
#define NPU_ENCRYPT_inst(x)             (((x)&0x1)<<0)
#define NPU_KEY_k(x)                    (((x)&0xffffffff)<<0)
#define NPU_R0_reg(x)                   (((x)&0xffffffff)<<0)
#define NPU_R1_reg(x)                   (((x)&0xffffffff)<<0)
#define NPU_R2_reg(x)                   (((x)&0xffffffff)<<0)
#define NPU_R3_reg(x)                   (((x)&0xffffffff)<<0)
#define NPU_R4_reg(x)                   (((x)&0xffffffff)<<0)
#define NPU_R5_reg(x)                   (((x)&0xffffffff)<<0)
#define NPU_R6_reg(x)                   (((x)&0xffffffff)<<0)
#define NPU_R7_reg(x)                   (((x)&0xffffffff)<<0)
#define NPU_DBG0_em(x)                  (((x)&0x1)<<17)
#define NPU_DBG0_pm(x)                  (((x)&0x1)<<16)
#define NPU_DBG0_m(x)                   (((x)&0xff)<<0)
#define NPU_DBG1_v(x)                   (((x)&0xffffffff)<<0)
#define NPU_DBG2_step(x)                (((x)&0x1)<<0)
#define NPU_REGM_c(x)                   (((x)&0xffffffff)<<0)
#define NPU_DUMMY_0_b(x)                (((x)&0xffffffff)<<0)
#define NPU_DUMMY_1_b(x)                (((x)&0xffffffff)<<0)
#define NPU_DUMMY_2_b(x)                (((x)&0xffffffff)<<0)

#define PARSE_NPU_CODE_a(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_CLEN_l(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_LOOP_idx(x)           (((x)>>0)&0xffffffff)
#define PARSE_NPU_RUN_conv_rmode(x)     (((x)>>29)&0x1)
#define PARSE_NPU_RUN_pconv_rmode(x)    (((x)>>28)&0x1)
#define PARSE_NPU_RUN_pfunc_rmode(x)    (((x)>>27)&0x1)
#define PARSE_NPU_RUN_alu(x)            (((x)>>26)&0x1)
#define PARSE_NPU_RUN_lut(x)            (((x)>>25)&0x1)
#define PARSE_NPU_RUN_pfunc(x)          (((x)>>24)&0x1)
#define PARSE_NPU_RUN_conv(x)           (((x)>>23)&0x1)
#define PARSE_NPU_RUN_getw(x)           (((x)>>22)&0x1)
#define PARSE_NPU_RUN_wdma(x)           (((x)>>21)&0x1)
#define PARSE_NPU_RUN_rdma(x)           (((x)>>20)&0x1)
#define PARSE_NPU_RUN_wfc(x)            (((x)>>17)&0x1)
#define PARSE_NPU_RUN_busy(x)           (((x)>>16)&0x1)
#define PARSE_NPU_RUN_conti(x)          (((x)>>1)&0x1)
#define PARSE_NPU_RUN_go(x)             (((x)>>0)&0x1)
#define PARSE_NPU_ELEN_l(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_VER_num(x)            (((x)>>0)&0xffff)
#define PARSE_NPU_MACRO_db(x)           (((x)>>1)&0x1)
#define PARSE_NPU_MACRO_sd(x)           (((x)>>0)&0x1)
#define PARSE_NPU_DMA_we(x)             (((x)>>31)&0x1)
#define PARSE_NPU_DMA_sel_pri(x)        (((x)>>30)&0x1)
#define PARSE_NPU_DMA_sel_grp(x)        (((x)>>29)&0x1)
#define PARSE_NPU_DMA_pri(x)            (((x)>>26)&0x7)
#define PARSE_NPU_DMA_grp(x)            (((x)>>24)&0x3)
#define PARSE_NPU_DMA_idx(x)            (((x)>>22)&0x3)
#define PARSE_NPU_DMA_lck_inst(x)       (((x)>>21)&0x1)
#define PARSE_NPU_DMA_lck_getw(x)       (((x)>>20)&0x1)
#define PARSE_NPU_DMA_lck_rdma(x)       (((x)>>19)&0x1)
#define PARSE_NPU_DMA_getw_bl(x)        (((x)>>9)&0x3f)
#define PARSE_NPU_DMA_bl(x)             (((x)>>0)&0x1ff)
#define PARSE_NPU_DMA_ALIGN_mask(x)     (((x)>>0)&0xff)
#define PARSE_NPU_DMAT_nmem_en(x)       (((x)>>1)&0x1)
#define PARSE_NPU_DMAT_ft_en(x)         (((x)>>0)&0x1)
#define PARSE_NPU_RDMA0_SRC0_sa(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA0_SRC1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA0_SRC2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA0_SRC3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA0_SRC4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA0_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_RDMA0_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA1_SRC0_sa(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA1_SRC1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA1_SRC2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA1_SRC3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA1_SRC4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA1_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_RDMA1_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA2_SRC0_sa(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA2_SRC1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA2_SRC2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA2_SRC3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA2_SRC4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA2_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_RDMA2_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA3_SRC0_sa(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA3_SRC1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA3_SRC2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA3_SRC3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA3_SRC4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA3_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_RDMA3_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA4_SRC0_sa(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA4_SRC1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA4_SRC2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA4_SRC3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA4_SRC4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA4_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_RDMA4_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA5_SRC0_sa(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA5_SRC1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA5_SRC2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA5_SRC3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_RDMA5_SRC4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_RDMA5_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_RDMA5_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA0_DST0_da(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA0_DST1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA0_DST2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA0_DST3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA0_DST4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA0_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_WDMA0_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA1_DST0_da(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA1_DST1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA1_DST2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA1_DST3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA1_DST4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA1_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_WDMA1_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA2_DST0_da(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA2_DST1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA2_DST2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA2_DST3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA2_DST4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA2_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_WDMA2_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA3_DST0_da(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA3_DST1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA3_DST2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA3_DST3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA3_DST4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA3_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_WDMA3_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA4_DST0_da(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA4_DST1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA4_DST2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA4_DST3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA4_DST4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA4_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_WDMA4_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA5_DST0_da(x)      (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA5_DST1_pitch_l(x)  (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA5_DST2_pitch_c(x)  (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA5_DST3_len(x)     (((x)>>0)&0xffffff)
#define PARSE_NPU_WDMA5_DST4_base(x)    (((x)>>0)&0xffffffff)
#define PARSE_NPU_WDMA5_BLK0_ch(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_WDMA5_BLK1_line(x)    (((x)>>0)&0xffffff)
#define PARSE_NPU_NMEM_wrap_mode(x)     (((x)>>3)&0x1)
#define PARSE_NPU_NMEM_arb_mode(x)      (((x)>>1)&0x3)
#define PARSE_NPU_NMEM_sd(x)            (((x)>>0)&0x1)
#define PARSE_NPU_NMEM_FM0_0_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM0_0_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM0_1_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_FM0_1_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM0_2_row_s(x)   (((x)>>16)&0x3)
#define PARSE_NPU_NMEM_FM0_2_total_row(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM0_A0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM0_A1_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM0_A1_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM0_A2_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM0_B0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM0_B1_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM0_B1_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM0_B2_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM0_C0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_0_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM1_0_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_1_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_FM1_1_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_2_row_s(x)   (((x)>>16)&0x3)
#define PARSE_NPU_NMEM_FM1_2_total_row(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_A0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_A1_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM1_A1_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_A2_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_B0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_B1_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM1_B1_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_B2_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM1_C0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_0_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM2_0_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_1_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_FM2_1_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_2_row_s(x)   (((x)>>16)&0x3)
#define PARSE_NPU_NMEM_FM2_2_total_row(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_A0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_A1_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM2_A1_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_A2_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_B0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_B1_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM2_B1_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_B2_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM2_C0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_0_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM3_0_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_1_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_FM3_1_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_2_row_s(x)   (((x)>>16)&0x3)
#define PARSE_NPU_NMEM_FM3_2_total_row(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_A0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_A1_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM3_A1_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_A2_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_B0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_B1_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_FM3_B1_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_B2_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_FM3_C0_se(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST0_0_se(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST0_1_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_ST0_1_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST0_2_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_ST0_2_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST0_3_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_ST0_3_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST0_4_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST0_5_ch_wen(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST1_0_se(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST1_1_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_ST1_1_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST1_2_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_ST1_2_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST1_3_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_ST1_3_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST1_4_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST1_5_ch_wen(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST2_0_se(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST2_1_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_ST2_1_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST2_2_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_ST2_2_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST2_3_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_ST2_3_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST2_4_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST2_5_ch_wen(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST3_0_se(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST3_1_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_ST3_1_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST3_2_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_ST3_2_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST3_3_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_ST3_3_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST3_4_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_ST3_5_ch_wen(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PI0_col_num(x)   (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_PI0_row_num(x)   (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PI1_size(x)      (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_PI1_chg_num(x)   (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PI2_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_PI2_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PI3_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PI4_row_s(x)     (((x)>>16)&0x3)
#define PARSE_NPU_NMEM_PI4_total_row(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PIA_se(x)        (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PIB_se(x)        (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PIC_se(x)        (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PID_se(x)        (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PO0_col_num(x)   (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_PO0_row_num(x)   (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PO1_size(x)      (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_PO1_chg_num(x)   (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PO2_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_PO2_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PO3_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PO4_total_row(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_PO5_ch_wen(x)    (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_POA_se(x)        (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_POB_se(x)        (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_POC_se(x)        (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_POD_se(x)        (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_RDMA0_se(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_RDMA1_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_RDMA1_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_RDMA2_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_RDMA2_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_RDMA3_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_RDMA3_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_RDMA4_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_WDMA0_se(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_WDMA1_col_num(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_WDMA1_row_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_WDMA2_size(x)    (((x)>>30)&0x3)
#define PARSE_NPU_NMEM_WDMA2_chg_num(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_WDMA3_col_offset(x)  (((x)>>16)&0xffff)
#define PARSE_NPU_NMEM_WDMA3_row_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_NMEM_WDMA4_chg_offset(x)  (((x)>>0)&0xffff)
#define PARSE_NPU_GETW0_sa(x)           (((x)>>0)&0xffffffff)
#define PARSE_NPU_GETW1_len(x)          (((x)>>0)&0xffffffff)
#define PARSE_NPU_GETW2_rptr(x)         (((x)>>0)&0xfffff)
#define PARSE_NPU_GETW3_wptr(x)         (((x)>>0)&0xfffff)
#define PARSE_NPU_GETW4_base(x)         (((x)>>0)&0xffffffff)
#define PARSE_NPU_GETW_decompress(x)    (((x)>>0)&0x1)
#define PARSE_NPU_CONV_core_en(x)       (((x)>>16)&0xf)
#define PARSE_NPU_CONV_ch_resume(x)     (((x)>>12)&0x1)
#define PARSE_NPU_CONV_full_ch(x)       (((x)>>11)&0x1)
#define PARSE_NPU_CONV_oformat(x)       (((x)>>10)&0x1)
#define PARSE_NPU_CONV_16b(x)           (((x)>>9)&0x1)
#define PARSE_NPU_CONV_acc(x)           (((x)>>8)&0x1)
#define PARSE_NPU_CONV_mode(x)          (((x)>>0)&0xff)
#define PARSE_NPU_FMAP0_row(x)          (((x)>>16)&0xffff)
#define PARSE_NPU_FMAP0_col(x)          (((x)>>0)&0xffff)
#define PARSE_NPU_FMAP1_row(x)          (((x)>>16)&0xffff)
#define PARSE_NPU_FMAP1_col(x)          (((x)>>0)&0xffff)
#define PARSE_NPU_FMAP2_row(x)          (((x)>>16)&0xffff)
#define PARSE_NPU_FMAP2_col(x)          (((x)>>0)&0xffff)
#define PARSE_NPU_FMAP3_row(x)          (((x)>>16)&0xffff)
#define PARSE_NPU_FMAP3_col(x)          (((x)>>0)&0xffff)
#define PARSE_NPU_FMAP_ch(x)            (((x)>>0)&0xffff)
#define PARSE_NPU_CPAD0_b(x)            (((x)>>24)&0x1f)
#define PARSE_NPU_CPAD0_r(x)            (((x)>>16)&0x1f)
#define PARSE_NPU_CPAD0_l(x)            (((x)>>8)&0x1f)
#define PARSE_NPU_CPAD0_t(x)            (((x)>>0)&0x1f)
#define PARSE_NPU_CPAD1_b(x)            (((x)>>24)&0x1f)
#define PARSE_NPU_CPAD1_r(x)            (((x)>>16)&0x1f)
#define PARSE_NPU_CPAD1_l(x)            (((x)>>8)&0x1f)
#define PARSE_NPU_CPAD1_t(x)            (((x)>>0)&0x1f)
#define PARSE_NPU_CPAD2_b(x)            (((x)>>24)&0x1f)
#define PARSE_NPU_CPAD2_r(x)            (((x)>>16)&0x1f)
#define PARSE_NPU_CPAD2_l(x)            (((x)>>8)&0x1f)
#define PARSE_NPU_CPAD2_t(x)            (((x)>>0)&0x1f)
#define PARSE_NPU_CPAD3_b(x)            (((x)>>24)&0x1f)
#define PARSE_NPU_CPAD3_r(x)            (((x)>>16)&0x1f)
#define PARSE_NPU_CPAD3_l(x)            (((x)>>8)&0x1f)
#define PARSE_NPU_CPAD3_t(x)            (((x)>>0)&0x1f)
#define PARSE_NPU_NEXT_ch(x)            (((x)>>0)&0xffff)
#define PARSE_NPU_NEXT0_ch_shift(x)     (((x)>>0)&0xf)
#define PARSE_NPU_NEXT1_ch_shift(x)     (((x)>>0)&0xf)
#define PARSE_NPU_NEXT2_ch_shift(x)     (((x)>>0)&0xf)
#define PARSE_NPU_NEXT3_ch_shift(x)     (((x)>>0)&0xf)
#define PARSE_NPU_FMCROP0_out(x)        (((x)>>16)&0xffff)
#define PARSE_NPU_FMCROP0_st(x)         (((x)>>0)&0xf)
#define PARSE_NPU_FMCROP1_out(x)        (((x)>>16)&0xffff)
#define PARSE_NPU_FMCROP1_st(x)         (((x)>>0)&0xf)
#define PARSE_NPU_FMCROP2_out(x)        (((x)>>16)&0xffff)
#define PARSE_NPU_FMCROP2_st(x)         (((x)>>0)&0xf)
#define PARSE_NPU_FMCROP3_out(x)        (((x)>>16)&0xffff)
#define PARSE_NPU_FMCROP3_st(x)         (((x)>>0)&0xf)
#define PARSE_NPU_HS_out(x)             (((x)>>16)&0xffff)
#define PARSE_NPU_HS_near(x)            (((x)>>3)&0x1)
#define PARSE_NPU_HS_pad_mode(x)        (((x)>>2)&0x1)
#define PARSE_NPU_HS_near_mode(x)       (((x)>>0)&0x3)
#define PARSE_NPU_HS_PHASE0_delta(x)    (((x)>>0)&0x7fffff)
#define PARSE_NPU_HS_PHASE1_init(x)     (((x)>>0)&0xffff)
#define PARSE_NPU_PCONV_bshift(x)       (((x)>>5)&0x1)
#define PARSE_NPU_PCONV_bias(x)         (((x)>>4)&0x1)
#define PARSE_NPU_PCONV_trim(x)         (((x)>>3)&0x1)
#define PARSE_NPU_PCONV_hpool(x)        (((x)>>2)&0x1)
#define PARSE_NPU_PCONV_post_relu(x)    (((x)>>1)&0x1)
#define PARSE_NPU_PCONV_pre_relu(x)     (((x)>>0)&0x1)
#define PARSE_NPU_TRIM_mode(x)          (((x)>>0)&0x1)
#define PARSE_NPU_HPOOL_op(x)           (((x)>>24)&0x3)
#define PARSE_NPU_HPOOL_include_pad(x)  (((x)>>22)&0x1)
#define PARSE_NPU_HPOOL_kernel(x)       (((x)>>20)&0x3)
#define PARSE_NPU_PCPAD0_r(x)           (((x)>>4)&0x3)
#define PARSE_NPU_PCPAD0_l(x)           (((x)>>0)&0x3)
#define PARSE_NPU_PCPAD1_r(x)           (((x)>>4)&0x3)
#define PARSE_NPU_PCPAD1_l(x)           (((x)>>0)&0x3)
#define PARSE_NPU_PCPAD2_r(x)           (((x)>>4)&0x3)
#define PARSE_NPU_PCPAD2_l(x)           (((x)>>0)&0x3)
#define PARSE_NPU_PCPAD3_r(x)           (((x)>>4)&0x3)
#define PARSE_NPU_PCPAD3_l(x)           (((x)>>0)&0x3)
#define PARSE_NPU_RELU_post_relu_mode(x)  (((x)>>4)&0x7)
#define PARSE_NPU_RELU_pre_relu_mode(x)  (((x)>>0)&0x7)
#define PARSE_NPU_RELU6_clamp(x)        (((x)>>0)&0xffff)
#define PARSE_NPU_ACT0_thd_n(x)         (((x)>>16)&0xffff)
#define PARSE_NPU_ACT0_thd_p(x)         (((x)>>0)&0xffff)
#define PARSE_NPU_ACT1_lt_th_v(x)       (((x)>>16)&0xffff)
#define PARSE_NPU_ACT1_gt_th_v(x)       (((x)>>0)&0xffff)
#define PARSE_NPU_ACT2_half_table(x)    (((x)>>12)&0x3)
#define PARSE_NPU_ACT2_lt_th_out(x)     (((x)>>9)&0x1)
#define PARSE_NPU_ACT2_gt_th_out(x)     (((x)>>8)&0x1)
#define PARSE_NPU_ACT2_input_shift(x)   (((x)>>4)&0xf)
#define PARSE_NPU_ACT2_output_shift(x)  (((x)>>0)&0xf)
#define PARSE_NPU_PFUNC_iformat(x)      (((x)>>12)&0xf)
#define PARSE_NPU_PFUNC_oformat(x)      (((x)>>8)&0xf)
#define PARSE_NPU_PFUNC_mode(x)         (((x)>>0)&0xff)
#define PARSE_NPU_PFMAP0_row(x)         (((x)>>16)&0xffff)
#define PARSE_NPU_PFMAP0_col(x)         (((x)>>0)&0xffff)
#define PARSE_NPU_PFMAP1_ch(x)          (((x)>>0)&0xffff)
#define PARSE_NPU_PFMAP2_ch_st(x)       (((x)>>0)&0xf)
#define PARSE_NPU_PNEXT0_ch_start(x)    (((x)>>0)&0xf)
#define PARSE_NPU_PNEXT1_ch_shift(x)    (((x)>>0)&0xf)
#define PARSE_NPU_PTRIM_en(x)           (((x)>>24)&0x1)
#define PARSE_NPU_PTRIM_ho(x)           (((x)>>20)&0x3)
#define PARSE_NPU_PTRIM_wo(x)           (((x)>>16)&0xf)
#define PARSE_NPU_PTRIM_wc(x)           (((x)>>0)&0xffff)
#define PARSE_NPU_PFPAD_b(x)            (((x)>>24)&0x1f)
#define PARSE_NPU_PFPAD_r(x)            (((x)>>16)&0x1f)
#define PARSE_NPU_PFPAD_l(x)            (((x)>>8)&0x1f)
#define PARSE_NPU_PFPAD_t(x)            (((x)>>0)&0x1f)
#define PARSE_NPU_POOL_gap_mul(x)       (((x)>>16)&0x7fff)
#define PARSE_NPU_POOL_include_pad(x)   (((x)>>7)&0x1)
#define PARSE_NPU_POOL_ceil_mode(x)     (((x)>>6)&0x1)
#define PARSE_NPU_POOL_op(x)            (((x)>>4)&0x3)
#define PARSE_NPU_POOL_mode(x)          (((x)>>0)&0xf)
#define PARSE_NPU_ROIP_row(x)           (((x)>>8)&0xff)
#define PARSE_NPU_ROIP_col(x)           (((x)>>0)&0xff)
#define PARSE_NPU_PAT_c(x)              (((x)>>0)&0xffff)
#define PARSE_NPU_FCON_ch_sel(x)        (((x)>>4)&0x3)
#define PARSE_NPU_FCON_mode(x)          (((x)>>0)&0xf)
#define PARSE_NPU_NMEM_FTR0_ie_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTR1_ie_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTR2_ig_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTR3_ig_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTR4_i_len(x)    (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTR5_j_len(x)    (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTR6_j_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTR7_ti_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTR8_ti_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTR9_tj_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTR10_tj_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTR11_ke_len(x)  (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTR12_ke_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTR13_kg_len(x)  (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTR14_kg_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTR15_k_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTR16_sa(x)      (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTW0_ie_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTW1_ie_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTW2_ig_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTW3_ig_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTW4_i_len(x)    (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTW5_j_len(x)    (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTW6_j_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTW7_ti_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTW8_ti_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTW9_tj_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTW10_tj_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTW11_ke_len(x)  (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTW12_ke_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTW13_kg_len(x)  (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTW14_kg_offset(x)  (((x)>>0)&0xfffff)
#define PARSE_NPU_NMEM_FTW15_k_len(x)   (((x)>>0)&0x1fffff)
#define PARSE_NPU_NMEM_FTW16_sa(x)      (((x)>>0)&0xfffff)
#define PARSE_NPU_INPROC0_en(x)         (((x)>>31)&0x1)
#define PARSE_NPU_INPROC0_reshape_en(x)  (((x)>>30)&0x1)
#define PARSE_NPU_INPROC0_och_sel(x)    (((x)>>8)&0x7)
#define PARSE_NPU_INPROC0_oformat(x)    (((x)>>4)&0xf)
#define PARSE_NPU_INPROC0_iformat(x)    (((x)>>0)&0xf)
#define PARSE_NPU_INPROC1_w(x)          (((x)>>16)&0xffff)
#define PARSE_NPU_INPROC1_h(x)          (((x)>>0)&0xffff)
#define PARSE_NPU_INPROC2_out_w(x)      (((x)>>16)&0xffff)
#define PARSE_NPU_INPROC2_out_h(x)      (((x)>>0)&0xffff)
#define PARSE_NPU_PREP1_pad_r(x)        (((x)>>24)&0xff)
#define PARSE_NPU_PREP1_pad_l(x)        (((x)>>16)&0xff)
#define PARSE_NPU_PREP1_pad_b(x)        (((x)>>8)&0xff)
#define PARSE_NPU_PREP1_pad_t(x)        (((x)>>0)&0xff)
#define PARSE_NPU_PREP2_pad(x)          (((x)>>0)&0xffffffff)
#define PARSE_NPU_OUTSTAND_inst(x)      (((x)>>19)&0x7)
#define PARSE_NPU_OUTSTAND_wt(x)        (((x)>>16)&0x7)
#define PARSE_NPU_OUTSTAND_rdma(x)      (((x)>>12)&0x7)
#define PARSE_NPU_OUTSTAND_rtotal(x)    (((x)>>8)&0xf)
#define PARSE_NPU_OUTSTAND_wdma(x)      (((x)>>5)&0x7)
#define PARSE_NPU_OUTSTAND_axi(x)       (((x)>>0)&0x1f)
#define PARSE_NPU_INTEN_err_mode3(x)    (((x)>>18)&0x1)
#define PARSE_NPU_INTEN_err_mode2(x)    (((x)>>17)&0x1)
#define PARSE_NPU_INTEN_err_mode1(x)    (((x)>>16)&0x1)
#define PARSE_NPU_INTEN_err_mode0(x)    (((x)>>15)&0x1)
#define PARSE_NPU_INTEN_err_conv_wt3(x)  (((x)>>14)&0x1)
#define PARSE_NPU_INTEN_err_conv_wt2(x)  (((x)>>13)&0x1)
#define PARSE_NPU_INTEN_err_conv_wt1(x)  (((x)>>12)&0x1)
#define PARSE_NPU_INTEN_err_conv_wt0(x)  (((x)>>11)&0x1)
#define PARSE_NPU_INTEN_err_inst(x)     (((x)>>10)&0x1)
#define PARSE_NPU_INTEN_err_wt(x)       (((x)>>9)&0x1)
#define PARSE_NPU_INTEN_err_axi(x)      (((x)>>8)&0x1)
#define PARSE_NPU_INTEN_int(x)          (((x)>>0)&0xff)
#define PARSE_NPU_INT_err_mode3(x)      (((x)>>18)&0x1)
#define PARSE_NPU_INT_err_mode2(x)      (((x)>>17)&0x1)
#define PARSE_NPU_INT_err_mode1(x)      (((x)>>16)&0x1)
#define PARSE_NPU_INT_err_mode0(x)      (((x)>>15)&0x1)
#define PARSE_NPU_INT_err_conv_wt3(x)   (((x)>>14)&0x1)
#define PARSE_NPU_INT_err_conv_wt2(x)   (((x)>>13)&0x1)
#define PARSE_NPU_INT_err_conv_wt1(x)   (((x)>>12)&0x1)
#define PARSE_NPU_INT_err_conv_wt0(x)   (((x)>>11)&0x1)
#define PARSE_NPU_INT_err_inst(x)       (((x)>>10)&0x1)
#define PARSE_NPU_INT_err_wt(x)         (((x)>>9)&0x1)
#define PARSE_NPU_INT_err_axi(x)        (((x)>>8)&0x1)
#define PARSE_NPU_INT_int(x)            (((x)>>0)&0xff)
#define PARSE_NPU_LPO_psumb_ds_cnt(x)   (((x)>>24)&0xff)
#define PARSE_NPU_LPO_axis_clk_off(x)   (((x)>>23)&0x1)
#define PARSE_NPU_LPO_misc_sram_sd(x)   (((x)>>22)&0x1)
#define PARSE_NPU_LPO_psumb_sd(x)       (((x)>>18)&0xf)
#define PARSE_NPU_LPO_psumb_ls(x)       (((x)>>17)&0x1)
#define PARSE_NPU_LPO_psumb_ds(x)       (((x)>>16)&0x1)
#define PARSE_NPU_LPO_nm_ds_cnt(x)      (((x)>>8)&0xff)
#define PARSE_NPU_LPO_getw_cg(x)        (((x)>>7)&0x1)
#define PARSE_NPU_LPO_dfunc_cg(x)       (((x)>>6)&0x1)
#define PARSE_NPU_LPO_pfunc_cg(x)       (((x)>>5)&0x1)
#define PARSE_NPU_LPO_conv_cg(x)        (((x)>>4)&0x1)
#define PARSE_NPU_LPO_nm_cg(x)          (((x)>>3)&0x1)
#define PARSE_NPU_LPO_nm_ls(x)          (((x)>>2)&0x1)
#define PARSE_NPU_LPO_nm_ds(x)          (((x)>>1)&0x1)
#define PARSE_NPU_LPO_cg(x)             (((x)>>0)&0x1)
#define PARSE_NPU_TRUST_axi_master(x)   (((x)>>3)&0x1)
#define PARSE_NPU_TRUST_resp(x)         (((x)>>2)&0x1)
#define PARSE_NPU_TRUST_axi_slave(x)    (((x)>>1)&0x1)
#define PARSE_NPU_TRUST_apb(x)          (((x)>>0)&0x1)
#define PARSE_NPU_ENCRYPT_wt(x)         (((x)>>1)&0x1)
#define PARSE_NPU_ENCRYPT_inst(x)       (((x)>>0)&0x1)
#define PARSE_NPU_KEY_k(x)              (((x)>>0)&0xffffffff)
#define PARSE_NPU_R0_reg(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_R1_reg(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_R2_reg(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_R3_reg(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_R4_reg(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_R5_reg(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_R6_reg(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_R7_reg(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_DBG0_em(x)            (((x)>>17)&0x1)
#define PARSE_NPU_DBG0_pm(x)            (((x)>>16)&0x1)
#define PARSE_NPU_DBG0_m(x)             (((x)>>0)&0xff)
#define PARSE_NPU_DBG1_v(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_DBG2_step(x)          (((x)>>0)&0x1)
#define PARSE_NPU_REGM_c(x)             (((x)>>0)&0xffffffff)
#define PARSE_NPU_DUMMY_0_b(x)          (((x)>>0)&0xffffffff)
#define PARSE_NPU_DUMMY_1_b(x)          (((x)>>0)&0xffffffff)
#define PARSE_NPU_DUMMY_2_b(x)          (((x)>>0)&0xffffffff)
