// SPDX-License-Identifier: BSD-3-Clause
/*
 * Copyright (c) 2024, The Linux Foundation. All rights reserved.
 * Copyright (c) 2024, HTC Leo Revival Project. All rights reserved.
 */

/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	model = "Qualcomm QSD8250";
	compatible = "qcom,qsd8250";
	interrupt-parent = <&intc>;

	chosen { };

	memory {
		device_type = "memory";
		reg = <0x0 0x0>;
	};

	clocks {
		xo_board: xo_board {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <19200000>;
		}; 

		uart1_clk: uart1_clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <1843200>;
		};

		sleep_clk: sleep_clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32768>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "qcom,scorpion";
			device_type = "cpu";
			reg = <0>;
			next-level-cache = <&L2>;
		};

		L2: l2-cache {
			compatible = "cache";
			cache-level = <2>;
			cache-unified;
		};
	};

	soc: soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		intc: interrupt-controller@ac000000 {
			compatible = "arm,msm-vic";
			interrupt-controller;
			#interrupt-cells = <1>;
			reg = <0xac000000 0x1000>;
			num-irqs = <64>;
		};
		
		sirc: interrupt-controller@ac200000 {
			compatible = "arm,msm-sirc";
			reg = <0xac200000 0x1000>;
			interrupt-controller;
			#interrupt-cells = <1>;
			interrupt-parent = <&intc>;
			interrupts = <9>;
		};

		blsp1_uart1: serial@a9a00000 {
			compatible = "qcom,msm-uart";
			reg = <0xa9a00000 0x1000>;
			interrupt-parent = <&sirc>;
			interrupts = <0>;
			clocks = <&uart1_clk>;
			clock-names = "core";
		};

		timer@ac100000 {
			compatible = "qcom,qsd8k-timer";
			reg = <0xac100000 0x100>;
			interrupts = <7>;
			clock-frequency = <19200000>;
		};

		msm_proc_comm@ac100000 {
    	compatible = "qcom,msm-proc-comm";
    	reg = <0x00100000 0x00100000>, /* shared-ram-base */
          	  <0xac100000 0x100>; /* csr-base */
    	reg-names = "shared-ram-base", "csr-base";
		};

		restart {
		compatible = "qcom,pshold";
		status = "okay";
		};

		gpio1: gpio@0xA9000000 {
			compatible = "msm,qsd8k-gpio";
			reg = <0xA9000000 0x00100000>,
	      		  <0xA9100000 0x00100000>;
			interrupt-parent = <&sirc>;
			interrupts = <9 10>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};
};
