
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003573                       # Number of seconds simulated
sim_ticks                                  3573176673                       # Number of ticks simulated
final_tick                               530539539858                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167838                       # Simulator instruction rate (inst/s)
host_op_rate                                   211906                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 296664                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915088                       # Number of bytes of host memory used
host_seconds                                 12044.53                       # Real time elapsed on the host
sim_insts                                  2021534795                       # Number of instructions simulated
sim_ops                                    2552311019                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       135040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        29440                       # Number of bytes read from this memory
system.physmem.bytes_read::total               168320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       129152                       # Number of bytes written to this memory
system.physmem.bytes_written::total            129152                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1055                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          230                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1315                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1009                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1009                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       501515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37792702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       573159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8239167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47106543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       501515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       573159                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1074674                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36144868                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36144868                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36144868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       501515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37792702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       573159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8239167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83251411                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8568770                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123557                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2539190                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214655                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1319687                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213033                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328334                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9192                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3131445                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17309135                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123557                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541367                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3803185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1148334                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        615928                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1533070                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92095                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8479606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.521684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4676421     55.15%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335103      3.95%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268901      3.17%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653577      7.71%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176373      2.08%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228320      2.69%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165959      1.96%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           93214      1.10%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1881738     22.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8479606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364528                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.020026                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3276538                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       597291                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3657026                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24349                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        924400                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532674                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4721                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20685622                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10570                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        924400                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3517159                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         130420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       115136                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3435020                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       357469                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19949265                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2450                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148064                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111176                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          106                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27936614                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93115622                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93115622                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10867304                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4058                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2287                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           983673                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1862278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14880                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       291455                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18857670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3924                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14954017                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30526                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6549266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20029036                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          620                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8479606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763527                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888230                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2942212     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1829255     21.57%     56.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1186483     13.99%     70.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886895     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       764992      9.02%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394722      4.65%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339790      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63263      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71994      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8479606                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87980     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17746     14.37%     85.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17793     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12457574     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212499      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1486475      9.94%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       795816      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14954017                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.745177                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123519                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008260                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38541681                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25410927                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14568373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15077536                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56676                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738920                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          288                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244127                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        924400                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58162                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8109                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18861594                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1862278                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946742                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2272                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121415                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248386                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14713242                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393812                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240771                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2168014                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075490                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            774202                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.717077                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14578273                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14568373                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9485122                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26783866                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.700171                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354136                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6580921                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214595                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7555206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625467                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139119                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2928295     38.76%     38.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2099444     27.79%     66.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       854691     11.31%     77.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479299      6.34%     84.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       391494      5.18%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       158324      2.10%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       188984      2.50%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94883      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       359792      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7555206                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       359792                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26057075                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38648320                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  89164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856877                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856877                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167029                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167029                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66184762                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20140182                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19089795                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8568770                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3240873                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2646999                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217627                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1376855                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1275131                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          335048                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9670                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3355037                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17611788                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3240873                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1610179                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3818711                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1132491                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        452025                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1634511                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8538877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.550608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.342533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4720166     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          314027      3.68%     58.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          470456      5.51%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          323943      3.79%     68.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          227129      2.66%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          221971      2.60%     73.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          135110      1.58%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          285075      3.34%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1841000     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8538877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378219                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.055346                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3449913                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       476325                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3646410                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53352                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        912876                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       543270                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21097164                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        912876                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3646043                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          50756                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       147127                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3499687                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       282384                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20458155                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        116887                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96873                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28694983                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95239007                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95239007                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17621974                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11073009                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3687                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1758                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           844846                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1878773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       957763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11438                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       369746                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19052226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15200992                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30317                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6373668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19526737                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8538877                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780210                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911162                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3026666     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1688324     19.77%     55.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1285749     15.06%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       828978      9.71%     79.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       812671      9.52%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       400207      4.69%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351767      4.12%     98.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        64205      0.75%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80310      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8538877                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82675     71.63%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16355     14.17%     85.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16390     14.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12718183     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191830      1.26%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1751      0.01%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1496069      9.84%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       793159      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15200992                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773999                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115420                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007593                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39086598                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25429448                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14780247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15316412                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47844                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       733623                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          600                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229412                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        912876                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26568                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5112                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19055740                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        74548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1878773                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       957763                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1758                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       132186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250640                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14922299                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1397641                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278693                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2173496                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2120023                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775855                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741475                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14786914                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14780247                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9577461                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27216092                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724897                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351904                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10246159                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12629863                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6425897                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3504                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219186                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7626001                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2898723     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2191431     28.74%     66.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       825986     10.83%     77.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       463258      6.07%     83.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       396853      5.20%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       177352      2.33%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       170941      2.24%     93.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       114788      1.51%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       386669      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7626001                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10246159                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12629863                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1873501                       # Number of memory references committed
system.switch_cpus1.commit.loads              1145150                       # Number of loads committed
system.switch_cpus1.commit.membars               1752                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1832386                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11370201                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       261225                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       386669                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26295092                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39025002                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10246159                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12629863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10246159                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836291                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836291                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195756                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195756                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67022475                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20564695                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19381710                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3504                       # number of misc regfile writes
system.l2.replacements                           1315                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1303410                       # Total number of references to valid blocks.
system.l2.sampled_refs                         132387                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.845453                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         79070.603256                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.958428                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    553.282538                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.966817                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    119.519106                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     3                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          38262.285368                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   140                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12893.384486                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.603261                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000912                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000023                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.291918                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.098369                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         6243                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3202                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9445                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3939                       # number of Writeback hits
system.l2.Writeback_hits::total                  3939                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         6243                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3202                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9445                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         6243                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3202                       # number of overall hits
system.l2.overall_hits::total                    9445                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1055                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          230                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1315                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          230                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1315                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1055                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          230                       # number of overall misses
system.l2.overall_misses::total                  1315                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       587540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     47878244                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       767913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     10945084                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60178781                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       587540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     47878244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       767913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     10945084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         60178781                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       587540                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     47878244                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       767913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     10945084                       # number of overall miss cycles
system.l2.overall_miss_latency::total        60178781                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7298                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3432                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10760                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3939                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3939                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7298                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10760                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7298                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10760                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.144560                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.067016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.122212                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.144560                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.067016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.122212                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.144560                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.067016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.122212                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41967.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45382.221801                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47587.321739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45763.331559                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41967.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45382.221801                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47587.321739                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45763.331559                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41967.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45382.221801                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47994.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47587.321739                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45763.331559                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1009                       # number of writebacks
system.l2.writebacks::total                      1009                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1055                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          230                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1315                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1315                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1315                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       506359                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     41779577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       677197                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      9611446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     52574579                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       506359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     41779577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       677197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      9611446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     52574579                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       506359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     41779577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       677197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      9611446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     52574579                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.144560                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.067016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.122212                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.144560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.067016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122212                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.144560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.067016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122212                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36168.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39601.494787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42324.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41788.895652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39980.668441                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36168.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39601.494787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42324.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41788.895652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39980.668441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36168.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39601.494787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42324.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41788.895652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39980.668441                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.958406                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001540671                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015172.376258                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.958406                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022369                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796408                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1533054                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1533054                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1533054                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1533054                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1533054                       # number of overall hits
system.cpu0.icache.overall_hits::total        1533054                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       752302                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       752302                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       752302                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       752302                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       752302                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       752302                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1533070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1533070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1533070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1533070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1533070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1533070                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47018.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47018.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47018.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47018.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47018.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47018.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       601540                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       601540                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       601540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       601540                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       601540                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       601540                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42967.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42967.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42967.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42967.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42967.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42967.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7298                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721909                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7554                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21805.918586                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.451229                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.548771                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872856                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127144                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1058276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1058276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2187                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2187                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757586                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757586                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757586                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757586                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16066                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16066                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16066                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16066                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16066                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16066                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    440499145                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    440499145                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    440499145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    440499145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    440499145                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    440499145                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1074342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1074342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1773652                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1773652                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1773652                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1773652                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014954                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014954                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009058                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009058                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009058                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009058                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27418.096913                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27418.096913                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27418.096913                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27418.096913                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27418.096913                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27418.096913                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2765                       # number of writebacks
system.cpu0.dcache.writebacks::total             2765                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8768                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8768                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8768                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8768                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8768                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8768                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7298                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7298                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7298                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7298                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    101766369                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    101766369                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    101766369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    101766369                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    101766369                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    101766369                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004115                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004115                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004115                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004115                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13944.418882                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13944.418882                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13944.418882                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13944.418882                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13944.418882                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13944.418882                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.966783                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002930779                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170845.841991                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.966783                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740331                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1634493                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1634493                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1634493                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1634493                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1634493                       # number of overall hits
system.cpu1.icache.overall_hits::total        1634493                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       966444                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       966444                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       966444                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       966444                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       966444                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       966444                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1634511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1634511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1634511                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1634511                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1634511                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1634511                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53691.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53691.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53691.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53691.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       815942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       815942                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       815942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       815942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       815942                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       815942                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50996.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50996.375000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3432                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148161998                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3688                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40174.077549                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.281504                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.718496                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.840943                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.159057                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1064120                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1064120                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       724848                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        724848                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1755                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1755                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1752                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1752                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1788968                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1788968                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1788968                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1788968                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6964                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6964                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6964                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6964                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6964                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6964                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    157367688                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    157367688                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    157367688                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    157367688                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    157367688                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    157367688                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1071084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1071084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       724848                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       724848                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1752                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1795932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1795932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1795932                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1795932                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006502                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003878                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003878                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003878                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003878                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 22597.313038                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22597.313038                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 22597.313038                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22597.313038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 22597.313038                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22597.313038                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1174                       # number of writebacks
system.cpu1.dcache.writebacks::total             1174                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3532                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3532                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3532                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3532                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3532                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3532                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3432                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3432                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3432                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3432                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3432                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3432                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     38725442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     38725442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     38725442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     38725442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     38725442                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     38725442                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001911                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001911                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001911                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001911                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11283.636946                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11283.636946                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11283.636946                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11283.636946                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11283.636946                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11283.636946                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
