spice_subckt: null
ibis_version: '7.1'
file_name: io_buf_s2i_7_1.ibs
file_rev: '0'
date: Decemberr 6, 2025
source: 'Generated for SPICE to IBIS conversion

  '
notes: s2ibipy
disclaimer: 'This file is for demonstration purposes only

  '
copyright: 'Copyright 2025 Your Company

  '
spice_type: hspice
iterate: '0'
cleanup: '0'
global_defaults:
  sim_time: 5e-09
  r_load: '50.0'
  temp_range:
    typ: '27.0'
    min: '100.0'
    max: '0.0'
  voltage_range:
    typ: '3.3'
    min: '3.0'
    max: '3.6'
  vil:
    typ: '0.0'
    min: '0.0'
    max: '0.0'
  vih:
    typ: '3.3'
    min: '3.0'
    max: '3.6'
  tr:
    typ: nan
    min: nan
    max: nan
  tf:
    typ: nan
    min: nan
    max: nan
  pin_parasitics:
    R_pkg:
      typ: '0.002'
      min: '0.001'
      max: '0.004'
    L_pkg:
      typ: '2.0000000000000003e-10'
      min: '1.0000000000000002e-10'
      max: '4.0000000000000007e-10'
    C_pkg:
      typ: 2e-12
      min: 1e-12
      max: 4e-12
models:
- name: driver
  type: I/O
  enable: oe
  polarity: Non-Inverting
  modelFile: C:\Users\sh3qm\PycharmProjects\s2ibispy\tests\buffer_sp_files\hspice.mod
  modelFileMin: C:\Users\sh3qm\PycharmProjects\s2ibispy\tests\buffer_sp_files\hspice.mod
  modelFileMax: C:\Users\sh3qm\PycharmProjects\s2ibispy\tests\buffer_sp_files\hspice.mod
  rising_waveforms:
  - R_fixture: 50.0
    V_fixture: 0.0
  - R_fixture: 50.0
    V_fixture: 3.3
  falling_waveforms:
  - R_fixture: 50.0
    V_fixture: 0.0
  - R_fixture: 50.0
    V_fixture: 3.3
- name: dummy
  type: Input
  enable: active_low
  polarity: Non-Inverting
  nomodel: true
components:
- component: CMOS_Buffer
  manufacturer: Your Company
  spiceFile: C:/Users/sh3qm/PycharmProjects/s2ibispy/tests/buffer_sp_files/io_buf.sp
  pList:
  - pinName: out
    signalName: out
    modelName: driver
    spiceNodeName: out
    inputPin: in
    enablePin: oe
  - pinName: in
    signalName: in
    modelName: dummy
    spiceNodeName: in
  - pinName: oe
    signalName: oe
    modelName: dummy
    spiceNodeName: oe
  - pinName: vdd
    signalName: vdd
    modelName: POWER
    spiceNodeName: vdd
  - pinName: vss
    signalName: vss
    modelName: GND
    spiceNodeName: vss
