// Seed: 790047585
module module_0;
  reg id_1;
  parameter id_2 = 1;
  assign id_1 = id_1 & id_2;
  always_latch begin : LABEL_0
    id_1 <= -1;
  end
  assign module_2.id_16 = 0;
endmodule
module module_1;
  reg  id_1;
  wire id_2;
  module_0 modCall_1 ();
  always id_1 <= id_2;
endmodule
module module_2 (
    input wire id_0,
    output uwire id_1,
    input wor id_2,
    output tri id_3,
    output uwire id_4,
    input tri0 id_5,
    input wire id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    input wire id_11,
    input uwire id_12,
    input wand id_13,
    input wand id_14,
    input tri1 id_15,
    input supply1 id_16,
    input uwire id_17,
    output wire id_18,
    input uwire id_19,
    input supply0 id_20
);
  wire id_22;
  module_0 modCall_1 ();
endmodule
