Classic Timing Analyzer report for div_clk
Mon Jun 12 21:50:15 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_32768'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From             ; To               ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+-----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.443 ns                         ; beep_reg         ; BEEP             ; CLK_32768  ; --        ; 0            ;
; Clock Setup: 'CLK_32768'     ; N/A   ; None          ; 184.84 MHz ( period = 5.410 ns ) ; \beep_pro:cnt[1] ; \beep_pro:cnt[1] ; CLK_32768  ; CLK_32768 ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                  ;                  ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_32768       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_32768'                                                                                                                                                                                  ;
+-------+------------------------------------------------+------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 184.84 MHz ( period = 5.410 ns )               ; \beep_pro:cnt[1] ; \beep_pro:cnt[1] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.701 ns                ;
; N/A   ; 184.88 MHz ( period = 5.409 ns )               ; \beep_pro:cnt[1] ; \beep_pro:cnt[0] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.700 ns                ;
; N/A   ; 187.51 MHz ( period = 5.333 ns )               ; \beep_pro:cnt[2] ; \beep_pro:cnt[3] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.624 ns                ;
; N/A   ; 188.47 MHz ( period = 5.306 ns )               ; \beep_pro:cnt[0] ; \beep_pro:cnt[1] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.597 ns                ;
; N/A   ; 188.50 MHz ( period = 5.305 ns )               ; \beep_pro:cnt[0] ; \beep_pro:cnt[0] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.596 ns                ;
; N/A   ; 190.69 MHz ( period = 5.244 ns )               ; \beep_pro:cnt[3] ; \beep_pro:cnt[1] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.535 ns                ;
; N/A   ; 190.73 MHz ( period = 5.243 ns )               ; \beep_pro:cnt[3] ; \beep_pro:cnt[0] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.534 ns                ;
; N/A   ; 193.46 MHz ( period = 5.169 ns )               ; \beep_pro:cnt[0] ; \beep_pro:cnt[3] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.460 ns                ;
; N/A   ; 197.47 MHz ( period = 5.064 ns )               ; \beep_pro:cnt[2] ; \beep_pro:cnt[5] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.355 ns                ;
; N/A   ; 197.47 MHz ( period = 5.064 ns )               ; \beep_pro:cnt[2] ; \beep_pro:cnt[4] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.355 ns                ;
; N/A   ; 197.63 MHz ( period = 5.060 ns )               ; \beep_pro:cnt[1] ; \beep_pro:cnt[3] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.351 ns                ;
; N/A   ; 197.82 MHz ( period = 5.055 ns )               ; \beep_pro:cnt[3] ; \beep_pro:cnt[5] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.346 ns                ;
; N/A   ; 197.82 MHz ( period = 5.055 ns )               ; \beep_pro:cnt[3] ; \beep_pro:cnt[4] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.346 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; \beep_pro:cnt[0] ; \beep_pro:cnt[5] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.191 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; \beep_pro:cnt[0] ; \beep_pro:cnt[4] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.191 ns                ;
; N/A   ; 208.51 MHz ( period = 4.796 ns )               ; \beep_pro:cnt[0] ; \beep_pro:cnt[2] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.087 ns                ;
; N/A   ; 208.72 MHz ( period = 4.791 ns )               ; \beep_pro:cnt[1] ; \beep_pro:cnt[5] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.082 ns                ;
; N/A   ; 208.72 MHz ( period = 4.791 ns )               ; \beep_pro:cnt[1] ; \beep_pro:cnt[4] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 4.082 ns                ;
; N/A   ; 213.36 MHz ( period = 4.687 ns )               ; \beep_pro:cnt[1] ; \beep_pro:cnt[2] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.978 ns                ;
; N/A   ; 219.49 MHz ( period = 4.556 ns )               ; \beep_pro:cnt[3] ; \beep_pro:cnt[3] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.847 ns                ;
; N/A   ; 234.58 MHz ( period = 4.263 ns )               ; \beep_pro:cnt[4] ; \beep_pro:cnt[5] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.554 ns                ;
; N/A   ; 234.69 MHz ( period = 4.261 ns )               ; \beep_pro:cnt[2] ; \beep_pro:cnt[2] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.552 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns )               ; \beep_pro:cnt[1] ; beep_reg         ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.541 ns                ;
; N/A   ; 241.20 MHz ( period = 4.146 ns )               ; \beep_pro:cnt[0] ; beep_reg         ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.437 ns                ;
; N/A   ; 244.86 MHz ( period = 4.084 ns )               ; \beep_pro:cnt[3] ; beep_reg         ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 255.36 MHz ( period = 3.916 ns )               ; \beep_pro:cnt[4] ; beep_reg         ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.207 ns                ;
; N/A   ; 265.25 MHz ( period = 3.770 ns )               ; \beep_pro:cnt[2] ; \beep_pro:cnt[1] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; 265.32 MHz ( period = 3.769 ns )               ; \beep_pro:cnt[2] ; \beep_pro:cnt[0] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 3.060 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; \beep_pro:cnt[4] ; \beep_pro:cnt[4] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 2.732 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; \beep_pro:cnt[5] ; beep_reg         ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 2.372 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; beep_reg         ; beep_reg         ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 2.200 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; \beep_pro:cnt[5] ; \beep_pro:cnt[5] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 2.181 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; \beep_pro:cnt[5] ; \beep_pro:cnt[1] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 2.104 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; \beep_pro:cnt[5] ; \beep_pro:cnt[0] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; \beep_pro:cnt[2] ; beep_reg         ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; \beep_pro:cnt[4] ; \beep_pro:cnt[1] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 1.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; \beep_pro:cnt[4] ; \beep_pro:cnt[0] ; CLK_32768  ; CLK_32768 ; None                        ; None                      ; 1.801 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+----------+------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To   ; From Clock ;
+-------+--------------+------------+----------+------+------------+
; N/A   ; None         ; 8.443 ns   ; beep_reg ; BEEP ; CLK_32768  ;
+-------+--------------+------------+----------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Jun 12 21:50:15 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off div_clk -c div_clk
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_32768" is an undefined clock
Info: Clock "CLK_32768" has Internal fmax of 184.84 MHz between source register "\beep_pro:cnt[1]" and destination register "\beep_pro:cnt[1]" (period= 5.41 ns)
    Info: + Longest register to register delay is 4.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N0; Fanout = 4; REG Node = '\beep_pro:cnt[1]'
        Info: 2: + IC(1.321 ns) + CELL(0.914 ns) = 2.235 ns; Loc. = LC_X9_Y6_N2; Fanout = 3; COMB Node = 'Equal0~0'
        Info: 3: + IC(1.875 ns) + CELL(0.591 ns) = 4.701 ns; Loc. = LC_X10_Y6_N0; Fanout = 4; REG Node = '\beep_pro:cnt[1]'
        Info: Total cell delay = 1.505 ns ( 32.01 % )
        Info: Total interconnect delay = 3.196 ns ( 67.99 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK_32768" to destination register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 7; CLK Node = 'CLK_32768'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y6_N0; Fanout = 4; REG Node = '\beep_pro:cnt[1]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
        Info: - Longest clock path from clock "CLK_32768" to source register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 7; CLK Node = 'CLK_32768'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y6_N0; Fanout = 4; REG Node = '\beep_pro:cnt[1]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "CLK_32768" to destination pin "BEEP" through register "beep_reg" is 8.443 ns
    Info: + Longest clock path from clock "CLK_32768" to source register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 7; CLK Node = 'CLK_32768'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X9_Y6_N5; Fanout = 2; REG Node = 'beep_reg'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.386 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N5; Fanout = 2; REG Node = 'beep_reg'
        Info: 2: + IC(2.064 ns) + CELL(2.322 ns) = 4.386 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'BEEP'
        Info: Total cell delay = 2.322 ns ( 52.94 % )
        Info: Total interconnect delay = 2.064 ns ( 47.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Mon Jun 12 21:50:15 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


