- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx942
- [Device 0049, Device 0050]
- Activation: true
  ActivationComputeDataType: 0
  ActivationNoGuard: false
  ActivationType: hipblaslt_all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: [0, 7]
  BiasSrc: D
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 7
  DataTypeA: 7
  DataTypeB: 7
  DataTypeE: 7
  DestDataType: 7
  F32XdlMathOp: 0
  Gradient: false
  GroupedGemm: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  MirrorDimsMetadata: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SetConstStrideBias: []
  SilentHighPrecisionAccumulate: false
  Sparse: 0
  StochasticRounding: false
  StridedBatched: true
  SupportUserArgs: true
  TLUA: true
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 0
  TransposeB: 0
  UseBeta: true
  UseBias: 1
  UseE: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleAB: ''
  UseScaleAlphaVec: 1
  UseScaleCD: false
- - InnerUnroll: 1
    KernelLanguage: Assembly
    LdsPadA: -1
    LdsPadB: -1
    LdsPadMetadata: 0
    LdsBlockSizePerPadA: -1
    LdsBlockSizePerPadB: -1
    LdsBlockSizePerPadMetadata: 0
    TransposeLDS: -1
    MaxOccupancy: 40
    VectorWidthA: -1
    VectorWidthB: -1
    VectorStore: -1
    StoreVectorWidth: -1
    GlobalReadVectorWidthA: -1
    GlobalReadVectorWidthB: -1
    LocalReadVectorWidth: -1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    UnrollLoopSwapGlobalReadOrder: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ClusterLocalRead: 1
    SuppressNoLoadLoop: false
    ExpandPointerSwap: true
    ScheduleGlobalRead: 1
    ScheduleLocalWrite: 1
    ScheduleIterAlg: 3
    GlobalReadPerMfma: 1
    LocalWritePerMfma: -1
    InterleaveAlpha: 0
    OptNoLoadLoop: 1
    BufferLoad: true
    BufferStore: true
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprSparseMetadata: false
    DirectToLds: false
    UseSgprForGRO: -1
    UseInstOffsetForGRO: 0
    AssertSummationElementMultiple: 1
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertAIGreaterThanEqual: -1
    AssertAILessThanEqual: -1
    StaggerU: 32
    StaggerUStride: 256
    StaggerUMapping: 0
    MagicDivAlg: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUCoalesced: false
    GlobalSplitUWorkGroupMappingRoundRobin: false
    Use64bShadowLimit: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    WorkGroup:
    - 16
    - 16
    - 1
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupMappingXCCGroup: -1
    ThreadTile:
    - 4
    - 4
    WavefrontSize: 64
    MatrixInstruction: []
    1LDSBuffer: 0
    DepthU: 16
    NonTemporalE: 0
    NonTemporalD: 0
    NonTemporalC: 0
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalWS: 0
    NonTemporalMetadata: 0
    NonTemporal: -1
    PreloadKernArgs: true
    CustomKernelName: ''
    NoReject: false
    MinVgprNumber: 0
    MaxVgprNumber: 256
    StoreRemapVectorWidth: 0
    SourceSwap: false
    StorePriorityOpt: false
    NumElementsPerBatchStore: 0
    StoreSyncOpt: 0
    GroupLoadStore: false
    MIArchVgpr: false
    StreamK: 0
    StreamKAtomic: 0
    StreamKXCCMapping: 0
    DebugStreamK: 0
    ActivationFused: true
    ActivationFuncCall: true
    ActivationAlt: false
    WorkGroupReduction: false
    ConvertAfterDS: false
    ForceDisableShadowInit: false
    SolutionIndex: -1
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT48x64x32_MI16x16x1_SN_LDSB0_GRVWA2_GRVWB4_LBSPPA384_LBSPPB128_LPA16_LPB4_LRVW4_MIWT3_1_NEPBS0_NLCA3_SVW1_VWA1_VWB1_WG16_16_1_WGMXCC8
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPadA: 384
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 15872
    LdsNumElementsAlignedA: 3328
    LdsNumElementsAlignedB: 4352
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3328
    LdsOffsetB_Blk: 11520
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 3328
    LdsOffsetMetadata_Blk: 11520
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 48
    MacroTile1: 64
    MacroTileA: 48
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 3
    NumLoadsB: 2
    NumLoadsCoalescedA: 3
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT48x64x32_MI16x16x1_SN_LDSB0_GRVWA2_GRVWB4_GSU1_LBSPPA384_LBSPPB128_LPA16_LPB4_LRVW4_MIWT3_1_NEPBS0_NLCA3_SU8_SUM0_SUS256_SVW1_VWA1_VWB1_WG16_16_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 1
    ThreadTileA: 12
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x96x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_MIWT4_6_NEPBS0_NLCA1_SVW4_VWA4_VWB2_WG64_4_1_WGMXCC8
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 22912
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 6528
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 22912
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 6]
    MIWaveTileA: 4
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 96
    MacroTileA: 256
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x96x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_GSU1_LBSPPA2048_LBSPPB128_LPA0_LPB4_LRVW4_MIWT4_6_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB2_WG64_4_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 6
    ThreadTileA: 16
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_LBSPPA1024_LBSPPB512_LPA0_LPB4_LRVW4_MIWT4_8_NEPBS0_NLCA1_SVW4_VWA4_VWB8_WG32_8_1_WGMXCC1
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 24832
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24832
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 8
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_GSU1_LBSPPA1024_LBSPPB512_LPA0_LPB4_LRVW4_MIWT4_8_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB8_WG32_8_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x128x64_MI16x16x1_SN_LDSB1_GRVWA4_GRVWB8_LBSPPA256_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_2_NEPBS0_NLCA1_SVW1_VWA1_VWB2_WG16_16_1_WGMXCC8
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 20736
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 35072
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 20736
    LdsOffsetMetadata_Blk: 35072
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 128
    MacroTileA: 16
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x128x64_MI16x16x1_SN_LDSB1_GRVWA4_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_2_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW1_VWA1_VWB2_WG16_16_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 2
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x192x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB256_LPA0_LPB16_LRVW8_MIWT4_6_NEPBS0_NLCA1_SVW4_VWA4_VWB2_WG32_8_1_WGMXCC8
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 44032
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 44032
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 6]
    MIWaveTileA: 4
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 192
    MacroTileA: 128
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 4
    NumLoadsB: 6
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x192x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB256_LPA0_LPB16_LRVW8_MIWT4_6_NEPBS0_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB2_WG32_8_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 6
    ThreadTileA: 16
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_LBSPPA1024_LBSPPB256_LPA0_LPB4_LRVW4_MIWT4_4_NEPBS16_NLCA1_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 16640
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8448
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16640
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB4_GSU1_LBSPPA1024_LBSPPB256_LPA0_LPB4_LRVW4_MIWT4_4_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB1024_LPA0_LPB16_LRVW8_MIWT4_8_NEPBS16_NLCA1_SVW4_VWA4_VWB8_WG32_8_1_WGMXCC1
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50176
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 33792
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50176
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB1024_LPA0_LPB16_LRVW8_MIWT4_8_NEPBS16_NLCA1_SU8_SUM0_SUS256_SVW4_VWA4_VWB8_WG32_8_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWB4_LBSPPA2048_LBSPPB512_LPB4_LRVW4_MIWT8_8_NTA0_NTB0_NTC0_NTD0_NEPBS0_SVW8_VWA8_VWB8_WGMXCC8_WGMXCCG0
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 33024
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33024
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWB4_GSU1_LBSPPA2048_LBSPPB512_LPB4_LRVW4_MIWT8_8_NTA0_NTB0_NTC0_NTD0_NEPBS0_SU8_SUM0_SUS256_SVW8_VWA8_VWB8_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWB8_LBSPPA2048_LBSPPB512_LPB16_LRVW8_MIWT4_4_NTA0_NTB0_NTC4_NTD4_NEPBS0_SVW4_VWA4_VWB4_WGMXCC4_WGMXCCG0
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWB8_GSU1_LBSPPA2048_LBSPPB512_LPB16_LRVW8_MIWT4_4_NTA0_NTB0_NTC4_NTD4_NEPBS0_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WGM32_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWB4_LBSPPA1024_LBSPPB256_LPB4_LRVW4_MIWT4_4_NTA0_NTB0_NTC0_NTD4_NEPBS16_SVW4_VWA4_VWB4_WGMXCC8_WGMXCCG304
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 16640
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8448
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16640
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWB4_GSU1_LBSPPA1024_LBSPPB256_LPB4_LRVW4_MIWT4_4_NTA0_NTB0_NTC0_NTD4_NEPBS16_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WGM4_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA8_GRVWB4_LBSPPA1024_LBSPPB512_LPB4_LRVW4_MIWT4_8_NTC4_NTD4_NEPBS0_ULSGRO0_VWB8_WGMXCC8_WGMXCCG304
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 24832
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24832
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 8
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA8_GRVWB4_GSU1_LBSPPA1024_LBSPPB512_LPB4_LRVW4_MIWT4_8_NTC4_NTD4_NEPBS0_SU8_SUM0_SUS256_ULSGRO0_VWB8_WGM1_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA2048_LBSPPB512_LPB16_LRVW8_MIWT4_4_NTC0_NTD4_NEPBS0_ULSGRO0_VWB4_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA2048_LBSPPB512_LPB16_LRVW8_MIWT4_4_NTC0_NTD4_NEPBS0_SU8_SUM0_SUS256_ULSGRO0_VWB4_WGM38_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 38
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_K1_MIWT4_4_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 33792
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT4_4_SU8_SUM1_SUS128_WGM32_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA256_LBSPPB128_LPA32_LPB4_LRVW4_MIWT2_2_NTB0_NTC0_NTD0_NEPBS0_NLCA1_SVW2_ULSGRO1_VWA2_VWB2_WG16_16_1_WGMXCC8_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 11264
    LdsInitCVgprs: false
    LdsNumBytes: 11264
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 18944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 11264
    LdsOffsetMetadata_Blk: 18944
    LdsPadA: 32
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 128
    MacroTileA: 32
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB128_LPA32_LPB4_LRVW4_MIWT2_2_NTB0_NTC0_NTD0_NEPBS0_NLCA1_SU16_SUM1_SUS64_SVW2_ULSGRO1_VWA2_VWB2_WG16_16_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 64
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x384x64_MI16x16x1_SN_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_6_NTB4_NTC0_NTD0_NLCA1_SVW2_ULSGRO0_VWA2_VWB2_WG16_16_1_WGMXCC8_WGMXCCG0
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 59904
    LdsInitCVgprs: false
    LdsNumBytes: 59904
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 55296
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 70144
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 59904
    LdsOffsetMetadata_Blk: 70144
    LdsPadA: 32
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 384
    MacroTileA: 32
    MacroTileB: 384
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalB: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 1
    NumLoadsB: 12
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x384x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB256_LPA32_LPB16_LRVW8_MIWT2_6_NTB4_NTC0_NTD0_NLCA1_SU8_SUM0_SUS128_SVW2_ULSGRO0_VWA2_VWB2_WG16_16_1_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 6
    ThreadTileA: 8
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT320x96x32_MI16x16x1_SN_K1_LBSPPA2560_LBSPPB128_LPA16_MIWT5_6_NTC4_NTD0_NEPBS0_NLCA5_SVW1_VWA1_VWB2_WG64_4_1_WGMXCC1_WGMXCCG0
    LSCA: 64
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPadA: 2560
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 27264
    LdsInitCVgprs: false
    LdsNumBytes: 27264
    LdsNumElementsAlignedA: 20736
    LdsNumElementsAlignedB: 6528
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 20736
    LdsOffsetB_Blk: 53504
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27264
    LdsOffsetMetadata_Blk: 53504
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [5, 6]
    MIWaveTileA: 5
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 320
    MacroTile1: 96
    MacroTileA: 320
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 120
    NumGlobalWriteVectorsPerThread: 120
    NumLoadsA: 5
    NumLoadsB: 3
    NumLoadsCoalescedA: 5
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT320x96x32_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2560_LBSPPB128_LPA16_MIWT5_6_NTC4_NTD0_NEPBS0_NLCA5_SU16_SUM0_SUS256_SVW1_VWA1_VWB2_WG64_4_1_WGM1_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 16
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 6
    ThreadTileA: 20
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA1024_LBSPPB256_LPA0_LPB4_LRVW4_MIWT4_4_NTB0_NTC4_NTD4_NLCA1_SVW4_ULSGRO1_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG304
    LSCA: 128
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 16640
    LdsInitCVgprs: false
    LdsNumBytes: 16640
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8448
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16640
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB256_LPA0_LPB4_LRVW4_MIWT4_4_NTB0_NTC4_NTD4_NLCA1_SU16_SUM0_SUS64_SVW4_ULSGRO1_VWA4_VWB4_WG32_8_1_WGM1_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 64
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x64_MI16x16x1_SN_GRVWA8_GRVWB8_K1_LBSPPA3072_LBSPPB128_LPA0_LPB16_LRVW8_MIWT12_3_NTB0_NTC0_NTD4_NEPBS16_NLCA3_SVW4_ULSGRO1_VWA4_VWB1_WG16_16_1_WGMXCC8_WGMXCCG304
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 55296
    LdsInitCVgprs: false
    LdsNumBytes: 55296
    LdsNumElementsAlignedA: 24576
    LdsNumElementsAlignedB: 30720
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 24576
    LdsOffsetB_Blk: 90112
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 55296
    LdsOffsetMetadata_Blk: 90112
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [12, 3]
    MIWaveTileA: 12
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 192
    MacroTileA: 192
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 6
    NumLoadsB: 6
    NumLoadsCoalescedA: 3
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x192x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA3072_LBSPPB128_LPA0_LPB16_LRVW8_MIWT12_3_NTB0_NTC0_NTD4_NEPBS16_NLCA3_SU8_SUM0_SUS128_SVW4_ULSGRO1_VWA4_VWB1_WG16_16_1_WGM8_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 3
    ThreadTileA: 48
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_K1_LBSPPA4096_LBSPPB1024_LPA0_LPB16_LRVW8_MIWT4_8_NTB0_NTC4_NTD4_NEPBS0_NLCA1_SVW4_ULSGRO0_VWA4_VWB8_WG64_4_1_WGMXCC8_WGMXCCG0
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 49664
    LdsInitCVgprs: false
    LdsNumBytes: 49664
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 49664
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 18
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA4096_LBSPPB1024_LPA0_LPB16_LRVW8_MIWT4_8_NTB0_NTC4_NTD4_NEPBS0_NLCA1_SU16_SUM0_SUS128_SVW4_ULSGRO0_VWA4_VWB8_WG64_4_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [64, 4, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x32_MI16x16x1_SN_GRVWA8_GRVWB4_K1_LBSPPA2048_LBSPPB512_LPA0_LPB4_LRVW4_MIWT4_8_NTB0_NTC4_NTD0_NEPBS16_NLCA1_SVW4_ULSGRO0_VWA4_VWB8_WG64_4_1_WGMXCC8_WGMXCCG0
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 24704
    LdsInitCVgprs: false
    LdsNumBytes: 24704
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 8320
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24704
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 19
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x32_MI16x16x1_SN_GRVWA8_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB512_LPA0_LPB4_LRVW4_MIWT4_8_NTB0_NTC4_NTD0_NEPBS16_NLCA1_SU16_SUM1_SUS64_SVW4_ULSGRO0_VWA4_VWB8_WG64_4_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 64
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [64, 4, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT512x128x32_MI16x16x1_SN_GRVWA8_GRVWB4_K1_LBSPPA4096_LBSPPB512_LPA0_LPB4_LRVW4_MIWT8_8_NTB0_NTC0_NTD0_NEPBS16_NLCA1_SVW8_ULSGRO0_VWA8_VWB8_WG64_4_1_WGMXCC8_WGMXCCG0
    LSCA: 512
    LSCB: 32
    LSPA: 4
    LSPB: 32
    LVCA: 64
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 41088
    LdsInitCVgprs: false
    LdsNumBytes: 41088
    LdsNumElementsAlignedA: 32768
    LdsNumElementsAlignedB: 8320
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 32768
    LdsOffsetB_Blk: 98304
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 41088
    LdsOffsetMetadata_Blk: 98304
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 512
    MacroTile1: 128
    MacroTileA: 512
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 20
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT512x128x32_MI16x16x1_SN_GRVWA8_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA4096_LBSPPB512_LPA0_LPB4_LRVW4_MIWT8_8_NTB0_NTC0_NTD0_NEPBS16_NLCA1_SU16_SUM1_SUS64_SVW8_ULSGRO0_VWA8_VWB8_WG64_4_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 64
    StoreVectorWidth: 8
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WorkGroup: [64, 4, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC4_NTD4_NEPBS0_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGMXCC1_WGMXCCG0
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 24064
    LdsInitCVgprs: false
    LdsNumBytes: 24064
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24064
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 7]
    MIWaveTileA: 4
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 112
    MacroTileA: 256
    MacroTileB: 112
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 21
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC4_NTD4_NEPBS0_SU8_SUM0_SUS64_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGM32_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 64
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA8_K1_MIWT4_8_NTC4_NTD4_ULSGRO0_USL0_UIOFGRO1_USFGRO0_WGMXCC1_WGMXCCG4
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 24832
    LdsInitCVgprs: false
    LdsNumBytes: 24832
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24832
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 8
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 22
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA8_GSU1_GSUC0_GSUWGMRR0_K1_MIWT4_8_NTC4_NTD4_SU8_SUM0_SUS256_ULSGRO0_USL0_UIOFGRO1_USFGRO0_WGM32_WGMXCC1_WGMXCCG4
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 0
    UseInstOffsetForGRO: 1
    UseSgprForGRO: 0
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCCGroup: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC0_NTD4_NEPBS16_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGMXCC8_WGMXCCG0
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 24064
    LdsInitCVgprs: false
    LdsNumBytes: 24064
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24064
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 7]
    MIWaveTileA: 4
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 112
    MacroTileA: 256
    MacroTileB: 112
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 23
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC0_NTD4_NEPBS16_SU0_SUM0_SUS0_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC0_NTD4_NEPBS0_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGMXCC8_WGMXCCG304
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 24064
    LdsInitCVgprs: false
    LdsNumBytes: 24064
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24064
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 7]
    MIWaveTileA: 4
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 112
    MacroTileA: 256
    MacroTileB: 112
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 24
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC0_NTD4_NEPBS0_SU8_SUM1_SUS256_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGM1_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC0_NTD4_NEPBS16_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGMXCC8_WGMXCCG0
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 24064
    LdsInitCVgprs: false
    LdsNumBytes: 24064
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24064
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 7]
    MIWaveTileA: 4
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 112
    MacroTileA: 256
    MacroTileB: 112
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 25
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC0_NTD4_NEPBS16_SU8_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC0_NTD4_NEPBS16_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGMXCC8_WGMXCCG304
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 24064
    LdsInitCVgprs: false
    LdsNumBytes: 24064
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 7680
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24064
    LdsOffsetMetadata_Blk: 49152
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 7]
    MIWaveTileA: 4
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 112
    MacroTileA: 256
    MacroTileB: 112
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 26
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x112x32_MI16x16x1_SN_GRVWA8_GRVWB2_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB128_MIWT4_7_NTC0_NTD4_NEPBS16_SU16_SUM1_SUS256_SVW4_ULSGRO0_VWA4_VWB1_WG64_4_1_WGM1_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA8_GRVWB4_K1_LBSPPA1024_LBSPPB512_MIWT4_8_NTC4_NTD4_NEPBS0_SVW4_ULSGRO0_VWA4_VWB8_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 24832
    LdsInitCVgprs: false
    LdsNumBytes: 24832
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24832
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 8
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 27
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA8_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB512_MIWT4_8_NTC4_NTD4_NEPBS0_SU8_SUM1_SUS64_SVW4_ULSGRO0_VWA4_VWB8_WG32_8_1_WGM0_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 64
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWB8_K1_LBSPPA2048_LBSPPB512_LPA0_LPB16_LRVW8_MIWT4_4_NTC0_NTD4_NEPBS16_NLCA1_SVW4_VWA4_VWB4_WG32_8_1
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 33792
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 81920
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 81920
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 28
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA2048_LBSPPB512_LPA0_LPB16_LRVW8_MIWT4_4_NTC0_NTD4_NEPBS16_NLCA1_SU16_SUM0_SUS128_SVW4_VWA4_VWB4_WG32_8_1_WGM8_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWB4_K1_LBSPPA1024_LBSPPB512_LPA0_LPB4_LRVW4_MIWT4_8_NTC4_NTD4_NEPBS0_NLCA1_SVW4_VWA4_VWB8_WG32_8_1
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 24832
    LdsInitCVgprs: false
    LdsNumBytes: 24832
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 24832
    LdsOffsetMetadata_Blk: 40960
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 8
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 29
    SolutionNameMin: Cijk_Ailk_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB512_LPA0_LPB4_LRVW4_MIWT4_8_NTC4_NTD4_NEPBS0_NLCA1_SU16_SUM1_SUS128_SVW4_VWA4_VWB8_WG32_8_1_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
- [2, 3, 0, 1]
- - - [35, 128, 5940, 8]
    - [0, 0.0]
  - - [512, 2540, 16, 120]
    - [5, 0.0]
  - - [512, 2540, 16, 512]
    - [1, 0.0]
  - - [8, 5940, 35, 1024]
    - [3, 0.0]
  - - [128, 5940, 8, 128]
    - [6, 0.0]
  - - [128, 5940, 34, 128]
    - [2, 0.0]
  - - [128, 5940, 8, 1024]
    - [4, 0.0]
  - - [208448, 1792, 1, 2048]
    - [7, 0.0]
  - - [2304, 1792, 1, 4800]
    - [8, 0.0]
  - - [384, 128, 1792, 200]
    - [9, 0.0]
  - - [384, 204800, 1, 384]
    - [10, 0.0]
  - - [2304, 1024, 1, 4800]
    - [11, 0.0]
  - - [4800, 1024, 1, 24576]
    - [12, 0.0]
  - - [32, 257, 2048, 192]
    - [13, 0.0]
  - - [32, 6514, 2048, 192]
    - [14, 0.0]
  - - [257, 393216, 1, 384]
    - [15, 0.0]
  - - [384, 128, 2048, 200]
    - [16, 0.0]
  - - [384, 409600, 1, 384]
    - [29, 0.0]
  - - [2304, 2048, 1, 4800]
    - [28, 0.0]
  - - [4800, 2048, 1, 2304]
    - [17, 0.0]
  - - [4800, 2048, 1, 24576]
    - [18, 0.0]
  - - [6514, 393216, 1, 641]
    - [19, 0.0]
  - - [208448, 2048, 1, 2048]
    - [20, 0.0]
  - - [512, 365802, 1, 256]
    - [21, 0.0]
  - - [512, 401179, 1, 256]
    - [22, 0.0]
  - - [1024, 395225, 1, 256]
    - [23, 0.0]
  - - [1024, 395225, 1, 512]
    - [24, 0.0]
  - - [1536, 331051, 1, 256]
    - [25, 0.0]
  - - [1536, 331051, 1, 512]
    - [26, 0.0]
  - - [1664, 141098, 1, 512]
    - [27, 0.0]
- 
- 
- DeviceEfficiency
- Equality
