report_timing -path_type end -max_paths 30 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path end
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Sat Mar 14 13:20:27 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
core/be/be_mem/csr/minstret_reg/data_r_reg_47_/D (DFFX1)     5.81 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__2_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__13_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__26_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__11_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__3_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__6_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__16_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__27_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__30_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__9_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__24_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__8_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__15_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__22_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__29_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__12_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__7_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__10_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__25_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__28_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__23_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__18_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__20_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__31_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__17_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__19_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__14_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__21_/D (DFFX1)     5.80 r *     5.93     0.13
core/fe/mem/itlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__10_/D (DFFX1)     5.80 r *     5.93     0.14



