

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_12_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Fri Nov  3 18:50:03 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 40.000 ns | 40.000 ns |    5|    5| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                     |                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                               Instance                              |                           Module                          |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        1|        1| 10.000 ns | 10.000 ns |    2|    2| function |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 6 [2/2] (8.75ns)   --->   "%p_Val2_s = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %x_0_V, i17* %x_1_V, i17* %x_2_V, i17* %x_3_V, i17* %x_4_V, i17* %x_5_V, i17* %x_6_V, i17* %x_7_V, i17* %x_8_V, i17* %x_9_V, i17* %x_10_V, i17* %x_11_V, i5 0)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'call' 'p_Val2_s' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 7 [1/2] (4.09ns)   --->   "%p_Val2_s = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %x_0_V, i17* %x_1_V, i17* %x_2_V, i17* %x_3_V, i17* %x_4_V, i17* %x_5_V, i17* %x_6_V, i17* %x_7_V, i17* %x_8_V, i17* %x_9_V, i17* %x_10_V, i17* %x_11_V, i5 0)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 7 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 8 [2/2] (8.75ns)   --->   "%p_Val2_25 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %x_0_V, i17* %x_1_V, i17* %x_2_V, i17* %x_3_V, i17* %x_4_V, i17* %x_5_V, i17* %x_6_V, i17* %x_7_V, i17* %x_8_V, i17* %x_9_V, i17* %x_10_V, i17* %x_11_V, i5 4)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 8 'call' 'p_Val2_25' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.18>
ST_4 : Operation 9 [1/2] (4.09ns)   --->   "%p_Val2_25 = call fastcc i18 @"reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"(i17* %x_0_V, i17* %x_1_V, i17* %x_2_V, i17* %x_3_V, i17* %x_4_V, i17* %x_5_V, i17* %x_6_V, i17* %x_7_V, i17* %x_8_V, i17* %x_9_V, i17* %x_10_V, i17* %x_11_V, i5 4)" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 9 'call' 'p_Val2_25' <Predicate = true> <Delay = 4.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_s to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 10 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_25 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 11 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 13 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (2.13ns)   --->   "%p_Val2_27 = add i18 %p_Val2_25, %p_Val2_s" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 14 'add' 'p_Val2_27' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_27, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 15 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_18, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 16 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 17 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%xor_ln340_29 = xor i1 %p_Result_s, %p_Result_18" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 18 'xor' 'xor_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 19 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%or_ln340 = or i1 %p_Result_18, %xor_ln340" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 20 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%select_ln340 = select i1 %xor_ln340_29, i18 131071, i18 %p_Val2_27" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 21 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_27" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 22 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_38 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 23 'select' 'p_Val2_38' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%x_8_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_8_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 24 'read' 'x_8_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_28 = zext i17 %x_8_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 25 'zext' 'p_Val2_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%x_9_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_9_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 26 'read' 'x_9_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_29 = zext i17 %x_9_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 27 'zext' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (2.10ns)   --->   "%p_Val2_30 = add i18 %p_Val2_29, %p_Val2_28" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 28 'add' 'p_Val2_30' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_30, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 29 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.75ns)   --->   "%p_Val2_34 = select i1 %p_Result_19, i18 131071, i18 %p_Val2_30" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 30 'select' 'p_Val2_34' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%x_10_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_10_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 31 'read' 'x_10_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_31 = zext i17 %x_10_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 32 'zext' 'p_Val2_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%x_11_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_11_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 33 'read' 'x_11_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_32 = zext i17 %x_11_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 34 'zext' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.10ns)   --->   "%p_Val2_33 = add i18 %p_Val2_32, %p_Val2_31" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 35 'add' 'p_Val2_33' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 36 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.75ns)   --->   "%p_Val2_35 = select i1 %p_Result_20, i18 131071, i18 %p_Val2_33" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 37 'select' 'p_Val2_35' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i18 %p_Val2_34 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 38 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i18 %p_Val2_35 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 39 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.13ns)   --->   "%ret_V_3 = add nsw i19 %lhs_V_3, %rhs_V_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 40 'add' 'ret_V_3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_3, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 41 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.13ns)   --->   "%p_Val2_37 = add i18 %p_Val2_35, %p_Val2_34" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 42 'add' 'p_Val2_37' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_37, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 43 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_12 = xor i1 %p_Result_22, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 44 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%underflow_3 = and i1 %p_Result_21, %xor_ln786_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 45 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%xor_ln340_30 = xor i1 %p_Result_21, %p_Result_22" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 46 'xor' 'xor_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%xor_ln340_12 = xor i1 %p_Result_21, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 47 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%or_ln340_14 = or i1 %p_Result_22, %xor_ln340_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 48 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%select_ln340_12 = select i1 %xor_ln340_30, i18 131071, i18 %p_Val2_37" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 49 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %underflow_3, i18 -131072, i18 %p_Val2_37" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 50 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_39 = select i1 %or_ln340_14, i18 %select_ln340_12, i18 %select_ln388_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 51 'select' 'p_Val2_39' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i18 %p_Val2_38 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 52 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i18 %p_Val2_39 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 53 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.13ns)   --->   "%ret_V_4 = add nsw i19 %lhs_V_4, %rhs_V_4" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 54 'add' 'ret_V_4' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_4, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 55 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.13ns)   --->   "%p_Val2_41 = add i18 %p_Val2_39, %p_Val2_38" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 56 'add' 'p_Val2_41' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 57 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %p_Result_24, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 58 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%underflow_4 = and i1 %p_Result_23, %xor_ln786_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 59 'and' 'underflow_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%xor_ln340_31 = xor i1 %p_Result_23, %p_Result_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 60 'xor' 'xor_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%xor_ln340_13 = xor i1 %p_Result_23, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 61 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%or_ln340_15 = or i1 %p_Result_24, %xor_ln340_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 62 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_33)   --->   "%select_ln340_13 = select i1 %xor_ln340_31, i18 131071, i18 %p_Val2_41" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 63 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %underflow_4, i18 -131072, i18 %p_Val2_41" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 64 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_33 = select i1 %or_ln340_15, i18 %select_ln340_13, i18 %select_ln388_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 65 'select' 'select_ln340_33' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "ret i18 %select_ln340_33" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_10_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_11_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s        (call     ) [ 000110]
p_Val2_25       (call     ) [ 000000]
lhs_V           (sext     ) [ 000000]
rhs_V           (sext     ) [ 000000]
ret_V           (add      ) [ 000000]
p_Result_s      (bitselect) [ 000000]
p_Val2_27       (add      ) [ 000000]
p_Result_18     (bitselect) [ 000000]
xor_ln786       (xor      ) [ 000000]
underflow       (and      ) [ 000000]
xor_ln340_29    (xor      ) [ 000000]
xor_ln340       (xor      ) [ 000000]
or_ln340        (or       ) [ 000000]
select_ln340    (select   ) [ 000000]
select_ln388    (select   ) [ 000000]
p_Val2_38       (select   ) [ 000001]
x_8_V_read      (read     ) [ 000000]
p_Val2_28       (zext     ) [ 000000]
x_9_V_read      (read     ) [ 000000]
p_Val2_29       (zext     ) [ 000000]
p_Val2_30       (add      ) [ 000000]
p_Result_19     (bitselect) [ 000000]
p_Val2_34       (select   ) [ 000000]
x_10_V_read     (read     ) [ 000000]
p_Val2_31       (zext     ) [ 000000]
x_11_V_read     (read     ) [ 000000]
p_Val2_32       (zext     ) [ 000000]
p_Val2_33       (add      ) [ 000000]
p_Result_20     (bitselect) [ 000000]
p_Val2_35       (select   ) [ 000000]
lhs_V_3         (sext     ) [ 000000]
rhs_V_3         (sext     ) [ 000000]
ret_V_3         (add      ) [ 000000]
p_Result_21     (bitselect) [ 000000]
p_Val2_37       (add      ) [ 000000]
p_Result_22     (bitselect) [ 000000]
xor_ln786_12    (xor      ) [ 000000]
underflow_3     (and      ) [ 000000]
xor_ln340_30    (xor      ) [ 000000]
xor_ln340_12    (xor      ) [ 000000]
or_ln340_14     (or       ) [ 000000]
select_ln340_12 (select   ) [ 000000]
select_ln388_12 (select   ) [ 000000]
p_Val2_39       (select   ) [ 000001]
lhs_V_4         (sext     ) [ 000000]
rhs_V_4         (sext     ) [ 000000]
ret_V_4         (add      ) [ 000000]
p_Result_23     (bitselect) [ 000000]
p_Val2_41       (add      ) [ 000000]
p_Result_24     (bitselect) [ 000000]
xor_ln786_13    (xor      ) [ 000000]
underflow_4     (and      ) [ 000000]
xor_ln340_31    (xor      ) [ 000000]
xor_ln340_13    (xor      ) [ 000000]
or_ln340_15     (or       ) [ 000000]
select_ln340_13 (select   ) [ 000000]
select_ln388_13 (select   ) [ 000000]
select_ln340_33 (select   ) [ 000000]
ret_ln45        (ret      ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="x_8_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="17" slack="0"/>
<pin id="48" dir="0" index="1" bw="17" slack="0"/>
<pin id="49" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_V_read/4 "/>
</bind>
</comp>

<comp id="52" class="1004" name="x_9_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="17" slack="0"/>
<pin id="54" dir="0" index="1" bw="17" slack="0"/>
<pin id="55" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_V_read/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="x_10_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="17" slack="0"/>
<pin id="60" dir="0" index="1" bw="17" slack="0"/>
<pin id="61" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_10_V_read/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_11_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="17" slack="0"/>
<pin id="66" dir="0" index="1" bw="17" slack="0"/>
<pin id="67" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_11_V_read/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="18" slack="0"/>
<pin id="72" dir="0" index="1" bw="17" slack="0"/>
<pin id="73" dir="0" index="2" bw="17" slack="0"/>
<pin id="74" dir="0" index="3" bw="17" slack="0"/>
<pin id="75" dir="0" index="4" bw="17" slack="0"/>
<pin id="76" dir="0" index="5" bw="17" slack="0"/>
<pin id="77" dir="0" index="6" bw="17" slack="0"/>
<pin id="78" dir="0" index="7" bw="17" slack="0"/>
<pin id="79" dir="0" index="8" bw="17" slack="0"/>
<pin id="80" dir="0" index="9" bw="17" slack="0"/>
<pin id="81" dir="0" index="10" bw="17" slack="0"/>
<pin id="82" dir="0" index="11" bw="17" slack="0"/>
<pin id="83" dir="0" index="12" bw="17" slack="0"/>
<pin id="84" dir="0" index="13" bw="4" slack="0"/>
<pin id="85" dir="1" index="14" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/1 p_Val2_25/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="lhs_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="18" slack="2"/>
<pin id="103" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="rhs_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="18" slack="0"/>
<pin id="106" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ret_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="18" slack="0"/>
<pin id="110" dir="0" index="1" bw="18" slack="0"/>
<pin id="111" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Result_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="19" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Val2_27_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="18" slack="0"/>
<pin id="124" dir="0" index="1" bw="18" slack="2"/>
<pin id="125" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_27/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_Result_18_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="18" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="xor_ln786_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="underflow_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="xor_ln340_29_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_29/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="xor_ln340_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="or_ln340_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln340_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="18" slack="0"/>
<pin id="168" dir="0" index="2" bw="18" slack="0"/>
<pin id="169" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="select_ln388_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="18" slack="0"/>
<pin id="176" dir="0" index="2" bw="18" slack="0"/>
<pin id="177" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Val2_38_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="18" slack="0"/>
<pin id="184" dir="0" index="2" bw="18" slack="0"/>
<pin id="185" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_38/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_Val2_28_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="0"/>
<pin id="191" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_28/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_Val2_29_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="17" slack="0"/>
<pin id="195" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_29/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_Val2_30_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="0"/>
<pin id="199" dir="0" index="1" bw="17" slack="0"/>
<pin id="200" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_30/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_19_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="18" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_Val2_34_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="18" slack="0"/>
<pin id="214" dir="0" index="2" bw="18" slack="0"/>
<pin id="215" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_34/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Val2_31_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="17" slack="0"/>
<pin id="221" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_31/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Val2_32_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="17" slack="0"/>
<pin id="225" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_32/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Val2_33_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="17" slack="0"/>
<pin id="229" dir="0" index="1" bw="17" slack="0"/>
<pin id="230" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_33/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_20_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="18" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Val2_35_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="18" slack="0"/>
<pin id="244" dir="0" index="2" bw="18" slack="0"/>
<pin id="245" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_35/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="lhs_V_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="18" slack="0"/>
<pin id="251" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="rhs_V_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="0"/>
<pin id="255" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="ret_V_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="18" slack="0"/>
<pin id="259" dir="0" index="1" bw="18" slack="0"/>
<pin id="260" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_21_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="19" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Val2_37_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="18" slack="0"/>
<pin id="273" dir="0" index="1" bw="18" slack="0"/>
<pin id="274" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_37/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Result_22_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="18" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="xor_ln786_12_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_12/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="underflow_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="xor_ln340_30_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_30/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln340_12_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_12/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln340_14_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_14/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln340_12_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="18" slack="0"/>
<pin id="318" dir="0" index="2" bw="18" slack="0"/>
<pin id="319" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_12/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln388_12_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="18" slack="0"/>
<pin id="326" dir="0" index="2" bw="18" slack="0"/>
<pin id="327" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_12/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Val2_39_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="18" slack="0"/>
<pin id="334" dir="0" index="2" bw="18" slack="0"/>
<pin id="335" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_39/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="lhs_V_4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="18" slack="1"/>
<pin id="341" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="rhs_V_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="18" slack="1"/>
<pin id="344" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="ret_V_4_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="18" slack="0"/>
<pin id="347" dir="0" index="1" bw="18" slack="0"/>
<pin id="348" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_23_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="19" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_Val2_41_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="18" slack="1"/>
<pin id="361" dir="0" index="1" bw="18" slack="1"/>
<pin id="362" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_41/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_24_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="18" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln786_13_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_13/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="underflow_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="xor_ln340_31_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_31/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="xor_ln340_13_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_13/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="or_ln340_15_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_15/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln340_13_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="18" slack="0"/>
<pin id="404" dir="0" index="2" bw="18" slack="0"/>
<pin id="405" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_13/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln388_13_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="18" slack="0"/>
<pin id="412" dir="0" index="2" bw="18" slack="0"/>
<pin id="413" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_13/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln340_33_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="18" slack="0"/>
<pin id="420" dir="0" index="2" bw="18" slack="0"/>
<pin id="421" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_33/5 "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_Val2_s_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="18" slack="2"/>
<pin id="427" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="431" class="1005" name="p_Val2_38_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="18" slack="1"/>
<pin id="433" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_38 "/>
</bind>
</comp>

<comp id="437" class="1005" name="p_Val2_39_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="18" slack="1"/>
<pin id="439" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="44" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="44" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="70" pin=10"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="70" pin=12"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="107"><net_src comp="70" pin="14"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="101" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="108" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="70" pin="14"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="114" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="135" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="114" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="127" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="114" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="127" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="153" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="147" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="122" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="141" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="122" pin="2"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="159" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="165" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="173" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="46" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="52" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="197" pin="2"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="58" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="64" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="227" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="211" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="241" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="249" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="241" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="211" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="263" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="263" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="277" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="263" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="277" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="297" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="40" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="271" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="291" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="271" pin="2"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="309" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="315" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="323" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="351" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="351" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="363" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="351" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="363" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="383" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="359" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="377" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="359" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="395" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="401" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="409" pin="3"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="70" pin="14"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="434"><net_src comp="181" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="440"><net_src comp="331" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="359" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_0_V | {1 3 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_1_V | {1 3 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_2_V | {1 3 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_3_V | {1 3 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_4_V | {1 3 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_5_V | {1 3 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_6_V | {1 3 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_7_V | {1 3 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_8_V | {1 3 4 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_9_V | {1 3 4 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_10_V | {1 3 4 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 12, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_11_V | {1 3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		rhs_V : 1
		ret_V : 2
		p_Result_s : 3
		p_Val2_27 : 1
		p_Result_18 : 2
		xor_ln786 : 3
		underflow : 3
		xor_ln340_29 : 4
		xor_ln340 : 4
		or_ln340 : 4
		select_ln340 : 4
		select_ln388 : 3
		p_Val2_38 : 4
		p_Val2_30 : 1
		p_Result_19 : 2
		p_Val2_34 : 3
		p_Val2_33 : 1
		p_Result_20 : 2
		p_Val2_35 : 3
		lhs_V_3 : 4
		rhs_V_3 : 4
		ret_V_3 : 5
		p_Result_21 : 6
		p_Val2_37 : 4
		p_Result_22 : 5
		xor_ln786_12 : 6
		underflow_3 : 6
		xor_ln340_30 : 7
		xor_ln340_12 : 7
		or_ln340_14 : 7
		select_ln340_12 : 7
		select_ln388_12 : 6
		p_Val2_39 : 7
	State 5
		ret_V_4 : 1
		p_Result_23 : 2
		p_Result_24 : 1
		xor_ln786_13 : 2
		underflow_4 : 2
		xor_ln340_31 : 3
		xor_ln340_13 : 3
		or_ln340_15 : 3
		select_ln340_13 : 3
		select_ln388_13 : 2
		select_ln340_33 : 3
		ret_ln45 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|
| Operation|                           Functional Unit                           |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|
|   call   | grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70 |    36   |   638   |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                             ret_V_fu_108                            |    0    |    25   |
|          |                           p_Val2_27_fu_122                          |    0    |    25   |
|          |                           p_Val2_30_fu_197                          |    0    |    24   |
|    add   |                           p_Val2_33_fu_227                          |    0    |    24   |
|          |                            ret_V_3_fu_257                           |    0    |    25   |
|          |                           p_Val2_37_fu_271                          |    0    |    25   |
|          |                            ret_V_4_fu_345                           |    0    |    25   |
|          |                           p_Val2_41_fu_359                          |    0    |    25   |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                         select_ln340_fu_165                         |    0    |    18   |
|          |                         select_ln388_fu_173                         |    0    |    18   |
|          |                           p_Val2_38_fu_181                          |    0    |    18   |
|          |                           p_Val2_34_fu_211                          |    0    |    18   |
|          |                           p_Val2_35_fu_241                          |    0    |    18   |
|  select  |                        select_ln340_12_fu_315                       |    0    |    18   |
|          |                        select_ln388_12_fu_323                       |    0    |    18   |
|          |                           p_Val2_39_fu_331                          |    0    |    18   |
|          |                        select_ln340_13_fu_401                       |    0    |    18   |
|          |                        select_ln388_13_fu_409                       |    0    |    18   |
|          |                        select_ln340_33_fu_417                       |    0    |    18   |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                           xor_ln786_fu_135                          |    0    |    2    |
|          |                         xor_ln340_29_fu_147                         |    0    |    2    |
|          |                           xor_ln340_fu_153                          |    0    |    2    |
|          |                         xor_ln786_12_fu_285                         |    0    |    2    |
|    xor   |                         xor_ln340_30_fu_297                         |    0    |    2    |
|          |                         xor_ln340_12_fu_303                         |    0    |    2    |
|          |                         xor_ln786_13_fu_371                         |    0    |    2    |
|          |                         xor_ln340_31_fu_383                         |    0    |    2    |
|          |                         xor_ln340_13_fu_389                         |    0    |    2    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                           underflow_fu_141                          |    0    |    2    |
|    and   |                          underflow_3_fu_291                         |    0    |    2    |
|          |                          underflow_4_fu_377                         |    0    |    2    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                           or_ln340_fu_159                           |    0    |    2    |
|    or    |                          or_ln340_14_fu_309                         |    0    |    2    |
|          |                          or_ln340_15_fu_395                         |    0    |    2    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                        x_8_V_read_read_fu_46                        |    0    |    0    |
|   read   |                        x_9_V_read_read_fu_52                        |    0    |    0    |
|          |                        x_10_V_read_read_fu_58                       |    0    |    0    |
|          |                        x_11_V_read_read_fu_64                       |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                             lhs_V_fu_101                            |    0    |    0    |
|          |                             rhs_V_fu_104                            |    0    |    0    |
|   sext   |                            lhs_V_3_fu_249                           |    0    |    0    |
|          |                            rhs_V_3_fu_253                           |    0    |    0    |
|          |                            lhs_V_4_fu_339                           |    0    |    0    |
|          |                            rhs_V_4_fu_342                           |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                          p_Result_s_fu_114                          |    0    |    0    |
|          |                          p_Result_18_fu_127                         |    0    |    0    |
|          |                          p_Result_19_fu_203                         |    0    |    0    |
| bitselect|                          p_Result_20_fu_233                         |    0    |    0    |
|          |                          p_Result_21_fu_263                         |    0    |    0    |
|          |                          p_Result_22_fu_277                         |    0    |    0    |
|          |                          p_Result_23_fu_351                         |    0    |    0    |
|          |                          p_Result_24_fu_363                         |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|          |                           p_Val2_28_fu_189                          |    0    |    0    |
|   zext   |                           p_Val2_29_fu_193                          |    0    |    0    |
|          |                           p_Val2_31_fu_219                          |    0    |    0    |
|          |                           p_Val2_32_fu_223                          |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|
|   Total  |                                                                     |    36   |   1064  |
|----------|---------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|p_Val2_38_reg_431|   18   |
|p_Val2_39_reg_437|   18   |
| p_Val2_s_reg_425|   18   |
+-----------------+--------+
|      Total      |   54   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------|------|------|------|--------||---------|
|                                 Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------------------------------------------------------|------|------|------|--------||---------|
| grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_70 |  p13 |   2  |   4  |    8   |
|---------------------------------------------------------------------|------|------|------|--------||---------|
|                                Total                                |      |      |      |    8   ||  1.769  |
|---------------------------------------------------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   36   |  1064  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   90   |  1064  |
+-----------+--------+--------+--------+
