{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557698746681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557698746681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 18:05:46 2019 " "Processing started: Sun May 12 18:05:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557698746681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557698746681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557698746681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557698747478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_DataMemory-Arena_DataMemory_arch " "Found design unit 1: Arena_DataMemory-Arena_DataMemory_arch" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_DataMemory " "Found entity 1: Arena_DataMemory" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_mem_access_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_mem_access_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Mem_Access_2-Arena_Mem_Access_2_arch " "Found design unit 1: Arena_Mem_Access_2-Arena_Mem_Access_2_arch" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Mem_Access_2 " "Found entity 1: Arena_Mem_Access_2" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram3port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram3port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram3port " "Found entity 1: ram3port" {  } { { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_Access-rtl " "Found design unit 1: Mem_Access-rtl" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_Access " "Found entity 1: Mem_Access" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_programcounter_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_programcounter_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch " "Found design unit 1: Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ProgramCounter_32bit " "Found entity 1: Arena_ProgramCounter_32bit" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU " "Found entity 1: Single_Cycle_CPU" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_v09-RTL " "Found design unit 1: lpm_constant0_lpm_constant_v09-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_v09 " "Found entity 1: lpm_constant0_lpm_constant_v09" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1_lpm_constant_s09-RTL " "Found design unit 1: lpm_constant1_lpm_constant_s09-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant1-RTL " "Found design unit 2: lpm_constant1-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_s09 " "Found entity 1: lpm_constant1_lpm_constant_s09" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_3ramport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_3ramport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_3ramport-SYN " "Found design unit 1: lpm_3ramport-SYN" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_3ramport " "Found entity 1: lpm_3ramport" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Control-Arena_Control_arch " "Found design unit 1: Arena_Control-Arena_Control_arch" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748416 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Control " "Found entity 1: Arena_Control" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_alu_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU_Control " "Found entity 1: Arena_ALU_Control" {  } { { "Arena_ALU_Control.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ALU-Arena_ALU_arch " "Found design unit 1: Arena_ALU-Arena_ALU_arch" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748416 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU " "Found entity 1: Arena_ALU" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_sign_extend_16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_sign_extend_16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch " "Found design unit 1: Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Sign_Extend_16to32 " "Found entity 1: Arena_Sign_Extend_16to32" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_shift_left_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_shift_left_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch " "Found design unit 1: Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Shift_Left_32bit " "Found entity 1: Arena_Shift_Left_32bit" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748431 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698748431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698748431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle_CPU " "Elaborating entity \"Single_Cycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557698748885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Access Mem_Access:inst " "Elaborating entity \"Mem_Access\" for hierarchy \"Mem_Access:inst\"" {  } { { "Single_Cycle_CPU.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 208 728 1032 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698748931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:PC_Incrementer " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:PC_Incrementer\"" {  } { { "Single_Cycle_CPU.bdf" "PC_Incrementer" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -200 720 880 -104 "PC_Incrementer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698748947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698749009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749009 ""}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557698749009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dph " "Found entity 1: add_sub_dph" {  } { { "db/add_sub_dph.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_dph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698749134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698749134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dph lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated " "Elaborating entity \"add_sub_dph\" for hierarchy \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:ALUSrcMux " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:ALUSrcMux\"" {  } { { "Single_Cycle_CPU.bdf" "ALUSrcMux" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 160 2000 2112 248 "ALUSrcMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:ALUSrcMux " "Elaborated megafunction instantiation \"BUSMUX:ALUSrcMux\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 160 2000 2112 248 "ALUSrcMux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698749197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:ALUSrcMux " "Instantiated megafunction \"BUSMUX:ALUSrcMux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749197 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 160 2000 2112 248 "ALUSrcMux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557698749197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:ALUSrcMux\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:ALUSrcMux\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749244 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:ALUSrcMux\|lpm_mux:\$00000 BUSMUX:ALUSrcMux " "Elaborated megafunction instantiation \"BUSMUX:ALUSrcMux\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:ALUSrcMux\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 160 2000 2112 248 "ALUSrcMux" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698749353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698749353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc BUSMUX:ALUSrcMux\|lpm_mux:\$00000\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"BUSMUX:ALUSrcMux\|lpm_mux:\$00000\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Control Arena_Control:inst1 " "Elaborating entity \"Arena_Control\" for hierarchy \"Arena_Control:inst1\"" {  } { { "Single_Cycle_CPU.bdf" "inst1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -192 1416 1696 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749369 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Arena_aluOP Arena_Control.vhd(13) " "VHDL Signal Declaration warning at Arena_Control.vhd(13): used implicit default value for signal \"Arena_aluOP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557698749369 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_controlLines Arena_Control.vhd(19) " "VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable \"Arena_controlLines\", which holds its previous value in one or more paths through the process" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557698749369 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[0\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[0\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749369 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[1\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[1\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749369 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[2\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[2\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749369 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[3\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[3\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749369 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[4\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[4\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749369 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[5\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[5\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749369 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[6\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[6\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749369 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram3port ram3port:Registers " "Elaborating entity \"ram3port\" for hierarchy \"ram3port:Registers\"" {  } { { "Single_Cycle_CPU.bdf" "Registers" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_3ramport ram3port:Registers\|lpm_3ramport:lpm_2port_a " "Elaborating entity \"lpm_3ramport\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\"" {  } { { "ram3port.bdf" "lpm_2port_a" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\"" {  } { { "lpm_3ramport.vhd" "altsyncram_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\"" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749478 ""}  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557698749478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9o1 " "Found entity 1: altsyncram_c9o1" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698749603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698749603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9o1 ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated " "Elaborating entity \"altsyncram_c9o1\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:RegDstMux " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "RegDstMux" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698749634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:RegDstMux " "Instantiated megafunction \"BUSMUX:RegDstMux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749634 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557698749634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:RegDstMux\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:RegDstMux\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:RegDstMux\|lpm_mux:\$00000 BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"BUSMUX:RegDstMux\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:RegDstMux\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pmc " "Found entity 1: mux_pmc" {  } { { "db/mux_pmc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_pmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698749759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698749759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pmc BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated " "Elaborating entity \"mux_pmc\" for hierarchy \"BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Sign_Extend_16to32 Arena_Sign_Extend_16to32:Sign_Extender " "Elaborating entity \"Arena_Sign_Extend_16to32\" for hierarchy \"Arena_Sign_Extend_16to32:Sign_Extender\"" {  } { { "Single_Cycle_CPU.bdf" "Sign_Extender" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 376 1552 1872 456 "Sign_Extender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_DataMemory Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME " "Elaborating entity \"Arena_DataMemory\" for hierarchy \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\"" {  } { { "Single_Cycle_CPU.bdf" "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2728 3016 232 "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749775 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_writeData Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMem_loc Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"dataMem_loc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_readData Arena_DataMemory.vhd(22) " "VHDL Process Statement warning at Arena_DataMemory.vhd(22): inferring latch(es) for signal or variable \"Arena_readData\", which holds its previous value in one or more paths through the process" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[0\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[0\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[1\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[1\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[2\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[2\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[3\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[3\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[4\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[4\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[5\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[5\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[6\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[6\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[7\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[7\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[8\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[8\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[9\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[9\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[10\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[10\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[11\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[11\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[12\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[12\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[13\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[13\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[14\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[14\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[15\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[15\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[16\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[16\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[17\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[17\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[18\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[18\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[19\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[19\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[20\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[20\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[21\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[21\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[22\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[22\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[23\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[23\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[24\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[24\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[25\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[25\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[26\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[26\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[27\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[27\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[28\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[28\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[29\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[29\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[30\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[30\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[31\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[31\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749775 "|Arena_DataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU Arena_ALU:inst3 " "Elaborating entity \"Arena_ALU\" for hierarchy \"Arena_ALU:inst3\"" {  } { { "Single_Cycle_CPU.bdf" "inst3" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2224 2560 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749791 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(32) " "VHDL Process Statement warning at Arena_ALU.vhd(32): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(33) " "VHDL Process Statement warning at Arena_ALU.vhd(33): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(35) " "VHDL Process Statement warning at Arena_ALU.vhd(35): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(37) " "VHDL Process Statement warning at Arena_ALU.vhd(37): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(38) " "VHDL Process Statement warning at Arena_ALU.vhd(38): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(40) " "VHDL Process Statement warning at Arena_ALU.vhd(40): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(42) " "VHDL Process Statement warning at Arena_ALU.vhd(42): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(42) " "VHDL Process Statement warning at Arena_ALU.vhd(42): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_OUT Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_OUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_A Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_A\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_B Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_B\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_arithmetic_conv Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_arithmetic_conv\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_Zero Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_Zero\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_Zero Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_Zero\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749791 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557698749806 "|Arena_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU_Control Arena_ALU_Control:inst2 " "Elaborating entity \"Arena_ALU_Control\" for hierarchy \"Arena_ALU_Control:inst2\"" {  } { { "Single_Cycle_CPU.bdf" "inst2" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 512 1904 2192 608 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:DataMemMux " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:DataMemMux\"" {  } { { "Single_Cycle_CPU.bdf" "DataMemMux" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 2816 2928 376 "DataMemMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:DataMemMux " "Elaborated megafunction instantiation \"BUSMUX:DataMemMux\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 2816 2928 376 "DataMemMux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698749838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:DataMemMux " "Instantiated megafunction \"BUSMUX:DataMemMux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749838 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 2816 2928 376 "DataMemMux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557698749838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 lpm_add_sub1:inst8 " "Elaborating entity \"lpm_add_sub1\" for hierarchy \"lpm_add_sub1:inst8\"" {  } { { "Single_Cycle_CPU.bdf" "inst8" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 2376 2536 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698749916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698749916 ""}  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557698749916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_meh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_meh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_meh " "Found entity 1: add_sub_meh" {  } { { "db/add_sub_meh.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_meh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557698750025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557698750025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_meh lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated " "Elaborating entity \"add_sub_meh\" for hierarchy \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698750025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Shift_Left_32bit Arena_Shift_Left_32bit:ShiftLEFT_2bits " "Elaborating entity \"Arena_Shift_Left_32bit\" for hierarchy \"Arena_Shift_Left_32bit:ShiftLEFT_2bits\"" {  } { { "Single_Cycle_CPU.bdf" "ShiftLEFT_2bits" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -56 2032 2352 24 "ShiftLEFT_2bits" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698750041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ProgramCounter_32bit Arena_ProgramCounter_32bit:Instruction_Input " "Elaborating entity \"Arena_ProgramCounter_32bit\" for hierarchy \"Arena_ProgramCounter_32bit:Instruction_Input\"" {  } { { "Single_Cycle_CPU.bdf" "Instruction_Input" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 216 192 496 328 "Instruction_Input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557698750041 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[1\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[2\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[3\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[4\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[5\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[6\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[7\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[8\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[9\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[10\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[11\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[12\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[13\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[14\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[15\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[16\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[17\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[18\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[19\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[20\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[21\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[22\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[23\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[24\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[25\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[26\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[27\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[28\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[29\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[30\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[31\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_b\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 288 568 824 424 "lpm_2port_b" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_b|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[0\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[1\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[2\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[3\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[4\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[5\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[6\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[7\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[8\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[9\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[10\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[11\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[12\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[13\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[14\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[15\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[16\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[17\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[18\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[19\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[20\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[21\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[22\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[23\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[24\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[25\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[26\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 843 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[27\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[28\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[29\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 936 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[30\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[31\] " "Synthesized away node \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altsyncram:altsyncram_component\|altsyncram_c9o1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_c9o1.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf" 998 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 96 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 264 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698750259 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altsyncram:altsyncram_component|altsyncram_c9o1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1557698750259 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1557698750259 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 336 1136 1312 352 "SRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557698750713 "|Single_Cycle_CPU|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 408 1136 1312 424 "SRAM_UB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557698750713 "|Single_Cycle_CPU|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 432 1136 1312 448 "SRAM_LB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557698750713 "|Single_Cycle_CPU|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CE_N GND " "Pin \"DRAM_CE_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 456 1136 1312 472 "DRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557698750713 "|Single_Cycle_CPU|DRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 528 1136 1312 544 "DRAM_LDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557698750713 "|Single_Cycle_CPU|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 552 1136 1312 568 "DRAM_UDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557698750713 "|Single_Cycle_CPU|DRAM_UDQM"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1557698750713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557698751166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "46 " "Design contains 46 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "No output dependent on input pin \"DRAM_CKE\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 384 472 640 400 "DRAM_CKE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|DRAM_CKE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "No output dependent on input pin \"DRAM_CLK\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 424 472 640 440 "DRAM_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|DRAM_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_clk " "No output dependent on input pin \"Arena_clk\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 216 384 152 "Arena_clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[31\] " "No output dependent on input pin \"instr\[31\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[30\] " "No output dependent on input pin \"instr\[30\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[29\] " "No output dependent on input pin \"instr\[29\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[28\] " "No output dependent on input pin \"instr\[28\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[27\] " "No output dependent on input pin \"instr\[27\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[26\] " "No output dependent on input pin \"instr\[26\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[25\] " "No output dependent on input pin \"instr\[25\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[24\] " "No output dependent on input pin \"instr\[24\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[23\] " "No output dependent on input pin \"instr\[23\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[22\] " "No output dependent on input pin \"instr\[22\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[21\] " "No output dependent on input pin \"instr\[21\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[20\] " "No output dependent on input pin \"instr\[20\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[19\] " "No output dependent on input pin \"instr\[19\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[18\] " "No output dependent on input pin \"instr\[18\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[17\] " "No output dependent on input pin \"instr\[17\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[16\] " "No output dependent on input pin \"instr\[16\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[15\] " "No output dependent on input pin \"instr\[15\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[14\] " "No output dependent on input pin \"instr\[14\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[13\] " "No output dependent on input pin \"instr\[13\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[12\] " "No output dependent on input pin \"instr\[12\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[11\] " "No output dependent on input pin \"instr\[11\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[10\] " "No output dependent on input pin \"instr\[10\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[9\] " "No output dependent on input pin \"instr\[9\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[8\] " "No output dependent on input pin \"instr\[8\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[7\] " "No output dependent on input pin \"instr\[7\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[6\] " "No output dependent on input pin \"instr\[6\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[5\] " "No output dependent on input pin \"instr\[5\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[4\] " "No output dependent on input pin \"instr\[4\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[3\] " "No output dependent on input pin \"instr\[3\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[2\] " "No output dependent on input pin \"instr\[2\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[1\] " "No output dependent on input pin \"instr\[1\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[0\] " "No output dependent on input pin \"instr\[0\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|instr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_button " "No output dependent on input pin \"Arena_button\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 240 -48 120 256 "Arena_button" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[7\] " "No output dependent on input pin \"Arena_octalBits\[7\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalBits[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[6\] " "No output dependent on input pin \"Arena_octalBits\[6\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalBits[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[5\] " "No output dependent on input pin \"Arena_octalBits\[5\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalBits[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[4\] " "No output dependent on input pin \"Arena_octalBits\[4\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalBits[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[3\] " "No output dependent on input pin \"Arena_octalBits\[3\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalBits[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[2\] " "No output dependent on input pin \"Arena_octalBits\[2\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalBits[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[1\] " "No output dependent on input pin \"Arena_octalBits\[1\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalBits[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalBits\[0\] " "No output dependent on input pin \"Arena_octalBits\[0\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalBits[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalOpcode\[1\] " "No output dependent on input pin \"Arena_octalOpcode\[1\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 304 -96 120 320 "Arena_octalOpcode" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalOpcode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Arena_octalOpcode\[0\] " "No output dependent on input pin \"Arena_octalOpcode\[0\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 304 -96 120 320 "Arena_octalOpcode" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557698751259 "|Single_Cycle_CPU|Arena_octalOpcode[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557698751259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557698751275 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557698751275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557698751275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557698751353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 18:05:51 2019 " "Processing ended: Sun May 12 18:05:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557698751353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557698751353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557698751353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557698751353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557698753244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557698753244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 18:05:52 2019 " "Processing started: Sun May 12 18:05:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557698753244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557698753244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557698753259 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557698753462 ""}
{ "Info" "0" "" "Project  = Single_Cycle_CPU" {  } {  } 0 0 "Project  = Single_Cycle_CPU" 0 0 "Fitter" 0 0 1557698753462 ""}
{ "Info" "0" "" "Revision = Single_Cycle_CPU" {  } {  } 0 0 "Revision = Single_Cycle_CPU" 0 0 "Fitter" 0 0 1557698753462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1557698753681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Single_Cycle_CPU EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Single_Cycle_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557698753697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557698753744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557698753744 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557698753869 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557698753884 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557698754744 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1557698754744 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557698754744 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557698754744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557698754744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1557698754744 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557698754744 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_CE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 336 1136 1312 352 "SRAM_CE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CKE " "Pin DRAM_CKE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 384 472 640 400 "DRAM_CKE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CLK " "Pin DRAM_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 424 472 640 440 "DRAM_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_clk " "Pin Arena_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_clk } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 136 216 384 152 "Arena_clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[31\] " "Pin instr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[31] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[30\] " "Pin instr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[30] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[29\] " "Pin instr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[29] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[28\] " "Pin instr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[28] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[27\] " "Pin instr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[27] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[26\] " "Pin instr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[26] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[25\] " "Pin instr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[25] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[24\] " "Pin instr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[24] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[23\] " "Pin instr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[23] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[22\] " "Pin instr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[22] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[21\] " "Pin instr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[21] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[20\] " "Pin instr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[20] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[19\] " "Pin instr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[19] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[18\] " "Pin instr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[18] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[17\] " "Pin instr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[17] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[16\] " "Pin instr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[16] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Pin instr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[15] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Pin instr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[14] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Pin instr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[13] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Pin instr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[12] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Pin instr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[11] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Pin instr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[10] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Pin instr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[9] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Pin instr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[8] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[7] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[6] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[5] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[4] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { instr[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 360 1136 1312 376 "SRAM_OE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 384 1136 1312 400 "SRAM_WE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_UB_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 408 1136 1312 424 "SRAM_UB_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_LB_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 432 1136 1312 448 "SRAM_LB_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CE_N " "Pin DRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 456 1136 1312 472 "DRAM_CE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_OE_N " "Pin DRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_OE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 480 1136 1312 496 "DRAM_OE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_WE_N " "Pin DRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 504 1136 1312 520 "DRAM_WE_N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_LDQM " "Pin DRAM_LDQM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 528 1136 1312 544 "DRAM_LDQM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_UDQM " "Pin DRAM_UDQM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 552 1136 1312 568 "DRAM_UDQM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_button " "Pin Arena_button not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_button } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 240 -48 120 256 "Arena_button" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[7\] " "Pin Arena_octalBits\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[7] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[6\] " "Pin Arena_octalBits\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[6] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[5\] " "Pin Arena_octalBits\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[5] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[4\] " "Pin Arena_octalBits\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[4] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[3\] " "Pin Arena_octalBits\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[3] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[2\] " "Pin Arena_octalBits\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[2] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[1\] " "Pin Arena_octalBits\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalBits\[0\] " "Pin Arena_octalBits\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalBits[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 272 -80 120 288 "Arena_octalBits" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalBits[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalOpcode\[1\] " "Pin Arena_octalOpcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalOpcode[1] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 304 -96 120 320 "Arena_octalOpcode" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalOpcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Arena_octalOpcode\[0\] " "Pin Arena_octalOpcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Arena_octalOpcode[0] } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 304 -96 120 320 "Arena_octalOpcode" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Arena_octalOpcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_WE " "Pin INPUT_WE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { INPUT_WE } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 344 472 640 360 "INPUT_WE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_WE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1557698754915 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1557698754915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Single_Cycle_CPU.sdc " "Synopsys Design Constraints File file not found: 'Single_Cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557698755103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557698755103 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1557698755103 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1557698755103 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1557698755119 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1557698755119 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1557698755119 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1557698755119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557698755119 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557698755119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557698755119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557698755119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557698755119 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557698755119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557698755119 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557698755119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557698755119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1557698755119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557698755119 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 47 10 0 " "Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 47 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1557698755134 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1557698755134 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557698755134 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557698755134 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557698755134 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557698755134 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557698755134 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557698755134 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557698755134 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557698755134 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1557698755134 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1557698755134 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557698755134 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557698755181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557698756572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557698756697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557698756712 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557698757009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557698757025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557698757087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1557698757947 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557698757947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557698758290 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1557698758306 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557698758306 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CE_N 0 " "Pin \"DRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_OE_N 0 " "Pin \"DRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1557698758322 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1557698758322 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557698758447 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557698758462 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557698758603 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557698759165 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1557698759322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/output_files/Single_Cycle_CPU.fit.smsg " "Generated suppressed messages file C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/output_files/Single_Cycle_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557698759493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5038 " "Peak virtual memory: 5038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557698759806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 18:05:59 2019 " "Processing ended: Sun May 12 18:05:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557698759806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557698759806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557698759806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557698759806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557698761103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557698761103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 18:06:00 2019 " "Processing started: Sun May 12 18:06:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557698761103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557698761103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557698761103 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557698763321 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557698763431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557698764337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 18:06:04 2019 " "Processing ended: Sun May 12 18:06:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557698764337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557698764337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557698764337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557698764337 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557698765024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557698766259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557698766259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 18:06:05 2019 " "Processing started: Sun May 12 18:06:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557698766259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557698766259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_sta Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557698766259 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1557698766462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557698766806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557698766868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1557698766868 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Single_Cycle_CPU.sdc " "Synopsys Design Constraints File file not found: 'Single_Cycle_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1557698766993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1557698766993 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1557698766993 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1557698766993 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1557698767009 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1557698767009 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1557698767024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767040 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1557698767056 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1557698767056 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1557698767071 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1557698767071 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1557698767071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1557698767087 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1557698767102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557698767134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1557698767134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557698767227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 18:06:07 2019 " "Processing ended: Sun May 12 18:06:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557698767227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557698767227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557698767227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557698767227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557698768618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557698768618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 18:06:08 2019 " "Processing started: Sun May 12 18:06:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557698768618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557698768618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557698768618 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Single_Cycle_CPU.vo C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/simulation/modelsim/ simulation " "Generated file Single_Cycle_CPU.vo in folder \"C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1557698769212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557698769290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 18:06:09 2019 " "Processing ended: Sun May 12 18:06:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557698769290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557698769290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557698769290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557698769290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 158 s " "Quartus II Full Compilation was successful. 0 errors, 158 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557698769962 ""}
