
---------- Begin Simulation Statistics ----------
final_tick                               16260339926457                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104357                       # Simulator instruction rate (inst/s)
host_mem_usage                               17610668                       # Number of bytes of host memory used
host_op_rate                                   145999                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9582.31                       # Real time elapsed on the host
host_tick_rate                               41840337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999983323                       # Number of instructions simulated
sim_ops                                    1399003871                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.400927                       # Number of seconds simulated
sim_ticks                                400927107231                       # Number of ticks simulated
system.cpu0.committedInsts                         24                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     25083080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        97819                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     50152409                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        97820                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu0.num_int_insts                          10                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         24                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     25080080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        99127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     50145290                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        99127                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu1.num_fp_insts                           24                       # number of float instructions
system.cpu1.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu1.num_int_insts                          10                       # number of integer instructions
system.cpu1.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          8                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         24                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     25087019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        98797                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     50159108                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        98797                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu2.num_int_insts                          10                       # number of integer instructions
system.cpu2.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          8                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         2                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         24                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     25086508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        97524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     50159210                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        97524                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          8                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     45072392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       90446117                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16344690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32763132                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         71040211                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        51299229                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249991616                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            349744881                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.816103                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.816103                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        296804630                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       151653172                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 379255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        21785                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        19586385                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.292503                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           130515543                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36756705                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      178432661                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     91694151                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     36801462                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    350241906                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     93758838                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        42968                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    352169364                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        582604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    376097576                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         22733                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    377765191                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2256                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         9221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        353610393                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            349978163                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.645357                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        228204984                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.290683                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             349985316                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       384408357                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      139895502                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.207637                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.207637                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         5785      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    136233757     38.68%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       250651      0.07%     38.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           14      0.00%     38.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      6295550      1.79%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            2      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd          168      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1147331      0.33%     40.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     40.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         1696      0.00%     40.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2863790      0.81%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     27044494      7.68%     49.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       592709      0.17%     49.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2309934      0.66%     50.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     44921793     12.75%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     40977254     11.63%     74.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      6818958      1.94%     76.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52809614     14.99%     91.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     29938819      8.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     352212332                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      193521513                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    381150826                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    186763168                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    187009159                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            9100059                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.025837                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         210358      2.31%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           183      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             8      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc          147      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       594255      6.53%      8.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      8.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp        30542      0.34%      9.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        13696      0.15%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1530622     16.82%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2900667     31.88%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       109752      1.21%     59.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3702806     40.69%     99.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         7023      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     167785093                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1535989645                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    163214995                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    163732011                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         350241885                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        352212332                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           21                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       497025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9727                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       809395                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1203606021                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.292631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.098869                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1090979729     90.64%     90.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     32536566      2.70%     93.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     20790081      1.73%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     15893827      1.32%     96.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     15992505      1.33%     97.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10985470      0.91%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7193841      0.60%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5518309      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3715693      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1203606021                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.292539                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      6665748                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1327575                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     91694151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     36801462                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      179600100                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1203985276                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         71040568                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        51299389                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249991616                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            349744881                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      4.816103                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                4.816103                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        296804817                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       151653324                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 367958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        21781                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        19586520                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.292541                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           130560894                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36756768                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      179004104                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     91694592                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          302                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     36801422                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    350243598                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     93804126                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        42941                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    352215548                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        569005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    375960281                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         22760                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    377619192                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2272                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         9220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12561                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        353652938                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            349979403                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.645406                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        228249888                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.290684                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             349986441                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       384499567                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      139896267                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.207637                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.207637                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         5806      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136234543     38.67%     38.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       250654      0.07%     38.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           14      0.00%     38.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      6295550      1.79%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            2      0.00%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd          168      0.00%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     40.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      1147333      0.33%     40.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     40.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt         1698      0.00%     40.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2863796      0.81%     41.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     41.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     41.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     41.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     41.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27044502      7.68%     49.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       592713      0.17%     49.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2309938      0.66%     50.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     44921805     12.75%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     40987272     11.64%     74.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6818946      1.94%     76.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52844848     15.00%     91.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     29938888      8.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     352258489                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      193544622                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    381209261                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    186763477                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    187010863                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            9080061                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025777                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         210341      2.32%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           173      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             8      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc          147      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       594258      6.54%      8.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp        30883      0.34%      9.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        13717      0.15%      9.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1520156     16.74%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2894306     31.88%     57.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108417      1.19%     59.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3697563     40.72%     99.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        10092      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     167788122                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1536014779                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    163215926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    163733691                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         350243580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        352258489                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       498717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         9683                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       810311                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1203617318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.292667                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.098844                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1090991826     90.64%     90.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     32507462      2.70%     93.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     20782020      1.73%     95.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     15930054      1.32%     96.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15983886      1.33%     97.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     10989290      0.91%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7221859      0.60%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5503691      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3707230      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1203617318                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.292577                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      6663705                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1324639                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     91694592                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     36801422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      179645755                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1203985276                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         71042894                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        51301240                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            349757009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      4.815941                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                4.815941                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        296813693                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       151658042                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 413753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        21789                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        19587097                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.292371                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           130349046                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36758059                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      180422129                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     91697389                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     36802687                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    350254558                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     93590987                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        42915                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    352010918                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        598962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    378871165                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         22758                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    380572818                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2260                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         9231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        353489507                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            349990879                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.645418                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        228148643                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.290694                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             349997879                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       384080174                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      139901030                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.207644                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.207644                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         5797      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136239077     38.70%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       250658      0.07%     38.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           14      0.00%     38.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      6295901      1.79%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            2      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd          168      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      1147421      0.33%     40.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     40.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt         1698      0.00%     40.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2863955      0.81%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27045238      7.68%     49.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       592709      0.17%     49.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      2310030      0.66%     50.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     44923053     12.76%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40861223     11.61%     74.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6819237      1.94%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52757753     14.99%     91.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     29939886      8.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     352053833                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      193475731                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    381057634                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    186769491                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    187016139                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            9098494                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.025844                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         210969      2.32%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           180      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             8      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          147      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       594263      6.53%      8.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp        31115      0.34%      9.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        13810      0.15%      9.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1531406     16.83%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2889337     31.76%     57.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       117196      1.29%     59.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3702986     40.70%     99.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         7077      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     167670799                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1535729782                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    163221388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    163738199                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         350254540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        352053833                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       497549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         9733                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined       808986                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1203571523                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.292508                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.098594                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1090935462     90.64%     90.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     32623177      2.71%     93.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     20749440      1.72%     95.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     15898439      1.32%     96.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15940994      1.32%     97.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11019421      0.92%     98.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7178840      0.60%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5503662      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3722088      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1203571523                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.292407                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6663050                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1325136                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     91697389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     36802687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      179435453                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1203985276                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         71043089                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        51301617                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249999995                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            349757004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.815941                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.815941                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        296813599                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       151658097                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 421187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        21792                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19587112                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.292965                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           131063290                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36758244                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      179358331                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     91697916                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     36803047                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    350255765                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     94305046                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        42926                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    352725533                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        584200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    388633016                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         22744                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    390265357                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2260                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         9230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        353810609                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            349991570                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.645183                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        228272559                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.290694                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             349998670                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       385509692                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      139901549                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.207644                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.207644                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         5798      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    136239479     38.62%     38.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       250648      0.07%     38.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           14      0.00%     38.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      6295902      1.78%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            1      0.00%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd          168      0.00%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     40.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      1147395      0.33%     40.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     40.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt         1696      0.00%     40.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2863951      0.81%     41.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     41.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     41.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     41.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     41.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     41.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     27045230      7.67%     49.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       592709      0.17%     49.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      2310032      0.65%     50.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     44923038     12.73%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     62.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     41341678     11.72%     74.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6819379      1.93%     76.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52991369     15.02%     91.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     29939959      8.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     352768459                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      193683151                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    381498708                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    186769575                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    187016171                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            9068601                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.025707                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         211059      2.33%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           174      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             8      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          147      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       594237      6.55%      8.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      8.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp        31072      0.34%      9.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        13528      0.15%      9.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1513990     16.69%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     26.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2904008     32.02%     58.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        98709      1.09%     59.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3694621     40.74%     99.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         7048      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     168148111                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1536680779                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    163221995                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    163740600                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         350255729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        352768459                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           36                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       498761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         9879                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       810974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1203564089                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.293103                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.099255                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1090788033     90.63%     90.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     32480611      2.70%     93.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     20785800      1.73%     95.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     16019870      1.33%     96.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     16112736      1.34%     97.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10955683      0.91%     98.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7212609      0.60%     99.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5518351      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3690396      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1203564089                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.293001                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      6666641                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1325224                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     91697916                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     36803047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      180149754                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1203985276                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     81455056                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        81455063                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     81455115                       # number of overall hits
system.cpu0.dcache.overall_hits::total       81455122                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     29889012                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29889015                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     30491711                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30491714                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1656961396677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1656961396677                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1656961396677                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1656961396677                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111344068                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111344078                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    111946826                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    111946836                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.268438                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.268438                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.272377                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.272377                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 55437.141806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55437.136241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 54341.371551                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54341.366205                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     45033130                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1019                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           856979                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.548697                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   203.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25067160                       # number of writebacks
system.cpu0.dcache.writebacks::total         25067160                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5409251                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5409251                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5409251                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5409251                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     24479761                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     24479761                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     25082446                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25082446                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1201439653065                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1201439653065                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1318245457338                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1318245457338                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.219857                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.219857                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.224057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.224057                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 49078.896361                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49078.896361                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52556.495381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52556.495381                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25067160                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            5                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     55915568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       55915573                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     18681362                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18681365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1363206035061                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1363206035061                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     74596930                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     74596938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.375000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.250431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.250431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 72971.447963                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72971.436245                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      4936035                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4936035                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     13745327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13745327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 913148742528                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 913148742528                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.184261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 66433.395330                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66433.395330                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25539488                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25539490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data     11207650                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11207650                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 293755361616                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 293755361616                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     36747138                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36747140                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.304994                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.304994                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 26210.254747                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26210.254747                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       473216                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       473216                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data     10734434                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10734434                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 288290910537                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 288290910537                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.292116                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.292116                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 26856.647545                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26856.647545                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data           59                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           59                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       602699                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       602699                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.999902                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.999902                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       602685                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       602685                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 116805804273                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 116805804273                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 193809.044979                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 193809.044979                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.989124                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106537570                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25067672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.249999                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000183                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.988941                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        920642360                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       920642360                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30997993                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30998020                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30997993                       # number of overall hits
system.cpu0.icache.overall_hits::total       30998020                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2615                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2618                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2615                       # number of overall misses
system.cpu0.icache.overall_misses::total         2618                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    303986376                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    303986376                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    303986376                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    303986376                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           30                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31000608                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31000638                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           30                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31000608                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31000638                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000084                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000084                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 116247.180115                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116113.970970                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 116247.180115                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116113.970970                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1144                       # number of writebacks
system.cpu0.icache.writebacks::total             1144                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          962                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          962                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          962                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          962                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         1653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1653                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         1653                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1653                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    190456686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    190456686                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    190456686                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    190456686                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 115218.805808                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 115218.805808                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 115218.805808                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 115218.805808                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1144                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30997993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30998020                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2615                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2618                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    303986376                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    303986376                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31000608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31000638                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 116247.180115                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116113.970970                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          962                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          962                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         1653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1653                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    190456686                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    190456686                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 115218.805808                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 115218.805808                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          480.618157                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           30999676                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1656                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         18719.611111                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.595771                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   480.022387                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001164                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.937544                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.938707                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        248006760                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       248006760                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       14304712                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     20197149                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16137965                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq      10764617                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp     10764616                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     14304712                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         4456                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     75232057                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           75236513                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       179200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   3208629248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          3208808448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     11266810                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              721075840                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      36350915                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.002692                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.051812                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            36253073     99.73%     99.73% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               97841      0.27%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        36350915                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     33396240663                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        1651347                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    25047521739                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          193                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data     13894254                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       13894447                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          193                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data     13894254                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      13894447                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1460                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11173416                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11174882                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1460                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11173416                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11174882                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    188569908                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1203645857292                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1203834427200                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    188569908                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1203645857292                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1203834427200                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         1653                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     25067670                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     25069329                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         1653                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     25067670                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     25069329                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.883243                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.445730                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.445759                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.883243                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.445730                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.445759                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 129157.471233                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 107724.070892                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 107726.813330                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 129157.471233                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 107724.070892                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 107726.813330                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     11266810                       # number of writebacks
system.cpu0.l2cache.writebacks::total        11266810                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1460                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11173416                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11174876                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1460                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11173416                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11174876                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    188083728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1199925110097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1200113193825                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    188083728                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1199925110097                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1200113193825                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.883243                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.445730                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.445759                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.883243                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.445730                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.445759                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 128824.471233                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 107391.070922                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 107393.871200                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 128824.471233                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 107391.070922                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 107393.871200                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             11266810                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks     12195604                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total     12195604                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks     12195604                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total     12195604                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     12869951                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     12869951                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     12869951                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     12869951                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data      3543764                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total      3543764                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      7220853                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      7220853                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 256991729688                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 256991729688                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data     10764617                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total     10764617                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.670795                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.670795                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 35590.217622                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 35590.217622                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      7220853                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      7220853                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 254587185972                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 254587185972                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.670795                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.670795                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 35257.217668                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 35257.217668                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          193                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data     10350490                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     10350683                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1460                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3952563                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3954029                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    188569908                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 946654127604                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 946842697512                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         1653                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data     14303053                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     14304712                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.883243                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.276344                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.276414                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 129157.471233                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 239503.868149                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 239462.760013                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1460                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3952563                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3954023                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    188083728                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 945337924125                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 945526007853                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.883243                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.276344                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276414                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 128824.471233                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 239170.868149                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 239130.123384                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2682.740163                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          50149659                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        11269610                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.449991                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    19.390878                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000525                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   529.473701                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2130.875059                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.004734                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.129266                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.520233                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.654966                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2800                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          640                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1325                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          752                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       813707802                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      813707802                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 400927097231                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29029.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29029.numOps                      0                       # Number of Ops committed
system.cpu0.thread29029.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            7                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     81438360                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81438367                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            7                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     81438415                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81438422                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     29905771                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      29905774                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     30508474                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30508477                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1673379199355                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1673379199355                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1673379199355                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1673379199355                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111344131                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111344141                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    111946889                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    111946899                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.300000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.268589                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.268589                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.300000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.272526                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.272526                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 55955.059622                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55955.054009                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 54849.652570                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54849.647177                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     47204218                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1013                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           867392                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.420859                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   202.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     25063049                       # number of writebacks
system.cpu1.dcache.writebacks::total         25063049                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5429002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5429002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5429002                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5429002                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     24476769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     24476769                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     25079454                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     25079454                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1217063600393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1217063600393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1333931206469                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1333931206469                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.219830                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.219830                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.224030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.224030                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 49723.213076                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49723.213076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 53188.207625                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53188.207625                       # average overall mshr miss latency
system.cpu1.dcache.replacements              25063049                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            5                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     55900985                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       55900990                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     18696008                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18696011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1381169821959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1381169821959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     74596993                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     74597001                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.375000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.250627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.250627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 73875.119328                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73875.107474                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4956024                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4956024                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     13739984                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13739984                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 930318196221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 930318196221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.184190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184189                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 67708.826751                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67708.826751                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25537375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25537377                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data     11209763                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     11209763                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 292209377396                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 292209377396                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     36747138                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     36747140                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.305051                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.305051                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 26067.400122                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26067.400122                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       472978                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       472978                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data     10736785                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10736785                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 286745404172                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 286745404172                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.292180                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.292180                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 26706.821844                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26706.821844                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data           55                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           55                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       602703                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       602703                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.999909                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.999909                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       602685                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       602685                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 116867606076                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 116867606076                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 193911.589099                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 193911.589099                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.989220                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          106517882                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         25063561                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.249910                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000182                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.989038                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        920638753                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       920638753                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30998424                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30998451                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30998424                       # number of overall hits
system.cpu1.icache.overall_hits::total       30998451                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         2604                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2607                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         2604                       # number of overall misses
system.cpu1.icache.overall_misses::total         2607                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    286517196                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    286517196                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    286517196                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    286517196                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           30                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31001028                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31001058                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           30                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31001028                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31001058                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 110029.645161                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109903.028769                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 110029.645161                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109903.028769                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1136                       # number of writebacks
system.cpu1.icache.writebacks::total             1136                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          959                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1645                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1645                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1645                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1645                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    187077735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    187077735                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    187077735                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    187077735                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 113725.066869                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 113725.066869                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 113725.066869                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 113725.066869                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1136                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30998424                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30998451                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         2604                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2607                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    286517196                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    286517196                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31001028                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31001058                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 110029.645161                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109903.028769                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          959                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1645                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1645                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    187077735                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    187077735                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 113725.066869                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 113725.066869                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          480.653189                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31000099                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1648                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         18810.739684                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.595734                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   480.057455                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001164                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.937612                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.938776                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        248010112                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       248010112                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp       14299305                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     20219549                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     16205897                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq      10765905                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp     10765904                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq     14299305                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         4432                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     75221962                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           75226394                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       178176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   3208103040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          3208281216                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     11361261                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              727120704                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      36442366                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.002721                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.052088                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            36343221     99.73%     99.73% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               99145      0.27%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        36442366                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     33391126782                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        1643355                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    25043787809                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          189                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data     13797107                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total       13797296                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          189                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data     13797107                       # number of overall hits
system.cpu1.l2cache.overall_hits::total      13797296                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1456                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     11266452                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     11267914                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1456                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     11266452                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     11267914                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    185211936                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1220392387665                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1220577599601                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    185211936                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1220392387665                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1220577599601                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         1645                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     25063559                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     25065210                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         1645                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     25063559                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     25065210                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.885106                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.449515                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.449544                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.885106                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.449515                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.449544                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst       127206                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 108320.914842                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 108323.297427                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst       127206                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 108320.914842                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 108323.297427                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     11361259                       # number of writebacks
system.cpu1.l2cache.writebacks::total        11361259                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1456                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     11266452                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     11267908                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1456                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     11266452                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     11267908                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    184727088                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1216640659482                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1216825386570                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    184727088                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1216640659482                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1216825386570                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.885106                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.449515                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.449544                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.885106                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.449515                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.449544                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst       126873                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 107987.914872                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 107990.355137                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst       126873                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 107987.914872                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 107990.355137                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             11361259                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks     12188364                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total     12188364                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks     12188364                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total     12188364                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks     12873085                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total     12873085                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks     12873085                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total     12873085                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data      3522112                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total      3522112                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      7243793                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      7243793                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 255583744749                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 255583744749                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data     10765905                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total     10765905                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.672846                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.672846                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 35283.137543                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 35283.137543                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      7243793                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      7243793                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 253171562013                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 253171562013                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.672846                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.672846                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 34950.137589                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 34950.137589                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          189                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data     10274995                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total     10275184                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1456                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      4022659                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      4024121                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    185211936                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 964808642916                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 964993854852                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         1645                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data     14297654                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total     14299305                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.885106                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.281351                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.281421                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst       127206                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 239843.507221                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 239802.395319                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1456                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      4022659                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      4024115                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    184727088                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 963469097469                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 963653824557                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.885106                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.281351                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.281420                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst       126873                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 239510.507221                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 239469.752867                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2626.482139                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          50142551                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        11363983                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.412410                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    21.073318                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000383                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000525                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   518.134671                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2087.273241                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.005145                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.126498                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.509588                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.641231                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2724                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          640                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1323                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          678                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       813688335                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      813688335                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 400927097231                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-9776.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread-9776.numOps                      0                       # Number of Ops committed
system.cpu1.thread-9776.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            7                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     81447030                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        81447037                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            7                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     81447086                       # number of overall hits
system.cpu2.dcache.overall_hits::total       81447093                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     29900599                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      29900602                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     30503301                       # number of overall misses
system.cpu2.dcache.overall_misses::total     30503304                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1689062184235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1689062184235                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1689062184235                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1689062184235                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111347629                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111347639                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    111950387                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    111950397                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.300000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.268534                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.268534                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.300000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.272472                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.272472                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 56489.242381                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56489.236713                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 55373.095005                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55373.089559                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     50579285                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1741                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           802905                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.995354                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   435.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     25069853                       # number of writebacks
system.cpu2.dcache.writebacks::total         25069853                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5417025                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5417025                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5417025                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5417025                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     24483574                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     24483574                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     25086259                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     25086259                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1233303060907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1233303060907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1350228765826                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1350228765826                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.219884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.219884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.224084                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.224084                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 50372.672752                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50372.672752                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 53823.440387                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 53823.440387                       # average overall mshr miss latency
system.cpu2.dcache.replacements              25069853                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            5                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     55909414                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       55909419                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     18689701                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     18689704                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1398543801588                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1398543801588                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     74599115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     74599123                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.375000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.250535                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.250535                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 74829.650918                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74829.638906                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4945999                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4945999                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data     13743702                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     13743702                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 948239495982                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 948239495982                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.184234                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.184234                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 68994.474413                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 68994.474413                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25537616                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25537618                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data     11210898                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     11210898                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 290518382647                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 290518382647                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     36748514                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     36748516                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.305071                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.305071                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 25913.926132                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25913.926132                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       471026                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       471026                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data     10739872                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total     10739872                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 285063564925                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 285063564925                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.292253                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.292253                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 26542.547707                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26542.547707                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data           56                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           56                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       602702                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       602702                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.999907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.999907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       602685                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       602685                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 116925704919                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 116925704919                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 194007.989114                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 194007.989114                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.989303                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          106533358                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25070365                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.249374                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000179                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.989124                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999979                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        920673541                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       920673541                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30999182                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30999209                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30999182                       # number of overall hits
system.cpu2.icache.overall_hits::total       30999209                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst         2611                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2614                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst         2611                       # number of overall misses
system.cpu2.icache.overall_misses::total         2614                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    330566103                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    330566103                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    330566103                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    330566103                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           30                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     31001793                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31001823                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           30                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     31001793                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31001823                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 126605.171582                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 126459.871079                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 126605.171582                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 126459.871079                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1143                       # number of writebacks
system.cpu2.icache.writebacks::total             1143                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          959                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          959                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst         1652                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1652                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst         1652                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1652                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    213814638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    213814638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    213814638                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    213814638                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 129427.746973                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 129427.746973                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 129427.746973                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 129427.746973                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1143                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30999182                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30999209                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst         2611                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2614                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    330566103                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    330566103                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     31001793                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31001823                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 126605.171582                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 126459.871079                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          959                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst         1652                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1652                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    213814638                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    213814638                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 129427.746973                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 129427.746973                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.654859                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31000864                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1655                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         18731.639879                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.595607                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   480.059252                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001163                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.937616                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938779                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        248016239                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       248016239                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp       14303318                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     20224352                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16193219                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq      10768703                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp     10768702                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq     14303318                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         4453                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     75242376                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           75246829                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       179072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   3208973952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          3209153024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     11346575                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              726180800                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      36434560                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.002712                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.052007                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            36335745     99.73%     99.73% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               98815      0.27%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        36434560                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     33400301143                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy        1650348                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    25050585006                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          196                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data     13818252                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total       13818448                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          196                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data     13818252                       # number of overall hits
system.cpu2.l2cache.overall_hits::total      13818448                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11252111                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11253573                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1456                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11252111                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11253573                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    211896891                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1236521905031                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1236733801922                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    211896891                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1236521905031                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1236733801922                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst         1652                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     25070363                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     25072021                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst         1652                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     25070363                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     25072021                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.881356                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.448821                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.448850                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.881356                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.448821                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.448850                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 145533.578984                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 109892.437520                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 109896.990220                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 145533.578984                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 109892.437520                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 109896.990220                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     11346575                       # number of writebacks
system.cpu2.l2cache.writebacks::total        11346575                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11252111                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11253567                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1456                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11252111                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11253567                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    211412043                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1232774952401                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1232986364444                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    211412043                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1232774952401                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1232986364444                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.881356                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.448821                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.448850                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.881356                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.448821                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.448850                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 145200.578984                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 109559.437549                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 109564.048843                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 145200.578984                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 109559.437549                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 109564.048843                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             11346575                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks     12194085                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total     12194085                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks     12194085                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total     12194085                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks     12874164                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total     12874164                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks     12874164                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total     12874164                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data      3523789                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total      3523789                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      7244914                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      7244914                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 253877910472                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 253877910472                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data     10768703                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total     10768703                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.672775                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.672775                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 35042.225549                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 35042.225549                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      7244914                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      7244914                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 251465354443                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 251465354443                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.672775                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.672775                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 34709.225595                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 34709.225595                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          196                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data     10294463                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total     10294659                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      4007197                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      4008659                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    211896891                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 982643994559                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 982855891450                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst         1652                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data     14301660                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total     14303318                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.881356                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.280191                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.280261                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 145533.578984                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 245219.786938                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 245183.212503                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      4007197                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      4008653                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    211412043                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 981309597958                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 981521010001                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.881356                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.280191                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.280260                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 145200.578984                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 244886.786938                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 244850.579484                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2627.147153                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          50156163                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        11349300                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.419318                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.332275                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.000621                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000525                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   518.218262                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2087.595469                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005208                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.126518                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.509667                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.641393                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2725                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          640                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1321                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          680                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.665283                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       813891620                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      813891620                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 400927097231                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29029.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29029.numOps                      0                       # Number of Ops committed
system.cpu2.thread29029.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            7                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     81471698                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        81471705                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            7                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     81471756                       # number of overall hits
system.cpu3.dcache.overall_hits::total       81471763                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     29875107                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      29875110                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     30477807                       # number of overall misses
system.cpu3.dcache.overall_misses::total     30477810                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1750448744287                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1750448744287                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1750448744287                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1750448744287                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111346805                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111346815                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    111949563                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    111949573                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.300000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.268307                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.268307                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.300000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.272246                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.272246                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 58592.216734                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58592.210850                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 57433.553021                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57433.547367                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     62626396                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1501                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           998773                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.703333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   250.166667                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     25070462                       # number of writebacks
system.cpu3.dcache.writebacks::total         25070462                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5392044                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5392044                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5392044                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5392044                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     24483063                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     24483063                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     25085748                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     25085748                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1295599226776                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1295599226776                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1412387024407                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1412387024407                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.219881                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.219881                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.224081                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.224081                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 52918.183757                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 52918.183757                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 56302.368357                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 56302.368357                       # average overall mshr miss latency
system.cpu3.dcache.replacements              25070462                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            5                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     55932820                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       55932825                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     18665472                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     18665475                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1460345022837                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1460345022837                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     74598292                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     74598300                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.375000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.250213                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.250213                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 78237.776298                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78237.763724                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      4920546                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4920546                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data     13744926                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     13744926                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1010954212155                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1010954212155                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.184253                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.184253                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 73551.084390                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 73551.084390                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25538878                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25538880                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data     11209635                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     11209635                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 290103721450                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 290103721450                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     36748513                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     36748515                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.305036                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.305036                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 25879.854380                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25879.854380                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       471498                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       471498                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data     10738137                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total     10738137                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 284645014621                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 284645014621                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.292206                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.292206                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26507.858358                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26507.858358                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data           58                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           58                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       602700                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       602700                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.999904                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.999904                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       602685                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       602685                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 116787797631                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 116787797631                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 193779.167610                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 193779.167610                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.989388                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          106557513                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         25070974                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.250234                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000178                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.989209                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999979                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        920667558                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       920667558                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30999016                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30999043                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30999016                       # number of overall hits
system.cpu3.icache.overall_hits::total       30999043                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         2628                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2631                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         2628                       # number of overall misses
system.cpu3.icache.overall_misses::total         2631                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    329909427                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    329909427                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    329909427                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    329909427                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           30                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31001644                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31001674                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           30                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31001644                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31001674                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000085                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000085                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 125536.311644                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 125393.168757                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 125536.311644                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 125393.168757                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1150                       # number of writebacks
system.cpu3.icache.writebacks::total             1150                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          969                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          969                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          969                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          969                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         1659                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1659                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         1659                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1659                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    210305484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    210305484                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    210305484                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    210305484                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 126766.415913                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 126766.415913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 126766.415913                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 126766.415913                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1150                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30999016                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30999043                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         2628                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2631                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    329909427                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    329909427                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31001644                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31001674                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 125536.311644                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 125393.168757                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          969                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          969                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         1659                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1659                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    210305484                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    210305484                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 126766.415913                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 126766.415913                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          480.654756                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31000705                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1662                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         18652.650421                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.595607                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   480.059149                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001163                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.937616                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.938779                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        248015054                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       248015054                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp       14304492                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     20203167                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     16138239                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq      10768145                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp     10768144                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq     14304492                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         4474                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     75241963                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           75246437                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       179968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   3209051904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          3209231872                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     11269794                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              721266816                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      36357272                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.002683                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.051728                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            36259727     99.73%     99.73% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               97545      0.27%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        36357272                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     33400743286                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           8.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        1657673                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    25050820437                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          6.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          196                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data     13894280                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total       13894476                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          196                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data     13894280                       # number of overall hits
system.cpu3.l2cache.overall_hits::total      13894476                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1463                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     11176692                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     11178161                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1463                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     11176692                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     11178161                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    208396395                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1297816920634                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1298025317029                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    208396395                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1297816920634                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1298025317029                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         1659                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     25070972                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     25072637                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         1659                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     25070972                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     25072637                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.881857                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.445802                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.445831                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.881857                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.445802                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.445831                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 142444.562543                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 116118.160958                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 116121.544235                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 142444.562543                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 116118.160958                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 116121.544235                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     11269794                       # number of writebacks
system.cpu3.l2cache.writebacks::total        11269794                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1463                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     11176692                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     11178155                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1463                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     11176692                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     11178155                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    207909216                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1294095082531                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1294302991747                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    207909216                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1294095082531                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1294302991747                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.881857                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.445802                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.445831                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.881857                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.445802                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.445831                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 142111.562543                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 115785.160988                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 115788.606594                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 142111.562543                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 115785.160988                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 115788.606594                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             11269794                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks     12197393                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total     12197393                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks     12197393                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total     12197393                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks     12871474                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total     12871474                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks     12871474                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total     12871474                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data      3543067                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total      3543067                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      7225078                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      7225078                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 253343901565                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 253343901565                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data     10768145                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total     10768145                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.670968                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.670968                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 35064.521319                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 35064.521319                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      7225078                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      7225078                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 250937950924                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 250937950924                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.670968                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.670968                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 34731.521365                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 34731.521365                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          196                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data     10351213                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total     10351409                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1463                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3951614                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3953083                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    208396395                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1044473019069                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1044681415464                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         1659                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data     14302827                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total     14304492                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.881857                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.276282                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.276353                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 142444.562543                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 264315.547791                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 264270.043271                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1463                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3951614                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3953077                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    207909216                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1043157131607                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1043365040823                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.881857                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.276282                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276352                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 142111.562543                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 263982.547791                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 263937.444381                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2685.112505                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          50156279                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        11272597                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.449399                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    19.253156                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000525                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   530.679718                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2132.179105                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004700                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.129560                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.520552                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.655545                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2803                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1324                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          755                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.684326                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       813816661                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      813816661                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 400927097231                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15939892                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      39857552                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12793366                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           8553277                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq           28934637                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp          28934634                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15939892                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33521497                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     33800705                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33757672                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     33531324                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               134611198                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430183360                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1442098368                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1440262144                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430602432                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5743146304                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          16342060                       # Total snoops (count)
system.l3bus.snoopTraffic                   498482112                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           61715813                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000180                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 61715811    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        2      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             61715813                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          45271361387                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               11.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7455163372                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7514565985                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7502416654                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7452787187                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.9                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      7070329                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      7163370                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      7148882                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      7073481                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            28456064                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      7070329                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      7163370                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      7148882                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      7073481                       # number of overall hits
system.l3cache.overall_hits::total           28456064                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1460                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      4103087                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1455                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      4103082                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      4103228                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1462                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      4103211                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          16418465                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1460                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      4103087                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1455                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      4103082                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1456                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      4103228                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1462                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      4103211                       # number of overall misses
system.l3cache.overall_misses::total         16418465                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    182203278                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1039856903259                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    178855964                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1054402427751                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    205463255                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1070947319152                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    202010453                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1133627006184                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 4299602189296                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    182203278                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1039856903259                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    178855964                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1054402427751                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    205463255                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1070947319152                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    202010453                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1133627006184                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 4299602189296                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1460                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11173416                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1456                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     11266452                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1456                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11252110                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1463                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     11176692                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        44874529                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1460                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11173416                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1456                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     11266452                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1456                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11252110                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1463                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     11176692                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       44874529                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.367219                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.364186                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.364663                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.367122                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.365875                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.367219                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.364186                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.364663                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.367122                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.365875                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 124796.765753                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 253432.818573                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 122925.061168                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 256978.151485                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 141114.872940                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 261001.172529                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 138174.044460                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 276278.018894                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 261876.015163                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 124796.765753                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 253432.818573                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 122925.061168                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 256978.151485                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 141114.872940                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 261001.172529                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 138174.044460                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 276278.018894                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 261876.015163                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        7788783                       # number of writebacks
system.l3cache.writebacks::total              7788783                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1460                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      4103087                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1455                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      4103082                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      4103228                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1462                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      4103211                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     16418441                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1460                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      4103087                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1455                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      4103082                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1456                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      4103228                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1462                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      4103211                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     16418441                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    172479678                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1012530343839                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    169165664                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1027075901631                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    195766295                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1043619820672                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    192273533                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1106299620924                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 4190255372236                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    172479678                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1012530343839                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    169165664                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1027075901631                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    195766295                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1043619820672                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    192273533                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1106299620924                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 4190255372236                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.367219                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.364186                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.364663                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.367122                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.365874                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.367219                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.364186                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.364663                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.367122                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.365874                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 118136.765753                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 246772.818573                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 116265.061168                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 250318.151485                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 134454.872940                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 254341.172529                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 131514.044460                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 269618.018894                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 255216.397966                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 118136.765753                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 246772.818573                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 116265.061168                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 250318.151485                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 134454.872940                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 254341.172529                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 131514.044460                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 269618.018894                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 255216.397966                       # average overall mshr miss latency
system.l3cache.replacements                  16342060                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     32068769                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     32068769                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     32068769                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     32068769                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12793366                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12793366                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12793366                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12793366                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data      6027181                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data      6050105                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data      6051158                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data      6031346                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total         24159790                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      1193672                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      1193688                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      1193755                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      1193732                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        4774847                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 132554513425                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 130480954582                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 128920858578                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 128805966082                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 520762292667                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      7220853                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      7243793                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      7244913                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      7225078                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total     28934637                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.165309                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.164788                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.164771                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.165221                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.165022                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 111047.685985                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 109309.094656                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 107996.078406                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 107901.912726                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 109063.660609                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      1193672                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      1193688                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      1193755                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      1193732                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      4774847                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 124604657905                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 122530992502                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 120970450278                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 120855710962                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 488961811647                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.165309                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.164788                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.164771                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.165221                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.165022                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 104387.685985                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102649.094656                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 101336.078406                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 101241.912726                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 102403.660609                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1043148                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1113265                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1097724                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1042135                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4296274                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1460                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      2909415                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1455                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      2909394                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      2909473                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1462                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      2909479                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     11643618                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    182203278                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 907302389834                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    178855964                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 923921473169                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    205463255                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 942026460574                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    202010453                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1004821040102                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 3778839896629                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1460                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3952563                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1456                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      4022659                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1456                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      4007197                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1463                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3951614                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15939892                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.736083                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.723251                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.726062                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.736276                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.730470                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 124796.765753                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 311850.454416                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 122925.061168                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 317564.920107                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 141114.872940                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 323779.069465                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 138174.044460                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 345361.159198                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 324541.727204                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1460                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      2909415                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1455                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      2909394                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      2909473                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1462                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      2909479                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     11643594                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    172479678                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 887925685934                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    169165664                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 904544909129                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    195766295                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 922649370394                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    192273533                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 985443909962                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 3701293560589                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.736083                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.723251                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.726062                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.736276                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.730469                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 118136.765753                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 305190.454416                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 116265.061168                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 310904.920107                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 134454.872940                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 317119.069465                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 131514.044460                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 338701.159198                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 317882.396156                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64203.466820                       # Cycle average of tags in use
system.l3cache.tags.total_refs               73318203                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             44862074                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.634303                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15859460363301                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64203.466820                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979667                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979667                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63946                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2735                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        28110                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        32821                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.975739                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1480648762                       # Number of tag accesses
system.l3cache.tags.data_accesses          1480648762                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   7788783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   4103080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   4103074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   4103220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   4103203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000108371709                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       460278                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       460278                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23425683                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7527533                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16418441                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7788783                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16418441                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7788783                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      12.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      66.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2607                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16418441                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7788783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1349409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1379867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1293140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1189566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  171278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  253159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  271181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  316222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  428394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  437542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 294900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 235953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 259545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 253403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 313242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 312254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 275748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 264601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 272822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 297158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 326302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 314065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 302862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 284868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 250277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 273704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 285547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 300801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 302816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 300352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 273744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 258563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 236600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 226602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 212626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 198658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 190875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 183334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 176120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 164773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 155852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 140642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 124473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 130071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 110273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                  79394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                  76888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                  67011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                  73564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                  56125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                  43846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                  41904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                  40996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                  39629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                  37185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                  36512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                  35035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                  54976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                  50898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                  20524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                  19459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                  18758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  17260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  14262                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  84587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  98836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 126372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 149377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 168031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 181684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 196810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 213265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 228597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 243145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 259429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 271965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 286941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 303273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 311703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 326445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 353883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 357732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 133593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 119941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                 109456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                 100971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  93456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  85729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  79402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  72888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  67461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  62836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  57472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  52293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  46500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  40189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  34426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  28199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  23522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  18952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  15382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  12052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   9916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   7923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   7299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   6584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   5952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   5704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   7202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  10257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  12490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  16446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  25683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  44134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  74309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                111778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                152706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                181807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                206626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                221295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                228268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                230617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                229092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                228849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                158227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 85902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 45318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                 21988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  9263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  2707                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       460278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.670638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.521003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       460159     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           92      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           21      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56320-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        460278                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       460278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.921808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.819179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.076253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           344771     74.90%     74.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10647      2.31%     77.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            39808      8.65%     85.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20406      4.43%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            16256      3.53%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             7704      1.67%     95.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             6768      1.47%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             3769      0.82%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             3855      0.84%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             1808      0.39%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             1643      0.36%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              761      0.17%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              777      0.17%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              340      0.07%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              382      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              157      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              135      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               67      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               58      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               15      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               19      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               12      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               13      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39               11      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40               16      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41               10      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::67                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::73                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::83                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        460278                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1050780224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            498482112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2620.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1243.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  400925675331                       # Total gap between requests
system.mem_ctrls.avgGap                      16562.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        93440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    262597120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        93120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    262596736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    262606080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    262604992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    498479104                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 233059.821385844029                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 654974720.501252651215                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 232261.671312604856                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 654973762.721164822578                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 232421.301327252673                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 654997068.703303456306                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 233379.081415139721                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 654994354.993054389954                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1243316041.768146038055                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1460                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      4103087                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      4103082                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1456                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      4103228                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1462                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      4103211                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      7788783                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    117714989                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 858353741614                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    114567786                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 872890355006                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    140202593                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 889468191903                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    137409819                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 952120741344                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 26208275715509                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     80626.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    209197.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     78740.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    212740.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     96292.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    216772.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     93987.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    232042.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3364874.30                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        93440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    262597568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        93120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    262597248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    262606592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    262605504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1050781760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        93440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        93120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       374080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    498482112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    498482112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1460                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      4103087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      4103082                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1456                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      4103228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      4103211                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       16418465                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      7788783                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       7788783                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       233060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    654975838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       232262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    654975040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       232421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    654998346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       233379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    654995632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2620879808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       233060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       232262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       232421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       233379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       933037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1243323544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1243323544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1243323544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       233060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    654975838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       232262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    654975040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       232421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    654998346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       233379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    654995632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3864203353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             16418410                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             7788736                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       525142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       525150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       500701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       500589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       524678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       524766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       501586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       501669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       525078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       524964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       500258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       500384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       525726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       525711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       501376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       501375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       525441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       525327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       501376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       501433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       525666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       525739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       500510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       500374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       525049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       525160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       501236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       501288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       525280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       525142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       500072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       500164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       243376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       243376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       243296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       243286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       243534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       243539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       243241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       243216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       243489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       243493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       243272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       243272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       243522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       243619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       243509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       243501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       243687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       243693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       243305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       243309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       243690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       243750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       243412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       243426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       243573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       243637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       243131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       243124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       243454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       243452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       242828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       242724                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3286152097334                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           54706142120                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       3573342925054                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               200150.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          217642.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             6840334                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            3564372                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            41.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     13802431                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   112.245206                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.555100                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   119.451645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      7322666     53.05%     53.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5992451     43.42%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       143619      1.04%     97.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        51268      0.37%     97.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        43815      0.32%     98.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        69666      0.50%     98.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        17635      0.13%     98.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         8189      0.06%     98.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       153122      1.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     13802431                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1050778240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          498479104                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2620.871029                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1243.316042                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.12                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               42.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    43046387354.884041                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    57229582794.481285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   69061033812.306946                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  29273933101.051056                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 142937722063.781677                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 316390099069.652344                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 18623162186.230671                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  676561920382.617310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1687.493582                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  25612770118                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  36111600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 339202727113                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11643618                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7788783                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8553277                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4774847                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4774847                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       11643618                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     49178990                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     49178990                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               49178990                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   1549263872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   1549263872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1549263872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16418465                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16418465    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16418465                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         21285523242                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30076141372                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       19662186                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     11703596                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        23406                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      6986038                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        6982040                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.942772                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2259154                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2258095                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2254606                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         3489                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          447                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       513689                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        21291                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1203531406                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.290599                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.288305                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1116454044     92.76%     92.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     24367265      2.02%     94.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     13412020      1.11%     95.90% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8390156      0.70%     96.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      9313254      0.77%     97.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2839005      0.24%     97.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3474333      0.29%     97.90% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1161563      0.10%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24119766      2.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1203531406                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249991616                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     349744881                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          128238388                       # Number of memory references committed
system.switch_cpus0.commit.loads             91491220                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          19570914                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         186746577                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          247697459                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2252813                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    136076825     38.91%     38.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      6294863      1.80%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      1146916      0.33%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      2863584      0.82%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     27044246      7.73%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2309854      0.66%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     44921462     12.84%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     39559381     11.31%     74.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6809439      1.95%     76.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     51931839     14.85%     91.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     29937729      8.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    349744881                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24119766                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8594434                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1148675338                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         25361833                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     20951676                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         22733                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      6965576                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2134                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     350557013                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        10745                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           91611480                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36756707                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                55442                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        72673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             251083505                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           19662186                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11495800                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1203508500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          49696                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         31000608                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         1352                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1203606021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.291805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.371865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1141099125     94.81%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3912664      0.33%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6392265      0.53%     95.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8188457      0.68%     96.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         3528419      0.29%     96.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         4636029      0.39%     97.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4889989      0.41%     97.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4350841      0.36%     97.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        26608232      2.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1203606021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.016331                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.208544                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31000608                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  115                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16411698                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         202931                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2256                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         54294                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache        665963                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 400927107231                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         22733                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        15995210                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      603866654                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         37766302                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    545955115                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     350387536                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       609625                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8402248                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      58258561                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     475411624                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    343245090                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          926527037                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       380793449                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        296873357                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    342574593                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          670494                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        113462033                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1529670210                       # The number of ROB reads
system.switch_cpus0.rob.writes              700591914                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249991616                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          349744881                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       19662583                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     11703725                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        23411                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      6986213                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6982171                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.942143                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2259182                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2258190                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2254641                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         3549                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          447                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       514445                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        21289                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1203542580                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.290596                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.288149                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1116428447     92.76%     92.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     24385139      2.03%     94.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     13449960      1.12%     95.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      8375226      0.70%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9315000      0.77%     97.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2832676      0.24%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3484017      0.29%     97.90% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1170258      0.10%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24101857      2.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1203542580                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249991616                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     349744881                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          128238388                       # Number of memory references committed
system.switch_cpus1.commit.loads             91491220                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19570914                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         186746577                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          247697459                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2252813                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    136076825     38.91%     38.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      6294863      1.80%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      1146916      0.33%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      2863584      0.82%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     27044246      7.73%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2309854      0.66%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     44921462     12.84%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     39559381     11.31%     74.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6809439      1.95%     76.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     51931839     14.85%     91.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     29937729      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    349744881                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24101857                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8593943                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1148686991                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25370574                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     20943043                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         22760                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      6965630                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2141                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     350558136                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        10748                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           91611929                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36756770                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                55435                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        72975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             251085822                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           19662583                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11495994                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1203519461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          49764                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         31001028                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         1350                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1203617318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.291805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.371889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1141114581     94.81%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3910291      0.32%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6361005      0.53%     95.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8230435      0.68%     96.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3522381      0.29%     96.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         4662239      0.39%     97.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4857977      0.40%     97.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4318314      0.36%     97.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        26640095      2.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1203617318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.016331                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.208546                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31001028                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  111                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           16412087                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         203372                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2272                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         54254                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache        675790                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 400927107231                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         22760                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        15988722                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      605671704                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         37730327                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    544203798                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     350388380                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       609426                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8388677                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      58390887                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     473461676                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    343245552                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          926527790                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       380792316                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        296874949                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    342574593                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          670956                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        113755011                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1529700049                       # The number of ROB reads
system.switch_cpus1.rob.writes              700593546                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249991616                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          349744881                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       19663072                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     11704105                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        23416                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6986327                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6982258                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.941758                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2259238                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2258194                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2254681                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         3513                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          457                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       513605                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        21290                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1203496882                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.290617                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.288103                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1116392853     92.76%     92.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     24350453      2.02%     94.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     13443647      1.12%     95.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      8395746      0.70%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      9338042      0.78%     97.38% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2834200      0.24%     97.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3482821      0.29%     97.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1161030      0.10%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24098090      2.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1203496882                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     349757009                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          128242900                       # Number of memory references committed
system.switch_cpus2.commit.loads             91494356                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19571554                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         186752785                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          247706387                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2252877                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    136081785     38.91%     38.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      6295215      1.80%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      1146980      0.33%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      2863744      0.82%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27044982      7.73%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      2309950      0.66%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     44922710     12.84%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     39560789     11.31%     74.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6809695      1.95%     76.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     51933567     14.85%     91.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     29938849      8.56%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    349757009                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24098090                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8620243                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1148613334                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         25319807                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     20995374                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         22758                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      6965719                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2145                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     350569039                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        10774                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           91614672                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36758061                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                55438                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        77771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             251092377                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           19663072                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11496177                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1203468866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          49768                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         31001793                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes         1357                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1203571523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.291824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.371906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1141067509     94.81%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3909026      0.32%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6384078      0.53%     95.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8190901      0.68%     96.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         3535746      0.29%     96.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         4635361      0.39%     97.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         4888069      0.41%     97.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4354064      0.36%     97.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        26606769      2.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1203571523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.016332                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.208551                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           31001794                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  113                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           16412718                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         203033                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2260                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         54143                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache        618156                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 400927107231                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         22758                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        15995404                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      611031389                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         37756598                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    538765367                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     350399403                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       586535                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8432477                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      57078403                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     469395886                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    343256486                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          926556683                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       380805161                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        296882715                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    342586589                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          669890                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        113679455                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1529669406                       # The number of ROB reads
system.switch_cpus2.rob.writes              700616030                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          349757009                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       19663039                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     11704116                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        23419                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      6986230                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        6982201                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.942329                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2259217                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2258201                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2254673                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         3528                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          448                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       514787                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        21295                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1203489298                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.290619                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.288288                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1116408281     92.76%     92.76% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     24361363      2.02%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     13414738      1.11%     95.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      8386507      0.70%     96.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9323421      0.77%     97.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2842261      0.24%     97.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3478593      0.29%     97.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1162975      0.10%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24111159      2.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1203489298                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249999995                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     349757004                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          128242898                       # Number of memory references committed
system.switch_cpus3.commit.loads             91494355                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19571554                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         186752781                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          247706385                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2252877                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    136081785     38.91%     38.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      6295215      1.80%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      1146980      0.33%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2863744      0.82%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     27044982      7.73%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      2309950      0.66%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     44922707     12.84%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     39560788     11.31%     74.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6809695      1.95%     76.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     51933567     14.85%     91.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     29938848      8.56%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    349757004                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24111159                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8572284                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1148654208                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25441661                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     20873185                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         22744                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      6965720                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2143                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     350570146                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        10742                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           91614813                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36758246                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                55442                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        73161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             251092634                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           19663039                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11496091                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1203466058                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          49736                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         31001644                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         1359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1203564089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.291827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.371778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1141038010     94.80%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3912642      0.33%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6373949      0.53%     95.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8229533      0.68%     96.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         3531446      0.29%     96.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4678302      0.39%     97.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4864896      0.40%     97.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4306384      0.36%     97.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        26628927      2.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1203564089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.016332                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.208551                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31001645                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  112                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16260339926457                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           16413646                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         203561                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2260                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         54504                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache        806922                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 400927107231                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         22744                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        15970854                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      608804282                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         37737941                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    541028261                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     350400639                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       646250                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8376033                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      61927138                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     466748031                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    343258075                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          926560688                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       380808522                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        296882509                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    342586589                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          671486                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        113456572                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1529649930                       # The number of ROB reads
system.switch_cpus3.rob.writes              700618538                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249999995                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          349757004                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
