============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  11:32:25 am
  Module:                 b15
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                    Pin                               Type       Fanout Load Slew Delay Arrival   
                                                                        (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------------
(clock CLOCK)                                      launch                                     0 R 
InstQueueRd_Addr_reg[3]/CK                                                    100    +0       0 R 
InstQueueRd_Addr_reg[3]/QN                         DFFRX2LVT         15  5.8   56  +262     262 F 
g56795__7482/B                                                                       +0     262   
g56795__7482/Y                                     NOR2X1LVT         15  5.4  175  +127     388 R 
g56723__6783/B                                                                       +0     388   
g56723__6783/Y                                     NAND2X1LVT         2  0.8   66  +113     502 F 
g56671/A                                                                             +0     502   
g56671/Y                                           INVX1LVT           7  2.6   50   +57     558 R 
g56589__6131/A1                                                                      +0     558   
g56589__6131/Y                                     AOI221X1LVT        1  0.4   81   +83     641 F 
g56576__8428/B0                                                                      +0     641   
g56576__8428/Y                                     OAI21X1LVT         2  0.6   50   +50     691 R 
g56562__2883/A                                                                       +0     691   
g56562__2883/Y                                     MXI2XLLVT          2  0.8   95   +92     783 F 
g56559/A                                                                             +0     783   
g56559/Y                                           INVX1LVT           4  1.4   38   +61     844 R 
g56519__5122/B                                                                       +0     844   
g56519__5122/Y                                     MX2XLLVT           2  0.8   29  +102     946 R 
final_adder_sub_357_67_Y_add_360_67_g1316/B                                          +0     946   
final_adder_sub_357_67_Y_add_360_67_g1316/Y        NOR2X1LVT          2  0.8   37   +29     975 F 
final_adder_sub_357_67_Y_add_360_67_g1255/A0                                         +0     975   
final_adder_sub_357_67_Y_add_360_67_g1255/Y        OAI21X1LVT         2  0.9   53   +59    1034 R 
final_adder_sub_357_67_Y_add_360_67_g1254/A                                          +0    1034   
final_adder_sub_357_67_Y_add_360_67_g1254/Y        INVX1LVT           1  0.2   16   +34    1068 F 
final_adder_sub_357_67_Y_add_360_67_g2/A1                                            +0    1068   
final_adder_sub_357_67_Y_add_360_67_g2/Y           OA21X1LVT          2  0.8   24   +80    1148 F 
final_adder_sub_357_67_Y_add_360_67_g1248/A1                                         +0    1148   
final_adder_sub_357_67_Y_add_360_67_g1248/Y        OAI21X1LVT         3  0.9   53   +47    1196 R 
g79601/AN                                                                            +0    1196   
g79601/Y                                           NOR3BX1LVT         2  0.8   68  +105    1300 R 
final_adder_sub_357_67_Y_add_360_67_g1243/A1                                         +0    1300   
final_adder_sub_357_67_Y_add_360_67_g1243/Y        AOI21X1LVT         3  1.0   70   +80    1381 F 
final_adder_sub_357_67_Y_add_360_67_g1239/B                                          +0    1381   
final_adder_sub_357_67_Y_add_360_67_g1239/Y        NOR2BX1LVT         1  0.4   34   +50    1431 R 
final_adder_sub_357_67_Y_add_360_67_g1236/B                                          +0    1431   
final_adder_sub_357_67_Y_add_360_67_g1236/Y        NOR2X1LVT          3  1.2   36   +35    1466 F 
final_adder_sub_357_67_Y_add_360_67_g1228/D                                          +0    1466   
final_adder_sub_357_67_Y_add_360_67_g1228/Y        NOR4X1LVT          1  0.4   75   +56    1522 R 
final_adder_sub_357_67_Y_add_360_67_g1224/B                                          +0    1522   
final_adder_sub_357_67_Y_add_360_67_g1224/Y        NOR2X1LVT          3  1.2   38   +55    1577 F 
final_adder_sub_357_67_Y_add_360_67_g1220/D                                          +0    1577   
final_adder_sub_357_67_Y_add_360_67_g1220/Y        NOR4BX1LVT         1  0.2   64   +50    1627 R 
final_adder_sub_357_67_Y_add_360_67_g1217/B                                          +0    1627   
final_adder_sub_357_67_Y_add_360_67_g1217/Y        OR2X1LVT           3  1.1   24   +66    1693 R 
final_adder_sub_357_67_Y_add_360_67_g1212/B                                          +0    1693   
final_adder_sub_357_67_Y_add_360_67_g1212/Y        NAND2X1LVT         1  0.4   38   +36    1729 F 
final_adder_sub_357_67_Y_add_360_67_g1207/D                                          +0    1729   
final_adder_sub_357_67_Y_add_360_67_g1207/Y        NAND4BX1LVT        2  0.9   40   +36    1764 R 
final_adder_sub_357_67_Y_add_360_67_g1203/B                                          +0    1764   
final_adder_sub_357_67_Y_add_360_67_g1203/Y        NAND2X1LVT         3  1.0   56   +54    1819 F 
final_adder_sub_357_67_Y_add_360_67_g1195/D                                          +0    1819   
final_adder_sub_357_67_Y_add_360_67_g1195/Y        NOR4X1LVT          1  0.4   76   +64    1883 R 
g79599/D                                                                             +0    1883   
g79599/Y                                           NOR4BBX1LVT        2  0.8   40   +55    1938 F 
final_adder_sub_357_67_Y_add_360_67_g1187/A1                                         +0    1938   
final_adder_sub_357_67_Y_add_360_67_g1187/Y        OAI21X1LVT         2  0.7   49   +51    1989 R 
final_adder_sub_357_67_Y_add_360_67_g1184/A1N                                        +0    1989   
final_adder_sub_357_67_Y_add_360_67_g1184/Y        OAI2BB1X1LVT       1  0.6   25   +89    2078 R 
final_adder_sub_357_67_Y_add_360_67_g1183/CI                                         +0    2078   
final_adder_sub_357_67_Y_add_360_67_g1183/CO       ADDFX1LVT          1  0.5   24  +114    2193 R 
final_adder_sub_357_67_Y_add_360_67_g1182/B                                          +0    2193   
final_adder_sub_357_67_Y_add_360_67_g1182/Y        XOR2XLLVT          2  0.8   29   +81    2274 R 
g77934__2398/A1                                                                      +0    2274   
g77934__2398/Y                                     AOI221X1LVT        1  0.4   88   +73    2347 F 
g77713__4733/A1                                                                      +0    2347   
g77713__4733/Y                                     OAI22X1LVT         1  0.2   65   +72    2418 R 
InstAddrPointer_reg[31]/D                     <<<  DFFRX1LVT                         +0    2418   
InstAddrPointer_reg[31]/CK                         setup                      100   +71    2490 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLOCK)                                      capture                                 2500 R 
                                                   uncertainty                      -10    2490 R 
--------------------------------------------------------------------------------------------------
Cost Group   : 'CLOCK' (path_group 'CLOCK')
Timing slack :       0ps 
Start-point  : InstQueueRd_Addr_reg[3]/CK
End-point    : InstAddrPointer_reg[31]/D

