{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 3250 -y 960 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 3250 -y 980 -defaultsOSRD
preplace port UART_1_0 -pg 1 -lvl 10 -x 3250 -y 1000 -defaultsOSRD
preplace port SSbar_0 -pg 1 -lvl 10 -x 3250 -y 600 -defaultsOSRD
preplace port MOSI_0 -pg 1 -lvl 10 -x 3250 -y 640 -defaultsOSRD
preplace port SCK_0 -pg 1 -lvl 10 -x 3250 -y 620 -defaultsOSRD
preplace port MISO_0 -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 220 -y 1010 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 2 -x 630 -y 860 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -x 2720 -y 150 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 630 -y 660 -defaultsOSRD
preplace inst CZT_SPI_Comm_0 -pg 1 -lvl 5 -x 1710 -y 630 -defaultsOSRD
preplace inst Serial_to_Parallel_0 -pg 1 -lvl 6 -x 2100 -y 350 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -x 2370 -y 380 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 990 -y 740 -defaultsOSRD
preplace inst FIFO_Full_Empty -pg 1 -lvl 4 -x 1350 -y 390 -defaultsOSRD
preplace inst FIFO_Read_Data -pg 1 -lvl 4 -x 1350 -y 210 -defaultsOSRD
preplace inst Cmd_Out -pg 1 -lvl 4 -x 1350 -y 720 -defaultsOSRD
preplace inst CZT_WR_Req -pg 1 -lvl 4 -x 1350 -y 560 -defaultsOSRD -resize 240 116
preplace inst CZT_Data_RW -pg 1 -lvl 4 -x 1350 -y 880 -defaultsOSRD -resize 240 116
preplace inst FIFO_ILA -pg 1 -lvl 9 -x 3130 -y 380 -defaultsOSRD
preplace inst Time_Stamp_0 -pg 1 -lvl 6 -x 2100 -y 160 -defaultsOSRD
preplace inst CZT_SPI_Comm_ILA -pg 1 -lvl 9 -x 3130 -y 750 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK1 1 1 5 460 990 830 950 1180 300 1510 300 1950
preplace netloc Serial_to_Parallel_0_Parallel 1 6 3 2270 290 NJ 290 2930J
preplace netloc Time_Stamp_0_Cycle_count 1 6 3 2250 300 NJ 300 2940J
preplace netloc xlconcat_0_dout 1 7 2 2470 10 3030J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 450 640n
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 1 810 640n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 6 820 940 1150 120 1520 120 1930 80 NJ 80 2480
preplace netloc CZT_SPI_Comm_0_SSbar 1 5 5 1890J 620 NJ 620 NJ 620 2930 600 NJ
preplace netloc CZT_SPI_Comm_0_MOSI 1 5 5 NJ 630 NJ 630 NJ 630 2980 630 3230J
preplace netloc CZT_SPI_Comm_0_SCK 1 5 5 1950J 610 NJ 610 NJ 610 2940J 620 NJ
preplace netloc MISO_1 1 0 9 NJ 510 NJ 510 NJ 510 1170J 480 1540 460 NJ 460 NJ 460 NJ 460 3000
preplace netloc m_axis_tlast_wire 1 4 5 1550 480 1910 480 NJ 480 2500 330 3000J
preplace netloc fifo_generator_0_prog_full 1 4 5 NJ 380 1900J 470 NJ 470 2520J 450 2920
preplace netloc fifo_generator_0_prog_empty 1 4 5 NJ 420 1890J 450 2260J 310 2490J 320 2980
preplace netloc fifo_generator_0_dout 1 4 5 NJ 200 1940J 240 NJ 240 2510 310 2970J
preplace netloc FIFO_Read_Data_gpio2_io_o 1 4 5 NJ 240 1920J 250 NJ 250 2520 340 NJ
preplace netloc CZT_SPI_Comm_0_data_read 1 4 5 1550J 790 1870 770 NJ 770 NJ 770 N
preplace netloc CZT_SPI_Comm_0_read_value_out 1 5 1 1880 350n
preplace netloc CZT_SPI_Comm_0_rd_avail 1 1 8 440J 970 NJ 970 1190J 800 NJ 800 1890 790 NJ 790 NJ 790 N
preplace netloc CZT_SPI_Comm_0_event_avail 1 5 4 1930 540 NJ 540 NJ 540 N
preplace netloc Net 1 4 1 1500 620n
preplace netloc CZT_WR_Req_gpio_io_o 1 4 1 1530 553n
preplace netloc CZT_WR_Req_gpio2_io_o 1 4 5 1490 810 NJ 810 NJ 810 NJ 810 N
preplace netloc CZT_Data_RW_gpio2_io_o 1 4 1 1530 660n
preplace netloc fifo_generator_0_wr_ack 1 8 1 3020 100n
preplace netloc fifo_generator_0_overflow 1 8 1 3010 120n
preplace netloc fifo_generator_0_rd_data_count 1 8 1 2990 140n
preplace netloc fifo_generator_0_wr_data_count 1 8 1 2950 160n
preplace netloc Time_Stamp_0_overflow 1 6 3 2270 230 2480J 520 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 2 20 860 420
preplace netloc processing_system7_0_FCLK_CLK2 1 1 8 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 NJ 1080 2960
preplace netloc processing_system7_0_DDR 1 1 9 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ 960 NJ
preplace netloc axi_interconnect_0_M03_AXI 1 3 1 1170 760n
preplace netloc axi_interconnect_0_M02_AXI 1 3 1 1140 370n
preplace netloc processing_system7_0_UART_1 1 1 9 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 9 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 N 700
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 430 820n
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1170 541n
preplace netloc axi_interconnect_0_M04_AXI 1 3 1 1160 190n
preplace netloc S00_AXI_1 1 2 1 800 600n
levelinfo -pg 1 0 220 630 990 1350 1710 2100 2370 2720 3130 3250
pagesize -pg 1 -db -bbox -sgen -110 0 3370 1160
"
}
{
   "da_clkrst_cnt":"8",
   "da_ps7_cnt":"1"
}
