
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -255.75

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -20.68

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.68

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.53   17.71   35.87   35.87 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.71    0.01   35.89 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.74    7.22   43.11 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.74    0.01   43.12 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.12   data arrival time
-----------------------------------------------------------------------------
                                 34.72   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.82   30.02   42.87   42.87 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.02    0.12   42.99 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.72   75.89   68.69  111.68 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.89    0.08  111.76 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.05   18.64   42.15  153.91 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.64    0.02  153.92 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.65   21.70  175.63 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.65    0.00  175.63 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.69   11.35   19.96  195.59 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.36    0.15  195.74 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.56   16.27   20.32  216.06 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.27    0.06  216.12 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.33   24.34  240.46 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.33    0.02  240.49 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.80    9.10   28.19  268.68 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.10    0.01  268.68 ^ resp_msg[13] (out)
                                268.68   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.68   data arrival time
-----------------------------------------------------------------------------
                                -20.68   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.82   30.02   42.87   42.87 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.02    0.12   42.99 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.72   75.89   68.69  111.68 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.89    0.08  111.76 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.05   18.64   42.15  153.91 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.64    0.02  153.92 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.65   21.70  175.63 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.65    0.00  175.63 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.69   11.35   19.96  195.59 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.36    0.15  195.74 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.56   16.27   20.32  216.06 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.27    0.06  216.12 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.17   11.33   24.34  240.46 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.33    0.02  240.49 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.80    9.10   28.19  268.68 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.10    0.01  268.68 ^ resp_msg[13] (out)
                                268.68   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.68   data arrival time
-----------------------------------------------------------------------------
                                -20.68   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  42.1%
Combinational          1.70e-04   1.53e-04   2.17e-08   3.23e-04  57.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.77e-04   2.70e-08   5.58e-04 100.0%
                          68.3%      31.7%       0.0%
