module register #(HEIGHT=8, WIDTH=192)(
    input clk,  // clock
    input rst,  // reset
    input wr,
    input data[HEIGHT][WIDTH],
    output out[HEIGHT][WIDTH]
  ) {
  
  dff reg[HEIGHT][WIDTH](.clk(clk), .rst(rst));
   
  always {
    if (wr == 1) {
      reg.d = data;
    } else {
      reg.d = reg.q;
    }
    
    out = reg.q;
  }
}
