
Project_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000420c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08004348  08004348  00014348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004424  08004424  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08004424  08004424  00014424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800442c  0800442c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800442c  0800442c  0001442c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004430  08004430  00014430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08004434  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000080  080044b4  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ec  080044b4  000201ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad7d  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c8a  00000000  00000000  0002ae26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  0002cab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b78  00000000  00000000  0002d6f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017632  00000000  00000000  0002e268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c28b  00000000  00000000  0004589a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009394b  00000000  00000000  00051b25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5470  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003aec  00000000  00000000  000e54c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000080 	.word	0x20000080
 8000158:	00000000 	.word	0x00000000
 800015c:	08004330 	.word	0x08004330

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000084 	.word	0x20000084
 8000178:	08004330 	.word	0x08004330

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <Bin2Ascii>:
void espera (int t) {
	for(int  i = 0; i < t; i++){
	}
}

void Bin2Ascii(unsigned short numero, unsigned char* cadena) {
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	6039      	str	r1, [r7, #0]
 800048e:	80fb      	strh	r3, [r7, #6]
	unsigned short parcial, j, cociente, divisor;
	
	parcial = numero;
 8000490:	88fb      	ldrh	r3, [r7, #6]
 8000492:	81fb      	strh	r3, [r7, #14]
	divisor = 10000;
 8000494:	f242 7310 	movw	r3, #10000	; 0x2710
 8000498:	817b      	strh	r3, [r7, #10]
	*(cadena) = ' ';
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	2220      	movs	r2, #32
 800049e:	701a      	strb	r2, [r3, #0]
	for(j = 1; j < 6; j++) {
 80004a0:	2301      	movs	r3, #1
 80004a2:	81bb      	strh	r3, [r7, #12]
 80004a4:	e01d      	b.n	80004e2 <Bin2Ascii+0x5e>
		cociente = parcial / divisor;
 80004a6:	89fa      	ldrh	r2, [r7, #14]
 80004a8:	897b      	ldrh	r3, [r7, #10]
 80004aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ae:	813b      	strh	r3, [r7, #8]
		*(cadena + j) = '0' + (unsigned char) cociente;
 80004b0:	893b      	ldrh	r3, [r7, #8]
 80004b2:	b2da      	uxtb	r2, r3
 80004b4:	89bb      	ldrh	r3, [r7, #12]
 80004b6:	6839      	ldr	r1, [r7, #0]
 80004b8:	440b      	add	r3, r1
 80004ba:	3230      	adds	r2, #48	; 0x30
 80004bc:	b2d2      	uxtb	r2, r2
 80004be:	701a      	strb	r2, [r3, #0]
		parcial = parcial - (cociente * divisor);
 80004c0:	893b      	ldrh	r3, [r7, #8]
 80004c2:	897a      	ldrh	r2, [r7, #10]
 80004c4:	fb02 f303 	mul.w	r3, r2, r3
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	89fa      	ldrh	r2, [r7, #14]
 80004cc:	1ad3      	subs	r3, r2, r3
 80004ce:	81fb      	strh	r3, [r7, #14]
		divisor = divisor / 10;
 80004d0:	897b      	ldrh	r3, [r7, #10]
 80004d2:	4a0a      	ldr	r2, [pc, #40]	; (80004fc <Bin2Ascii+0x78>)
 80004d4:	fba2 2303 	umull	r2, r3, r2, r3
 80004d8:	08db      	lsrs	r3, r3, #3
 80004da:	817b      	strh	r3, [r7, #10]
	for(j = 1; j < 6; j++) {
 80004dc:	89bb      	ldrh	r3, [r7, #12]
 80004de:	3301      	adds	r3, #1
 80004e0:	81bb      	strh	r3, [r7, #12]
 80004e2:	89bb      	ldrh	r3, [r7, #12]
 80004e4:	2b05      	cmp	r3, #5
 80004e6:	d9de      	bls.n	80004a6 <Bin2Ascii+0x22>
	}
	*(cadena + 6) = 0;
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	3306      	adds	r3, #6
 80004ec:	2200      	movs	r2, #0
 80004ee:	701a      	strb	r2, [r3, #0]
}
 80004f0:	bf00      	nop
 80004f2:	3714      	adds	r7, #20
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bc80      	pop	{r7}
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	cccccccd 	.word	0xcccccccd

08000500 <_write>:
//Biblioteca de funciones auxiliares
#include <stdio.h>
void espera(int t);
void Bin2Ascii(unsigned short numero, unsigned char* cadena);
extern UART_HandleTypeDef huart2;
int _write(int file, char *ptr, int len) {
 8000500:	b580      	push	{r7, lr}
 8000502:	b086      	sub	sp, #24
 8000504:	af00      	add	r7, sp, #0
 8000506:	60f8      	str	r0, [r7, #12]
 8000508:	60b9      	str	r1, [r7, #8]
 800050a:	607a      	str	r2, [r7, #4]
	int i = 0;
 800050c:	2300      	movs	r3, #0
 800050e:	617b      	str	r3, [r7, #20]
	for(i = 0; i < len; i++)
 8000510:	2300      	movs	r3, #0
 8000512:	617b      	str	r3, [r7, #20]
 8000514:	e00b      	b.n	800052e <_write+0x2e>
		HAL_UART_Transmit(&huart2, ptr++, 1, 1000);
 8000516:	68b9      	ldr	r1, [r7, #8]
 8000518:	1c4b      	adds	r3, r1, #1
 800051a:	60bb      	str	r3, [r7, #8]
 800051c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000520:	2201      	movs	r2, #1
 8000522:	4807      	ldr	r0, [pc, #28]	; (8000540 <_write+0x40>)
 8000524:	f002 fd07 	bl	8002f36 <HAL_UART_Transmit>
	for(i = 0; i < len; i++)
 8000528:	697b      	ldr	r3, [r7, #20]
 800052a:	3301      	adds	r3, #1
 800052c:	617b      	str	r3, [r7, #20]
 800052e:	697a      	ldr	r2, [r7, #20]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	429a      	cmp	r2, r3
 8000534:	dbef      	blt.n	8000516 <_write+0x16>
	return len;
 8000536:	687b      	ldr	r3, [r7, #4]
}
 8000538:	4618      	mov	r0, r3
 800053a:	3718      	adds	r7, #24
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	20000170 	.word	0x20000170

08000544 <EXTI15_10_IRQHandler>:
	TIM2 -> CCR1 = 45;
	playing_melody = 1;
	sound = 1;
}

void EXTI15_10_IRQHandler(void) {
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
	if(EXTI -> PR != 0) {
 8000548:	4b0e      	ldr	r3, [pc, #56]	; (8000584 <EXTI15_10_IRQHandler+0x40>)
 800054a:	695b      	ldr	r3, [r3, #20]
 800054c:	2b00      	cmp	r3, #0
 800054e:	d014      	beq.n	800057a <EXTI15_10_IRQHandler+0x36>
		game_running = 0;
 8000550:	4b0d      	ldr	r3, [pc, #52]	; (8000588 <EXTI15_10_IRQHandler+0x44>)
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
		option++;
 8000556:	4b0d      	ldr	r3, [pc, #52]	; (800058c <EXTI15_10_IRQHandler+0x48>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	3301      	adds	r3, #1
 800055c:	4a0b      	ldr	r2, [pc, #44]	; (800058c <EXTI15_10_IRQHandler+0x48>)
 800055e:	6013      	str	r3, [r2, #0]
		if(option > 1)
 8000560:	4b0a      	ldr	r3, [pc, #40]	; (800058c <EXTI15_10_IRQHandler+0x48>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	2b01      	cmp	r3, #1
 8000566:	dd02      	ble.n	800056e <EXTI15_10_IRQHandler+0x2a>
			option = 0;
 8000568:	4b08      	ldr	r3, [pc, #32]	; (800058c <EXTI15_10_IRQHandler+0x48>)
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
		EXTI -> PR |= (1 << 13);
 800056e:	4b05      	ldr	r3, [pc, #20]	; (8000584 <EXTI15_10_IRQHandler+0x40>)
 8000570:	695b      	ldr	r3, [r3, #20]
 8000572:	4a04      	ldr	r2, [pc, #16]	; (8000584 <EXTI15_10_IRQHandler+0x40>)
 8000574:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000578:	6153      	str	r3, [r2, #20]
	}
}
 800057a:	bf00      	nop
 800057c:	46bd      	mov	sp, r7
 800057e:	bc80      	pop	{r7}
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	40010400 	.word	0x40010400
 8000588:	20000008 	.word	0x20000008
 800058c:	200001b4 	.word	0x200001b4

08000590 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
	if(option == 0) {
 8000594:	4b2d      	ldr	r3, [pc, #180]	; (800064c <TIM4_IRQHandler+0xbc>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2b00      	cmp	r3, #0
 800059a:	d153      	bne.n	8000644 <TIM4_IRQHandler+0xb4>
		if((TIM4 -> SR & (1 << 2)) != 0) {
 800059c:	4b2c      	ldr	r3, [pc, #176]	; (8000650 <TIM4_IRQHandler+0xc0>)
 800059e:	691b      	ldr	r3, [r3, #16]
 80005a0:	f003 0304 	and.w	r3, r3, #4
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d016      	beq.n	80005d6 <TIM4_IRQHandler+0x46>
			winner = 1;
 80005a8:	4b2a      	ldr	r3, [pc, #168]	; (8000654 <TIM4_IRQHandler+0xc4>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	601a      	str	r2, [r3, #0]
			reaction_time_winner = TIM4 -> CCR2;
 80005ae:	4b28      	ldr	r3, [pc, #160]	; (8000650 <TIM4_IRQHandler+0xc0>)
 80005b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80005b2:	461a      	mov	r2, r3
 80005b4:	4b28      	ldr	r3, [pc, #160]	; (8000658 <TIM4_IRQHandler+0xc8>)
 80005b6:	601a      	str	r2, [r3, #0]
			TIM4 -> SR &= ~(1 << 2);
 80005b8:	4b25      	ldr	r3, [pc, #148]	; (8000650 <TIM4_IRQHandler+0xc0>)
 80005ba:	691b      	ldr	r3, [r3, #16]
 80005bc:	4a24      	ldr	r2, [pc, #144]	; (8000650 <TIM4_IRQHandler+0xc0>)
 80005be:	f023 0304 	bic.w	r3, r3, #4
 80005c2:	6113      	str	r3, [r2, #16]
			random_time = reaction_time_winner * 10;
 80005c4:	4b24      	ldr	r3, [pc, #144]	; (8000658 <TIM4_IRQHandler+0xc8>)
 80005c6:	681a      	ldr	r2, [r3, #0]
 80005c8:	4613      	mov	r3, r2
 80005ca:	009b      	lsls	r3, r3, #2
 80005cc:	4413      	add	r3, r2
 80005ce:	005b      	lsls	r3, r3, #1
 80005d0:	461a      	mov	r2, r3
 80005d2:	4b22      	ldr	r3, [pc, #136]	; (800065c <TIM4_IRQHandler+0xcc>)
 80005d4:	601a      	str	r2, [r3, #0]
		}
		if((TIM4 -> SR & (1 << 1)) != 0) {
 80005d6:	4b1e      	ldr	r3, [pc, #120]	; (8000650 <TIM4_IRQHandler+0xc0>)
 80005d8:	691b      	ldr	r3, [r3, #16]
 80005da:	f003 0302 	and.w	r3, r3, #2
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d016      	beq.n	8000610 <TIM4_IRQHandler+0x80>
			winner = 2;
 80005e2:	4b1c      	ldr	r3, [pc, #112]	; (8000654 <TIM4_IRQHandler+0xc4>)
 80005e4:	2202      	movs	r2, #2
 80005e6:	601a      	str	r2, [r3, #0]
			reaction_time_winner = TIM4 -> CCR1;
 80005e8:	4b19      	ldr	r3, [pc, #100]	; (8000650 <TIM4_IRQHandler+0xc0>)
 80005ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005ec:	461a      	mov	r2, r3
 80005ee:	4b1a      	ldr	r3, [pc, #104]	; (8000658 <TIM4_IRQHandler+0xc8>)
 80005f0:	601a      	str	r2, [r3, #0]
			TIM4 -> SR &= ~(1 << 1);
 80005f2:	4b17      	ldr	r3, [pc, #92]	; (8000650 <TIM4_IRQHandler+0xc0>)
 80005f4:	691b      	ldr	r3, [r3, #16]
 80005f6:	4a16      	ldr	r2, [pc, #88]	; (8000650 <TIM4_IRQHandler+0xc0>)
 80005f8:	f023 0302 	bic.w	r3, r3, #2
 80005fc:	6113      	str	r3, [r2, #16]
			random_time = reaction_time_winner * 10;
 80005fe:	4b16      	ldr	r3, [pc, #88]	; (8000658 <TIM4_IRQHandler+0xc8>)
 8000600:	681a      	ldr	r2, [r3, #0]
 8000602:	4613      	mov	r3, r2
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	4413      	add	r3, r2
 8000608:	005b      	lsls	r3, r3, #1
 800060a:	461a      	mov	r2, r3
 800060c:	4b13      	ldr	r3, [pc, #76]	; (800065c <TIM4_IRQHandler+0xcc>)
 800060e:	601a      	str	r2, [r3, #0]
		}
		if((TIM4 -> SR & (1 << 3)) != 0) {
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <TIM4_IRQHandler+0xc0>)
 8000612:	691b      	ldr	r3, [r3, #16]
 8000614:	f003 0308 	and.w	r3, r3, #8
 8000618:	2b00      	cmp	r3, #0
 800061a:	d013      	beq.n	8000644 <TIM4_IRQHandler+0xb4>
			if(start_game == 0)
 800061c:	4b10      	ldr	r3, [pc, #64]	; (8000660 <TIM4_IRQHandler+0xd0>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d102      	bne.n	800062a <TIM4_IRQHandler+0x9a>
				start_game = 2;
 8000624:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <TIM4_IRQHandler+0xd0>)
 8000626:	2202      	movs	r2, #2
 8000628:	601a      	str	r2, [r3, #0]
			if(play == 0)
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <TIM4_IRQHandler+0xd4>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d102      	bne.n	8000638 <TIM4_IRQHandler+0xa8>
				play = 1;
 8000632:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <TIM4_IRQHandler+0xd4>)
 8000634:	2201      	movs	r2, #1
 8000636:	601a      	str	r2, [r3, #0]
			TIM4 -> SR &= ~(1 << 3);
 8000638:	4b05      	ldr	r3, [pc, #20]	; (8000650 <TIM4_IRQHandler+0xc0>)
 800063a:	691b      	ldr	r3, [r3, #16]
 800063c:	4a04      	ldr	r2, [pc, #16]	; (8000650 <TIM4_IRQHandler+0xc0>)
 800063e:	f023 0308 	bic.w	r3, r3, #8
 8000642:	6113      	str	r3, [r2, #16]
		else if((TIM4 -> SR & (1 << 4)) != 0) {
			play = 1;
			TIM4 -> SR &= ~(1 << 4);
		}
	}*/
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr
 800064c:	200001b4 	.word	0x200001b4
 8000650:	40000800 	.word	0x40000800
 8000654:	200001b8 	.word	0x200001b8
 8000658:	200001bc 	.word	0x200001bc
 800065c:	20000000 	.word	0x20000000
 8000660:	20000004 	.word	0x20000004
 8000664:	2000000c 	.word	0x2000000c

08000668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800066c:	f000 fe0b 	bl	8001286 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000670:	f000 fa12 	bl	8000a98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000674:	f000 fb7a 	bl	8000d6c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000678:	f000 fb4e 	bl	8000d18 <MX_USART2_UART_Init>
  MX_ADC_Init();
 800067c:	f000 fa5a 	bl	8000b34 <MX_ADC_Init>
  MX_TIM2_Init();
 8000680:	f000 fab0 	bl	8000be4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000684:	f000 fafa 	bl	8000c7c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  //Setup USER_BUTTON as a digital input
   GPIOC -> MODER &= ~(1 << (13 * 2));
 8000688:	4ba0      	ldr	r3, [pc, #640]	; (800090c <main+0x2a4>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a9f      	ldr	r2, [pc, #636]	; (800090c <main+0x2a4>)
 800068e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000692:	6013      	str	r3, [r2, #0]
   GPIOC -> MODER &= ~(1 << (13 * 2 + 1));
 8000694:	4b9d      	ldr	r3, [pc, #628]	; (800090c <main+0x2a4>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a9c      	ldr	r2, [pc, #624]	; (800090c <main+0x2a4>)
 800069a:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800069e:	6013      	str	r3, [r2, #0]

   //Setup BUTTON_1 as a digital input
   GPIOB -> MODER &= ~(1 << (7 * 2));
 80006a0:	4b9b      	ldr	r3, [pc, #620]	; (8000910 <main+0x2a8>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a9a      	ldr	r2, [pc, #616]	; (8000910 <main+0x2a8>)
 80006a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80006aa:	6013      	str	r3, [r2, #0]
   GPIOB -> MODER |= (1 << (7 * 2 + 1));
 80006ac:	4b98      	ldr	r3, [pc, #608]	; (8000910 <main+0x2a8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a97      	ldr	r2, [pc, #604]	; (8000910 <main+0x2a8>)
 80006b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80006b6:	6013      	str	r3, [r2, #0]

   GPIOB -> AFR[0] |= (1 << (4 * 7 + 1));
 80006b8:	4b95      	ldr	r3, [pc, #596]	; (8000910 <main+0x2a8>)
 80006ba:	6a1b      	ldr	r3, [r3, #32]
 80006bc:	4a94      	ldr	r2, [pc, #592]	; (8000910 <main+0x2a8>)
 80006be:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80006c2:	6213      	str	r3, [r2, #32]

   //Setup BUTTON_2 as a digital input
   GPIOB -> MODER &= ~(1 << (6 * 2));
 80006c4:	4b92      	ldr	r3, [pc, #584]	; (8000910 <main+0x2a8>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a91      	ldr	r2, [pc, #580]	; (8000910 <main+0x2a8>)
 80006ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80006ce:	6013      	str	r3, [r2, #0]
   GPIOB -> MODER |= (1 << (6 * 2 + 1));
 80006d0:	4b8f      	ldr	r3, [pc, #572]	; (8000910 <main+0x2a8>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a8e      	ldr	r2, [pc, #568]	; (8000910 <main+0x2a8>)
 80006d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80006da:	6013      	str	r3, [r2, #0]

   GPIOB -> AFR[0] |= (1 << (4 * 6 + 1));
 80006dc:	4b8c      	ldr	r3, [pc, #560]	; (8000910 <main+0x2a8>)
 80006de:	6a1b      	ldr	r3, [r3, #32]
 80006e0:	4a8b      	ldr	r2, [pc, #556]	; (8000910 <main+0x2a8>)
 80006e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006e6:	6213      	str	r3, [r2, #32]

   //Setup LED_1 as a digital output
   GPIOA -> MODER |= (1 << (12 * 2));
 80006e8:	4b8a      	ldr	r3, [pc, #552]	; (8000914 <main+0x2ac>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a89      	ldr	r2, [pc, #548]	; (8000914 <main+0x2ac>)
 80006ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80006f2:	6013      	str	r3, [r2, #0]
   GPIOA -> MODER &= ~(1 << (12 * 2 + 1));
 80006f4:	4b87      	ldr	r3, [pc, #540]	; (8000914 <main+0x2ac>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a86      	ldr	r2, [pc, #536]	; (8000914 <main+0x2ac>)
 80006fa:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80006fe:	6013      	str	r3, [r2, #0]

   //Setup LED_2 as a digital output
   GPIOD -> MODER |= (1 << (2 * 2));
 8000700:	4b85      	ldr	r3, [pc, #532]	; (8000918 <main+0x2b0>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a84      	ldr	r2, [pc, #528]	; (8000918 <main+0x2b0>)
 8000706:	f043 0310 	orr.w	r3, r3, #16
 800070a:	6013      	str	r3, [r2, #0]
   GPIOD -> MODER &= ~(1 << (2 * 2 + 1));
 800070c:	4b82      	ldr	r3, [pc, #520]	; (8000918 <main+0x2b0>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a81      	ldr	r2, [pc, #516]	; (8000918 <main+0x2b0>)
 8000712:	f023 0320 	bic.w	r3, r3, #32
 8000716:	6013      	str	r3, [r2, #0]

   //Set up EXTI13
   SYSCFG -> EXTICR[3] |= (1 << 5);
 8000718:	4b80      	ldr	r3, [pc, #512]	; (800091c <main+0x2b4>)
 800071a:	695b      	ldr	r3, [r3, #20]
 800071c:	4a7f      	ldr	r2, [pc, #508]	; (800091c <main+0x2b4>)
 800071e:	f043 0320 	orr.w	r3, r3, #32
 8000722:	6153      	str	r3, [r2, #20]
   EXTI -> IMR |= (1 << 13);
 8000724:	4b7e      	ldr	r3, [pc, #504]	; (8000920 <main+0x2b8>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a7d      	ldr	r2, [pc, #500]	; (8000920 <main+0x2b8>)
 800072a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800072e:	6013      	str	r3, [r2, #0]
   EXTI -> RTSR &= ~(1 << 13);
 8000730:	4b7b      	ldr	r3, [pc, #492]	; (8000920 <main+0x2b8>)
 8000732:	689b      	ldr	r3, [r3, #8]
 8000734:	4a7a      	ldr	r2, [pc, #488]	; (8000920 <main+0x2b8>)
 8000736:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800073a:	6093      	str	r3, [r2, #8]
   EXTI -> FTSR |= (1 << 13);
 800073c:	4b78      	ldr	r3, [pc, #480]	; (8000920 <main+0x2b8>)
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	4a77      	ldr	r2, [pc, #476]	; (8000920 <main+0x2b8>)
 8000742:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000746:	60d3      	str	r3, [r2, #12]
   NVIC -> ISER[1] |= (1 << 8);
 8000748:	4b76      	ldr	r3, [pc, #472]	; (8000924 <main+0x2bc>)
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	4a75      	ldr	r2, [pc, #468]	; (8000924 <main+0x2bc>)
 800074e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000752:	6053      	str	r3, [r2, #4]

  //Set up PA4 as analog
   GPIOA -> MODER |= (1 << 4 * 2);
 8000754:	4b6f      	ldr	r3, [pc, #444]	; (8000914 <main+0x2ac>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a6e      	ldr	r2, [pc, #440]	; (8000914 <main+0x2ac>)
 800075a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800075e:	6013      	str	r3, [r2, #0]
   GPIOA -> MODER |= (1 << (4 * 2 + 1));
 8000760:	4b6c      	ldr	r3, [pc, #432]	; (8000914 <main+0x2ac>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a6b      	ldr	r2, [pc, #428]	; (8000914 <main+0x2ac>)
 8000766:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800076a:	6013      	str	r3, [r2, #0]

   //Set up PA5 as alternate function
   GPIOA -> MODER |= (1 << (5 * 2 + 1));
 800076c:	4b69      	ldr	r3, [pc, #420]	; (8000914 <main+0x2ac>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a68      	ldr	r2, [pc, #416]	; (8000914 <main+0x2ac>)
 8000772:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000776:	6013      	str	r3, [r2, #0]
   GPIOA -> AFR[0] |= (1 << 4 * 5);
 8000778:	4b66      	ldr	r3, [pc, #408]	; (8000914 <main+0x2ac>)
 800077a:	6a1b      	ldr	r3, [r3, #32]
 800077c:	4a65      	ldr	r2, [pc, #404]	; (8000914 <main+0x2ac>)
 800077e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000782:	6213      	str	r3, [r2, #32]

   //Set up TIM4
   TIM4 -> CR1 = 0x0000;
 8000784:	4b68      	ldr	r3, [pc, #416]	; (8000928 <main+0x2c0>)
 8000786:	2200      	movs	r2, #0
 8000788:	601a      	str	r2, [r3, #0]
   TIM4 -> CR2 = 0x0000;
 800078a:	4b67      	ldr	r3, [pc, #412]	; (8000928 <main+0x2c0>)
 800078c:	2200      	movs	r2, #0
 800078e:	605a      	str	r2, [r3, #4]
   TIM4 -> SMCR = 0x0000;
 8000790:	4b65      	ldr	r3, [pc, #404]	; (8000928 <main+0x2c0>)
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
   TIM4 -> PSC = 31999; //32MHz / PSC = 1 / frequency = 10^-3 s. Each count is 1 ms
 8000796:	4b64      	ldr	r3, [pc, #400]	; (8000928 <main+0x2c0>)
 8000798:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800079c:	629a      	str	r2, [r3, #40]	; 0x28
   TIM4 -> CNT = 0;
 800079e:	4b62      	ldr	r3, [pc, #392]	; (8000928 <main+0x2c0>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	625a      	str	r2, [r3, #36]	; 0x24
   TIM4 -> ARR = 0xffff;
 80007a4:	4b60      	ldr	r3, [pc, #384]	; (8000928 <main+0x2c0>)
 80007a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007aa:	62da      	str	r2, [r3, #44]	; 0x2c
   TIM4 -> DIER |= (1 << 1);
 80007ac:	4b5e      	ldr	r3, [pc, #376]	; (8000928 <main+0x2c0>)
 80007ae:	68db      	ldr	r3, [r3, #12]
 80007b0:	4a5d      	ldr	r2, [pc, #372]	; (8000928 <main+0x2c0>)
 80007b2:	f043 0302 	orr.w	r3, r3, #2
 80007b6:	60d3      	str	r3, [r2, #12]
   TIM4 -> DIER |= (1 << 2);
 80007b8:	4b5b      	ldr	r3, [pc, #364]	; (8000928 <main+0x2c0>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	4a5a      	ldr	r2, [pc, #360]	; (8000928 <main+0x2c0>)
 80007be:	f043 0304 	orr.w	r3, r3, #4
 80007c2:	60d3      	str	r3, [r2, #12]
   TIM4 -> DIER |= (1 << 3);
 80007c4:	4b58      	ldr	r3, [pc, #352]	; (8000928 <main+0x2c0>)
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	4a57      	ldr	r2, [pc, #348]	; (8000928 <main+0x2c0>)
 80007ca:	f043 0308 	orr.w	r3, r3, #8
 80007ce:	60d3      	str	r3, [r2, #12]
   //TIM4 -> DIER |= (1 << 4);
   TIM4 -> CCMR1 |= 0x0000;
 80007d0:	4b55      	ldr	r3, [pc, #340]	; (8000928 <main+0x2c0>)
 80007d2:	4a55      	ldr	r2, [pc, #340]	; (8000928 <main+0x2c0>)
 80007d4:	699b      	ldr	r3, [r3, #24]
 80007d6:	6193      	str	r3, [r2, #24]
   TIM4 -> CCMR1 |= (1 << 0);
 80007d8:	4b53      	ldr	r3, [pc, #332]	; (8000928 <main+0x2c0>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	4a52      	ldr	r2, [pc, #328]	; (8000928 <main+0x2c0>)
 80007de:	f043 0301 	orr.w	r3, r3, #1
 80007e2:	6193      	str	r3, [r2, #24]
   TIM4 -> CCMR1 |= (1 << 8);
 80007e4:	4b50      	ldr	r3, [pc, #320]	; (8000928 <main+0x2c0>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	4a4f      	ldr	r2, [pc, #316]	; (8000928 <main+0x2c0>)
 80007ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007ee:	6193      	str	r3, [r2, #24]
   TIM4 -> CCMR2 = 0x0000;
 80007f0:	4b4d      	ldr	r3, [pc, #308]	; (8000928 <main+0x2c0>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	61da      	str	r2, [r3, #28]
   TIM4 -> CCER = 0x0000;
 80007f6:	4b4c      	ldr	r3, [pc, #304]	; (8000928 <main+0x2c0>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	621a      	str	r2, [r3, #32]
   TIM4 -> CCER |= (1 << 0);
 80007fc:	4b4a      	ldr	r3, [pc, #296]	; (8000928 <main+0x2c0>)
 80007fe:	6a1b      	ldr	r3, [r3, #32]
 8000800:	4a49      	ldr	r2, [pc, #292]	; (8000928 <main+0x2c0>)
 8000802:	f043 0301 	orr.w	r3, r3, #1
 8000806:	6213      	str	r3, [r2, #32]

   TIM4 -> CCER |= (1 << 4);
 8000808:	4b47      	ldr	r3, [pc, #284]	; (8000928 <main+0x2c0>)
 800080a:	6a1b      	ldr	r3, [r3, #32]
 800080c:	4a46      	ldr	r2, [pc, #280]	; (8000928 <main+0x2c0>)
 800080e:	f043 0310 	orr.w	r3, r3, #16
 8000812:	6213      	str	r3, [r2, #32]
   NVIC -> ISER[0] |= (1 << 30);
 8000814:	4b43      	ldr	r3, [pc, #268]	; (8000924 <main+0x2bc>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a42      	ldr	r2, [pc, #264]	; (8000924 <main+0x2bc>)
 800081a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800081e:	6013      	str	r3, [r2, #0]
   TIM4 -> CCR3 = random_time;
 8000820:	4b42      	ldr	r3, [pc, #264]	; (800092c <main+0x2c4>)
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	4b40      	ldr	r3, [pc, #256]	; (8000928 <main+0x2c0>)
 8000826:	63da      	str	r2, [r3, #60]	; 0x3c
   //TIM4 -> CCR4 = 3000;
   TIM4 -> CR1 |= 0x0001;
 8000828:	4b3f      	ldr	r3, [pc, #252]	; (8000928 <main+0x2c0>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a3e      	ldr	r2, [pc, #248]	; (8000928 <main+0x2c0>)
 800082e:	f043 0301 	orr.w	r3, r3, #1
 8000832:	6013      	str	r3, [r2, #0]
   TIM4 -> SR = 0x0000;
 8000834:	4b3c      	ldr	r3, [pc, #240]	; (8000928 <main+0x2c0>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
   TIM4 -> EGR |= 0x0001;
 800083a:	4b3b      	ldr	r3, [pc, #236]	; (8000928 <main+0x2c0>)
 800083c:	695b      	ldr	r3, [r3, #20]
 800083e:	4a3a      	ldr	r2, [pc, #232]	; (8000928 <main+0x2c0>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6153      	str	r3, [r2, #20]

   //Set up ADC1
   ADC1 -> CR2 &= ~(1 << 0); //ADON
 8000846:	4b3a      	ldr	r3, [pc, #232]	; (8000930 <main+0x2c8>)
 8000848:	689b      	ldr	r3, [r3, #8]
 800084a:	4a39      	ldr	r2, [pc, #228]	; (8000930 <main+0x2c8>)
 800084c:	f023 0301 	bic.w	r3, r3, #1
 8000850:	6093      	str	r3, [r2, #8]
   ADC1 -> CR1 |= (1 << 24); //RES[0]
 8000852:	4b37      	ldr	r3, [pc, #220]	; (8000930 <main+0x2c8>)
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	4a36      	ldr	r2, [pc, #216]	; (8000930 <main+0x2c8>)
 8000858:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800085c:	6053      	str	r3, [r2, #4]
   ADC1 -> CR1 |= (1 << 25); //RES[1]
 800085e:	4b34      	ldr	r3, [pc, #208]	; (8000930 <main+0x2c8>)
 8000860:	685b      	ldr	r3, [r3, #4]
 8000862:	4a33      	ldr	r2, [pc, #204]	; (8000930 <main+0x2c8>)
 8000864:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000868:	6053      	str	r3, [r2, #4]
   ADC1 -> CR2 |= (1 << 1); //CONT
 800086a:	4b31      	ldr	r3, [pc, #196]	; (8000930 <main+0x2c8>)
 800086c:	689b      	ldr	r3, [r3, #8]
 800086e:	4a30      	ldr	r2, [pc, #192]	; (8000930 <main+0x2c8>)
 8000870:	f043 0302 	orr.w	r3, r3, #2
 8000874:	6093      	str	r3, [r2, #8]
   ADC1 -> CR2 |= (1 << 0); //ADON
 8000876:	4b2e      	ldr	r3, [pc, #184]	; (8000930 <main+0x2c8>)
 8000878:	689b      	ldr	r3, [r3, #8]
 800087a:	4a2d      	ldr	r2, [pc, #180]	; (8000930 <main+0x2c8>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6093      	str	r3, [r2, #8]
   ADC1 -> CR2 |= (1 << 30); //SWSTART
 8000882:	4b2b      	ldr	r3, [pc, #172]	; (8000930 <main+0x2c8>)
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	4a2a      	ldr	r2, [pc, #168]	; (8000930 <main+0x2c8>)
 8000888:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800088c:	6093      	str	r3, [r2, #8]

   //Set up TIM2
   TIM2 -> CR1 = 0x0000;
 800088e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
   TIM2 -> CR2 = 0x0000;
 8000896:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800089a:	2200      	movs	r2, #0
 800089c:	605a      	str	r2, [r3, #4]
   TIM2 -> SMCR = 0x0000;
 800089e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
   TIM2 -> PSC = 31;
 80008a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008aa:	221f      	movs	r2, #31
 80008ac:	629a      	str	r2, [r3, #40]	; 0x28
   TIM2 -> CNT = 0;
 80008ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008b2:	2200      	movs	r2, #0
 80008b4:	625a      	str	r2, [r3, #36]	; 0x24
   TIM2 -> ARR = 0xffff;
 80008b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008be:	62da      	str	r2, [r3, #44]	; 0x2c
   TIM2 -> CCMR1 = 0x0000;
 80008c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
   TIM2 -> CCMR1 |= (1 << 4);
 80008c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008cc:	699b      	ldr	r3, [r3, #24]
 80008ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008d2:	f043 0310 	orr.w	r3, r3, #16
 80008d6:	6193      	str	r3, [r2, #24]
   TIM2 -> CCMR1 |= (1 << 5);
 80008d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008dc:	699b      	ldr	r3, [r3, #24]
 80008de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008e2:	f043 0320 	orr.w	r3, r3, #32
 80008e6:	6193      	str	r3, [r2, #24]
   TIM2 -> CCMR2 = 0x0000;
 80008e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008ec:	2200      	movs	r2, #0
 80008ee:	61da      	str	r2, [r3, #28]
   TIM2 -> CCER = 0x0000;
 80008f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008f4:	2200      	movs	r2, #0
 80008f6:	621a      	str	r2, [r3, #32]
   TIM2 -> CCR1 = 150;
 80008f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80008fc:	2296      	movs	r2, #150	; 0x96
 80008fe:	635a      	str	r2, [r3, #52]	; 0x34
   TIM2 -> CCR2 = 20000;//Seleccionar
 8000900:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000904:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000908:	e014      	b.n	8000934 <main+0x2cc>
 800090a:	bf00      	nop
 800090c:	40020800 	.word	0x40020800
 8000910:	40020400 	.word	0x40020400
 8000914:	40020000 	.word	0x40020000
 8000918:	40020c00 	.word	0x40020c00
 800091c:	40010000 	.word	0x40010000
 8000920:	40010400 	.word	0x40010400
 8000924:	e000e100 	.word	0xe000e100
 8000928:	40000800 	.word	0x40000800
 800092c:	20000000 	.word	0x20000000
 8000930:	40012400 	.word	0x40012400
 8000934:	639a      	str	r2, [r3, #56]	; 0x38
   TIM2 -> CR1 = 0x0001;
 8000936:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800093a:	2201      	movs	r2, #1
 800093c:	601a      	str	r2, [r3, #0]
   TIM2 -> SR = 0x0000;
 800093e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
   TIM2 -> EGR |= 0x0001;
 8000946:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800094a:	695b      	ldr	r3, [r3, #20]
 800094c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	6153      	str	r3, [r2, #20]
   NVIC -> ISER[0] |= (1 << 28);
 8000956:	4b40      	ldr	r3, [pc, #256]	; (8000a58 <main+0x3f0>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a3f      	ldr	r2, [pc, #252]	; (8000a58 <main+0x3f0>)
 800095c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000960:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(play == 1) {
 8000962:	4b3e      	ldr	r3, [pc, #248]	; (8000a5c <main+0x3f4>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d174      	bne.n	8000a54 <main+0x3ec>
	  switch(option) {
 800096a:	4b3d      	ldr	r3, [pc, #244]	; (8000a60 <main+0x3f8>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d002      	beq.n	8000978 <main+0x310>
 8000972:	2b01      	cmp	r3, #1
 8000974:	d067      	beq.n	8000a46 <main+0x3de>
 8000976:	e06e      	b.n	8000a56 <main+0x3ee>
	  		  	  case 0:
	  		  		  game_running = 1;
 8000978:	4b3a      	ldr	r3, [pc, #232]	; (8000a64 <main+0x3fc>)
 800097a:	2201      	movs	r2, #1
 800097c:	601a      	str	r2, [r3, #0]
	  		  		  while(game_running != 0) {
 800097e:	e053      	b.n	8000a28 <main+0x3c0>
	  		  			  if(start_game == 1) {
 8000980:	4b39      	ldr	r3, [pc, #228]	; (8000a68 <main+0x400>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b01      	cmp	r3, #1
 8000986:	d10c      	bne.n	80009a2 <main+0x33a>
	  		  				  printf("GAME 1:\r\n");
 8000988:	4838      	ldr	r0, [pc, #224]	; (8000a6c <main+0x404>)
 800098a:	f002 fd4d 	bl	8003428 <puts>
	  		  				  start_game = 0;
 800098e:	4b36      	ldr	r3, [pc, #216]	; (8000a68 <main+0x400>)
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
	  		  				  TIM4 -> CNT = 0;
 8000994:	4b36      	ldr	r3, [pc, #216]	; (8000a70 <main+0x408>)
 8000996:	2200      	movs	r2, #0
 8000998:	625a      	str	r2, [r3, #36]	; 0x24
	  		  				  TIM4 -> CCR3 = random_time;
 800099a:	4b36      	ldr	r3, [pc, #216]	; (8000a74 <main+0x40c>)
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	4b34      	ldr	r3, [pc, #208]	; (8000a70 <main+0x408>)
 80009a0:	63da      	str	r2, [r3, #60]	; 0x3c
	  		  			  }
	  		  			  if(start_game == 2) {
 80009a2:	4b31      	ldr	r3, [pc, #196]	; (8000a68 <main+0x400>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d108      	bne.n	80009bc <main+0x354>
	  		  				  GPIOA -> BSRR |= (1 << 12);
 80009aa:	4b33      	ldr	r3, [pc, #204]	; (8000a78 <main+0x410>)
 80009ac:	699b      	ldr	r3, [r3, #24]
 80009ae:	4a32      	ldr	r2, [pc, #200]	; (8000a78 <main+0x410>)
 80009b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80009b4:	6193      	str	r3, [r2, #24]
	  		  				  TIM4 -> CNT = 0;
 80009b6:	4b2e      	ldr	r3, [pc, #184]	; (8000a70 <main+0x408>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	625a      	str	r2, [r3, #36]	; 0x24
	  		  			  }
	  		  			  if(winner != 0) {
 80009bc:	4b2f      	ldr	r3, [pc, #188]	; (8000a7c <main+0x414>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d031      	beq.n	8000a28 <main+0x3c0>
	  		  				  if(winner == 1) {
 80009c4:	4b2d      	ldr	r3, [pc, #180]	; (8000a7c <main+0x414>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d10a      	bne.n	80009e2 <main+0x37a>
	  		  					  Bin2Ascii(reaction_time_winner, text);
 80009cc:	4b2c      	ldr	r3, [pc, #176]	; (8000a80 <main+0x418>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	b29b      	uxth	r3, r3
 80009d2:	492c      	ldr	r1, [pc, #176]	; (8000a84 <main+0x41c>)
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff fd55 	bl	8000484 <Bin2Ascii>
	  		  					  printf("-1");
 80009da:	482b      	ldr	r0, [pc, #172]	; (8000a88 <main+0x420>)
 80009dc:	f002 fc9e 	bl	800331c <iprintf>
 80009e0:	e00d      	b.n	80009fe <main+0x396>
	  		  				  }
	  		  				  else if(winner == 2) {
 80009e2:	4b26      	ldr	r3, [pc, #152]	; (8000a7c <main+0x414>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	2b02      	cmp	r3, #2
 80009e8:	d109      	bne.n	80009fe <main+0x396>
	  		  					  Bin2Ascii(reaction_time_winner, text);
 80009ea:	4b25      	ldr	r3, [pc, #148]	; (8000a80 <main+0x418>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	4924      	ldr	r1, [pc, #144]	; (8000a84 <main+0x41c>)
 80009f2:	4618      	mov	r0, r3
 80009f4:	f7ff fd46 	bl	8000484 <Bin2Ascii>
	  		  					  printf("-2");
 80009f8:	4824      	ldr	r0, [pc, #144]	; (8000a8c <main+0x424>)
 80009fa:	f002 fc8f 	bl	800331c <iprintf>
	  		  				  }
	  		  				  printf(text);
 80009fe:	4821      	ldr	r0, [pc, #132]	; (8000a84 <main+0x41c>)
 8000a00:	f002 fc8c 	bl	800331c <iprintf>
	  		  				  printf("\r\n");
 8000a04:	4822      	ldr	r0, [pc, #136]	; (8000a90 <main+0x428>)
 8000a06:	f002 fd0f 	bl	8003428 <puts>

	  		  				  winner = 0;
 8000a0a:	4b1c      	ldr	r3, [pc, #112]	; (8000a7c <main+0x414>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
	  		  				  GPIOA -> BSRR |= (1 << (12 + 16));
 8000a10:	4b19      	ldr	r3, [pc, #100]	; (8000a78 <main+0x410>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	4a18      	ldr	r2, [pc, #96]	; (8000a78 <main+0x410>)
 8000a16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a1a:	6193      	str	r3, [r2, #24]
	  		  				  start_game = 1;
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <main+0x400>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	601a      	str	r2, [r3, #0]
	  		  				  game_running = 0;
 8000a22:	4b10      	ldr	r3, [pc, #64]	; (8000a64 <main+0x3fc>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
	  		  		  while(game_running != 0) {
 8000a28:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <main+0x3fc>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d1a7      	bne.n	8000980 <main+0x318>
	  		  			  }

	  		  		  }
	  		  		play = 0;
 8000a30:	4b0a      	ldr	r3, [pc, #40]	; (8000a5c <main+0x3f4>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
	  		  		TIM4 -> CNT = 0;
 8000a36:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <main+0x408>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	625a      	str	r2, [r3, #36]	; 0x24
	  		  		TIM4 -> CCR3 = 3000;
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <main+0x408>)
 8000a3e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000a42:	63da      	str	r2, [r3, #60]	; 0x3c
	  		  		  break;
 8000a44:	e007      	b.n	8000a56 <main+0x3ee>
	  		  	  case 1:
	  		  		  game_running = 1;
 8000a46:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <main+0x3fc>)
 8000a48:	2201      	movs	r2, #1
 8000a4a:	601a      	str	r2, [r3, #0]
	  		  		  printf("GAME 2\r\n");
 8000a4c:	4811      	ldr	r0, [pc, #68]	; (8000a94 <main+0x42c>)
 8000a4e:	f002 fceb 	bl	8003428 <puts>
	  		  		  break;
 8000a52:	e000      	b.n	8000a56 <main+0x3ee>
	  		  	  }
	  }
 8000a54:	bf00      	nop
	  if(play == 1) {
 8000a56:	e784      	b.n	8000962 <main+0x2fa>
 8000a58:	e000e100 	.word	0xe000e100
 8000a5c:	2000000c 	.word	0x2000000c
 8000a60:	200001b4 	.word	0x200001b4
 8000a64:	20000008 	.word	0x20000008
 8000a68:	20000004 	.word	0x20000004
 8000a6c:	08004348 	.word	0x08004348
 8000a70:	40000800 	.word	0x40000800
 8000a74:	20000000 	.word	0x20000000
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	200001b8 	.word	0x200001b8
 8000a80:	200001bc 	.word	0x200001bc
 8000a84:	200001c0 	.word	0x200001c0
 8000a88:	08004354 	.word	0x08004354
 8000a8c:	08004358 	.word	0x08004358
 8000a90:	0800435c 	.word	0x0800435c
 8000a94:	08004360 	.word	0x08004360

08000a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b092      	sub	sp, #72	; 0x48
 8000a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9e:	f107 0314 	add.w	r3, r7, #20
 8000aa2:	2234      	movs	r2, #52	; 0x34
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f002 fc30 	bl	800330c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aac:	463b      	mov	r3, r7
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]
 8000ab6:	60da      	str	r2, [r3, #12]
 8000ab8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aba:	4b1d      	ldr	r3, [pc, #116]	; (8000b30 <SystemClock_Config+0x98>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000ac2:	4a1b      	ldr	r2, [pc, #108]	; (8000b30 <SystemClock_Config+0x98>)
 8000ac4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ac8:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aca:	2302      	movs	r3, #2
 8000acc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ad2:	2310      	movs	r3, #16
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ada:	2300      	movs	r3, #0
 8000adc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000ade:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000ae2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000ae4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000ae8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4618      	mov	r0, r3
 8000af0:	f001 f976 	bl	8001de0 <HAL_RCC_OscConfig>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000afa:	f000 f9c1 	bl	8000e80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000afe:	230f      	movs	r3, #15
 8000b00:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b02:	2303      	movs	r3, #3
 8000b04:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b06:	2300      	movs	r3, #0
 8000b08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b12:	463b      	mov	r3, r7
 8000b14:	2101      	movs	r1, #1
 8000b16:	4618      	mov	r0, r3
 8000b18:	f001 fc92 	bl	8002440 <HAL_RCC_ClockConfig>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000b22:	f000 f9ad 	bl	8000e80 <Error_Handler>
  }
}
 8000b26:	bf00      	nop
 8000b28:	3748      	adds	r7, #72	; 0x48
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40007000 	.word	0x40007000

08000b34 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000b44:	4b25      	ldr	r3, [pc, #148]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b46:	4a26      	ldr	r2, [pc, #152]	; (8000be0 <MX_ADC_Init+0xac>)
 8000b48:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b4a:	4b24      	ldr	r3, [pc, #144]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000b50:	4b22      	ldr	r3, [pc, #136]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b56:	4b21      	ldr	r3, [pc, #132]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b5c:	4b1f      	ldr	r3, [pc, #124]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b62:	4b1e      	ldr	r3, [pc, #120]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000b68:	4b1c      	ldr	r3, [pc, #112]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000b6e:	4b1b      	ldr	r3, [pc, #108]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000b74:	4b19      	ldr	r3, [pc, #100]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000b7a:	4b18      	ldr	r3, [pc, #96]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8000b82:	4b16      	ldr	r3, [pc, #88]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000b88:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b90:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b92:	2210      	movs	r2, #16
 8000b94:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b96:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000ba4:	480d      	ldr	r0, [pc, #52]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000ba6:	f000 fbdd 	bl	8001364 <HAL_ADC_Init>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 8000bb0:	f000 f966 	bl	8000e80 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000bb4:	2304      	movs	r3, #4
 8000bb6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4805      	ldr	r0, [pc, #20]	; (8000bdc <MX_ADC_Init+0xa8>)
 8000bc6:	f000 fd13 	bl	80015f0 <HAL_ADC_ConfigChannel>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 8000bd0:	f000 f956 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000bd4:	bf00      	nop
 8000bd6:	3710      	adds	r7, #16
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	2000009c 	.word	0x2000009c
 8000be0:	40012400 	.word	0x40012400

08000be4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b086      	sub	sp, #24
 8000be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bea:	f107 0308 	add.w	r3, r7, #8
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bf8:	463b      	mov	r3, r7
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c00:	4b1d      	ldr	r3, [pc, #116]	; (8000c78 <MX_TIM2_Init+0x94>)
 8000c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c08:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <MX_TIM2_Init+0x94>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c0e:	4b1a      	ldr	r3, [pc, #104]	; (8000c78 <MX_TIM2_Init+0x94>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000c14:	4b18      	ldr	r3, [pc, #96]	; (8000c78 <MX_TIM2_Init+0x94>)
 8000c16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c1c:	4b16      	ldr	r3, [pc, #88]	; (8000c78 <MX_TIM2_Init+0x94>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c22:	4b15      	ldr	r3, [pc, #84]	; (8000c78 <MX_TIM2_Init+0x94>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c28:	4813      	ldr	r0, [pc, #76]	; (8000c78 <MX_TIM2_Init+0x94>)
 8000c2a:	f001 fecf 	bl	80029cc <HAL_TIM_Base_Init>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c34:	f000 f924 	bl	8000e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c3e:	f107 0308 	add.w	r3, r7, #8
 8000c42:	4619      	mov	r1, r3
 8000c44:	480c      	ldr	r0, [pc, #48]	; (8000c78 <MX_TIM2_Init+0x94>)
 8000c46:	f001 ff00 	bl	8002a4a <HAL_TIM_ConfigClockSource>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c50:	f000 f916 	bl	8000e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c54:	2300      	movs	r3, #0
 8000c56:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c5c:	463b      	mov	r3, r7
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4805      	ldr	r0, [pc, #20]	; (8000c78 <MX_TIM2_Init+0x94>)
 8000c62:	f002 f8bd 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c6c:	f000 f908 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c70:	bf00      	nop
 8000c72:	3718      	adds	r7, #24
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	200000f0 	.word	0x200000f0

08000c7c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c82:	f107 0308 	add.w	r3, r7, #8
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c90:	463b      	mov	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c98:	4b1d      	ldr	r3, [pc, #116]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000c9a:	4a1e      	ldr	r2, [pc, #120]	; (8000d14 <MX_TIM4_Init+0x98>)
 8000c9c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000c9e:	4b1c      	ldr	r3, [pc, #112]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca4:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000caa:	4b19      	ldr	r3, [pc, #100]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cb0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb2:	4b17      	ldr	r3, [pc, #92]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb8:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000cbe:	4814      	ldr	r0, [pc, #80]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cc0:	f001 fe84 	bl	80029cc <HAL_TIM_Base_Init>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000cca:	f000 f8d9 	bl	8000e80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000cd4:	f107 0308 	add.w	r3, r7, #8
 8000cd8:	4619      	mov	r1, r3
 8000cda:	480d      	ldr	r0, [pc, #52]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cdc:	f001 feb5 	bl	8002a4a <HAL_TIM_ConfigClockSource>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000ce6:	f000 f8cb 	bl	8000e80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cea:	2300      	movs	r3, #0
 8000cec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cf2:	463b      	mov	r3, r7
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4806      	ldr	r0, [pc, #24]	; (8000d10 <MX_TIM4_Init+0x94>)
 8000cf8:	f002 f872 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000d02:	f000 f8bd 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000d06:	bf00      	nop
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000130 	.word	0x20000130
 8000d14:	40000800 	.word	0x40000800

08000d18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d1c:	4b11      	ldr	r3, [pc, #68]	; (8000d64 <MX_USART2_UART_Init+0x4c>)
 8000d1e:	4a12      	ldr	r2, [pc, #72]	; (8000d68 <MX_USART2_UART_Init+0x50>)
 8000d20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d22:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <MX_USART2_UART_Init+0x4c>)
 8000d24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	; (8000d64 <MX_USART2_UART_Init+0x4c>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d30:	4b0c      	ldr	r3, [pc, #48]	; (8000d64 <MX_USART2_UART_Init+0x4c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d36:	4b0b      	ldr	r3, [pc, #44]	; (8000d64 <MX_USART2_UART_Init+0x4c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d3c:	4b09      	ldr	r3, [pc, #36]	; (8000d64 <MX_USART2_UART_Init+0x4c>)
 8000d3e:	220c      	movs	r2, #12
 8000d40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d42:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <MX_USART2_UART_Init+0x4c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d48:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <MX_USART2_UART_Init+0x4c>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d4e:	4805      	ldr	r0, [pc, #20]	; (8000d64 <MX_USART2_UART_Init+0x4c>)
 8000d50:	f002 f8a4 	bl	8002e9c <HAL_UART_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d5a:	f000 f891 	bl	8000e80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000170 	.word	0x20000170
 8000d68:	40004400 	.word	0x40004400

08000d6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08a      	sub	sp, #40	; 0x28
 8000d70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	60da      	str	r2, [r3, #12]
 8000d80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d82:	4b3b      	ldr	r3, [pc, #236]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000d84:	69db      	ldr	r3, [r3, #28]
 8000d86:	4a3a      	ldr	r2, [pc, #232]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000d88:	f043 0304 	orr.w	r3, r3, #4
 8000d8c:	61d3      	str	r3, [r2, #28]
 8000d8e:	4b38      	ldr	r3, [pc, #224]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000d90:	69db      	ldr	r3, [r3, #28]
 8000d92:	f003 0304 	and.w	r3, r3, #4
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d9a:	4b35      	ldr	r3, [pc, #212]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000d9c:	69db      	ldr	r3, [r3, #28]
 8000d9e:	4a34      	ldr	r2, [pc, #208]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000da0:	f043 0320 	orr.w	r3, r3, #32
 8000da4:	61d3      	str	r3, [r2, #28]
 8000da6:	4b32      	ldr	r3, [pc, #200]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000da8:	69db      	ldr	r3, [r3, #28]
 8000daa:	f003 0320 	and.w	r3, r3, #32
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db2:	4b2f      	ldr	r3, [pc, #188]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	4a2e      	ldr	r2, [pc, #184]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000db8:	f043 0301 	orr.w	r3, r3, #1
 8000dbc:	61d3      	str	r3, [r2, #28]
 8000dbe:	4b2c      	ldr	r3, [pc, #176]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	60bb      	str	r3, [r7, #8]
 8000dc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dca:	4b29      	ldr	r3, [pc, #164]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000dcc:	69db      	ldr	r3, [r3, #28]
 8000dce:	4a28      	ldr	r2, [pc, #160]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000dd0:	f043 0308 	orr.w	r3, r3, #8
 8000dd4:	61d3      	str	r3, [r2, #28]
 8000dd6:	4b26      	ldr	r3, [pc, #152]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000dd8:	69db      	ldr	r3, [r3, #28]
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	607b      	str	r3, [r7, #4]
 8000de0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de2:	4b23      	ldr	r3, [pc, #140]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000de4:	69db      	ldr	r3, [r3, #28]
 8000de6:	4a22      	ldr	r2, [pc, #136]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000de8:	f043 0302 	orr.w	r3, r3, #2
 8000dec:	61d3      	str	r3, [r2, #28]
 8000dee:	4b20      	ldr	r3, [pc, #128]	; (8000e70 <MX_GPIO_Init+0x104>)
 8000df0:	69db      	ldr	r3, [r3, #28]
 8000df2:	f003 0302 	and.w	r3, r3, #2
 8000df6:	603b      	str	r3, [r7, #0]
 8000df8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e00:	481c      	ldr	r0, [pc, #112]	; (8000e74 <MX_GPIO_Init+0x108>)
 8000e02:	f000 ffd5 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2104      	movs	r1, #4
 8000e0a:	481b      	ldr	r0, [pc, #108]	; (8000e78 <MX_GPIO_Init+0x10c>)
 8000e0c:	f000 ffd0 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e16:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e20:	f107 0314 	add.w	r3, r7, #20
 8000e24:	4619      	mov	r1, r3
 8000e26:	4815      	ldr	r0, [pc, #84]	; (8000e7c <MX_GPIO_Init+0x110>)
 8000e28:	f000 fe32 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e32:	2301      	movs	r3, #1
 8000e34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	4619      	mov	r1, r3
 8000e44:	480b      	ldr	r0, [pc, #44]	; (8000e74 <MX_GPIO_Init+0x108>)
 8000e46:	f000 fe23 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e4a:	2304      	movs	r3, #4
 8000e4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	2300      	movs	r3, #0
 8000e58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e5a:	f107 0314 	add.w	r3, r7, #20
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4805      	ldr	r0, [pc, #20]	; (8000e78 <MX_GPIO_Init+0x10c>)
 8000e62:	f000 fe15 	bl	8001a90 <HAL_GPIO_Init>

}
 8000e66:	bf00      	nop
 8000e68:	3728      	adds	r7, #40	; 0x28
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40023800 	.word	0x40023800
 8000e74:	40020000 	.word	0x40020000
 8000e78:	40020c00 	.word	0x40020c00
 8000e7c:	40020800 	.word	0x40020800

08000e80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e84:	b672      	cpsid	i
}
 8000e86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <Error_Handler+0x8>
	...

08000e8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000e92:	4b15      	ldr	r3, [pc, #84]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e96:	4a14      	ldr	r2, [pc, #80]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000e98:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e9c:	6253      	str	r3, [r2, #36]	; 0x24
 8000e9e:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ea2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eaa:	4b0f      	ldr	r3, [pc, #60]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000eac:	6a1b      	ldr	r3, [r3, #32]
 8000eae:	4a0e      	ldr	r2, [pc, #56]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	6213      	str	r3, [r2, #32]
 8000eb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000eb8:	6a1b      	ldr	r3, [r3, #32]
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	60bb      	str	r3, [r7, #8]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec2:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec6:	4a08      	ldr	r2, [pc, #32]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000ec8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ecc:	6253      	str	r3, [r2, #36]	; 0x24
 8000ece:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <HAL_MspInit+0x5c>)
 8000ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000eda:	2007      	movs	r0, #7
 8000edc:	f000 fda4 	bl	8001a28 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40023800 	.word	0x40023800

08000eec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	; 0x28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a15      	ldr	r2, [pc, #84]	; (8000f60 <HAL_ADC_MspInit+0x74>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d123      	bne.n	8000f56 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f0e:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <HAL_ADC_MspInit+0x78>)
 8000f10:	6a1b      	ldr	r3, [r3, #32]
 8000f12:	4a14      	ldr	r2, [pc, #80]	; (8000f64 <HAL_ADC_MspInit+0x78>)
 8000f14:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f18:	6213      	str	r3, [r2, #32]
 8000f1a:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <HAL_ADC_MspInit+0x78>)
 8000f1c:	6a1b      	ldr	r3, [r3, #32]
 8000f1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f26:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <HAL_ADC_MspInit+0x78>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <HAL_ADC_MspInit+0x78>)
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	61d3      	str	r3, [r2, #28]
 8000f32:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <HAL_ADC_MspInit+0x78>)
 8000f34:	69db      	ldr	r3, [r3, #28]
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000f3e:	2310      	movs	r3, #16
 8000f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f42:	2303      	movs	r3, #3
 8000f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4805      	ldr	r0, [pc, #20]	; (8000f68 <HAL_ADC_MspInit+0x7c>)
 8000f52:	f000 fd9d 	bl	8001a90 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000f56:	bf00      	nop
 8000f58:	3728      	adds	r7, #40	; 0x28
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40012400 	.word	0x40012400
 8000f64:	40023800 	.word	0x40023800
 8000f68:	40020000 	.word	0x40020000

08000f6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08c      	sub	sp, #48	; 0x30
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f74:	f107 031c 	add.w	r3, r7, #28
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
 8000f82:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f8c:	d128      	bne.n	8000fe0 <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f8e:	4b2d      	ldr	r3, [pc, #180]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8000f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f92:	4a2c      	ldr	r2, [pc, #176]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	6253      	str	r3, [r2, #36]	; 0x24
 8000f9a:	4b2a      	ldr	r3, [pc, #168]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8000f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f9e:	f003 0301 	and.w	r3, r3, #1
 8000fa2:	61bb      	str	r3, [r7, #24]
 8000fa4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	4b27      	ldr	r3, [pc, #156]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	4a26      	ldr	r2, [pc, #152]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	61d3      	str	r3, [r2, #28]
 8000fb2:	4b24      	ldr	r3, [pc, #144]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8000fb4:	69db      	ldr	r3, [r3, #28]
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000fbe:	2320      	movs	r3, #32
 8000fc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	f107 031c 	add.w	r3, r7, #28
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	481b      	ldr	r0, [pc, #108]	; (8001048 <HAL_TIM_Base_MspInit+0xdc>)
 8000fda:	f000 fd59 	bl	8001a90 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000fde:	e02c      	b.n	800103a <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM4)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a19      	ldr	r2, [pc, #100]	; (800104c <HAL_TIM_Base_MspInit+0xe0>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d127      	bne.n	800103a <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000fea:	4b16      	ldr	r3, [pc, #88]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8000fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fee:	4a15      	ldr	r2, [pc, #84]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	6253      	str	r3, [r2, #36]	; 0x24
 8000ff6:	4b13      	ldr	r3, [pc, #76]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8000ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ffa:	f003 0304 	and.w	r3, r3, #4
 8000ffe:	613b      	str	r3, [r7, #16]
 8001000:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	4b10      	ldr	r3, [pc, #64]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	4a0f      	ldr	r2, [pc, #60]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8001008:	f043 0302 	orr.w	r3, r3, #2
 800100c:	61d3      	str	r3, [r2, #28]
 800100e:	4b0d      	ldr	r3, [pc, #52]	; (8001044 <HAL_TIM_Base_MspInit+0xd8>)
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800101a:	23c0      	movs	r3, #192	; 0xc0
 800101c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101e:	2302      	movs	r3, #2
 8001020:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001026:	2300      	movs	r3, #0
 8001028:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800102a:	2302      	movs	r3, #2
 800102c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800102e:	f107 031c 	add.w	r3, r7, #28
 8001032:	4619      	mov	r1, r3
 8001034:	4806      	ldr	r0, [pc, #24]	; (8001050 <HAL_TIM_Base_MspInit+0xe4>)
 8001036:	f000 fd2b 	bl	8001a90 <HAL_GPIO_Init>
}
 800103a:	bf00      	nop
 800103c:	3730      	adds	r7, #48	; 0x30
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40023800 	.word	0x40023800
 8001048:	40020000 	.word	0x40020000
 800104c:	40000800 	.word	0x40000800
 8001050:	40020400 	.word	0x40020400

08001054 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a17      	ldr	r2, [pc, #92]	; (80010d0 <HAL_UART_MspInit+0x7c>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d127      	bne.n	80010c6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001076:	4b17      	ldr	r3, [pc, #92]	; (80010d4 <HAL_UART_MspInit+0x80>)
 8001078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800107a:	4a16      	ldr	r2, [pc, #88]	; (80010d4 <HAL_UART_MspInit+0x80>)
 800107c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001080:	6253      	str	r3, [r2, #36]	; 0x24
 8001082:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <HAL_UART_MspInit+0x80>)
 8001084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800108a:	613b      	str	r3, [r7, #16]
 800108c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <HAL_UART_MspInit+0x80>)
 8001090:	69db      	ldr	r3, [r3, #28]
 8001092:	4a10      	ldr	r2, [pc, #64]	; (80010d4 <HAL_UART_MspInit+0x80>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	61d3      	str	r3, [r2, #28]
 800109a:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <HAL_UART_MspInit+0x80>)
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010a6:	230c      	movs	r3, #12
 80010a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010aa:	2302      	movs	r3, #2
 80010ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b2:	2303      	movs	r3, #3
 80010b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010b6:	2307      	movs	r3, #7
 80010b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ba:	f107 0314 	add.w	r3, r7, #20
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	; (80010d8 <HAL_UART_MspInit+0x84>)
 80010c2:	f000 fce5 	bl	8001a90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010c6:	bf00      	nop
 80010c8:	3728      	adds	r7, #40	; 0x28
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40004400 	.word	0x40004400
 80010d4:	40023800 	.word	0x40023800
 80010d8:	40020000 	.word	0x40020000

080010dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010e0:	e7fe      	b.n	80010e0 <NMI_Handler+0x4>

080010e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e6:	e7fe      	b.n	80010e6 <HardFault_Handler+0x4>

080010e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010ec:	e7fe      	b.n	80010ec <MemManage_Handler+0x4>

080010ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ee:	b480      	push	{r7}
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010f2:	e7fe      	b.n	80010f2 <BusFault_Handler+0x4>

080010f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f8:	e7fe      	b.n	80010f8 <UsageFault_Handler+0x4>

080010fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	bc80      	pop	{r7}
 8001104:	4770      	bx	lr

08001106 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr

08001112 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001112:	b480      	push	{r7}
 8001114:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001116:	bf00      	nop
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr

0800111e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001122:	f000 f903 	bl	800132c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}

0800112a <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b086      	sub	sp, #24
 800112e:	af00      	add	r7, sp, #0
 8001130:	60f8      	str	r0, [r7, #12]
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	e00a      	b.n	8001152 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800113c:	f3af 8000 	nop.w
 8001140:	4601      	mov	r1, r0
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	60ba      	str	r2, [r7, #8]
 8001148:	b2ca      	uxtb	r2, r1
 800114a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	3301      	adds	r3, #1
 8001150:	617b      	str	r3, [r7, #20]
 8001152:	697a      	ldr	r2, [r7, #20]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	429a      	cmp	r2, r3
 8001158:	dbf0      	blt.n	800113c <_read+0x12>
	}

return len;
 800115a:	687b      	ldr	r3, [r7, #4]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
	return -1;
 800116c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001170:	4618      	mov	r0, r3
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr

0800117a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800117a:	b480      	push	{r7}
 800117c:	b083      	sub	sp, #12
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
 8001182:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800118a:	605a      	str	r2, [r3, #4]
	return 0;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <_isatty>:

int _isatty(int file)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	return 1;
 80011a0:	2301      	movs	r3, #1
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
	return 0;
 80011b8:	2300      	movs	r3, #0
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3714      	adds	r7, #20
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr

080011c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011cc:	4a14      	ldr	r2, [pc, #80]	; (8001220 <_sbrk+0x5c>)
 80011ce:	4b15      	ldr	r3, [pc, #84]	; (8001224 <_sbrk+0x60>)
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011d8:	4b13      	ldr	r3, [pc, #76]	; (8001228 <_sbrk+0x64>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d102      	bne.n	80011e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <_sbrk+0x64>)
 80011e2:	4a12      	ldr	r2, [pc, #72]	; (800122c <_sbrk+0x68>)
 80011e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011e6:	4b10      	ldr	r3, [pc, #64]	; (8001228 <_sbrk+0x64>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4413      	add	r3, r2
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d207      	bcs.n	8001204 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011f4:	f002 f860 	bl	80032b8 <__errno>
 80011f8:	4603      	mov	r3, r0
 80011fa:	220c      	movs	r2, #12
 80011fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001202:	e009      	b.n	8001218 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <_sbrk+0x64>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800120a:	4b07      	ldr	r3, [pc, #28]	; (8001228 <_sbrk+0x64>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	4a05      	ldr	r2, [pc, #20]	; (8001228 <_sbrk+0x64>)
 8001214:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001216:	68fb      	ldr	r3, [r7, #12]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20014000 	.word	0x20014000
 8001224:	00000400 	.word	0x00000400
 8001228:	200001d4 	.word	0x200001d4
 800122c:	200001f0 	.word	0x200001f0

08001230 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr

0800123c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800123c:	480c      	ldr	r0, [pc, #48]	; (8001270 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800123e:	490d      	ldr	r1, [pc, #52]	; (8001274 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001240:	4a0d      	ldr	r2, [pc, #52]	; (8001278 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001244:	e002      	b.n	800124c <LoopCopyDataInit>

08001246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124a:	3304      	adds	r3, #4

0800124c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800124c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800124e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001250:	d3f9      	bcc.n	8001246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001252:	4a0a      	ldr	r2, [pc, #40]	; (800127c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001254:	4c0a      	ldr	r4, [pc, #40]	; (8001280 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001258:	e001      	b.n	800125e <LoopFillZerobss>

0800125a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800125c:	3204      	adds	r2, #4

0800125e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800125e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001260:	d3fb      	bcc.n	800125a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001262:	f7ff ffe5 	bl	8001230 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001266:	f002 f82d 	bl	80032c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800126a:	f7ff f9fd 	bl	8000668 <main>
  bx lr
 800126e:	4770      	bx	lr
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001278:	08004434 	.word	0x08004434
  ldr r2, =_sbss
 800127c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001280:	200001ec 	.word	0x200001ec

08001284 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC1_IRQHandler>

08001286 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800128c:	2300      	movs	r3, #0
 800128e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001290:	2003      	movs	r0, #3
 8001292:	f000 fbc9 	bl	8001a28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001296:	2000      	movs	r0, #0
 8001298:	f000 f80e 	bl	80012b8 <HAL_InitTick>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d002      	beq.n	80012a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	71fb      	strb	r3, [r7, #7]
 80012a6:	e001      	b.n	80012ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012a8:	f7ff fdf0 	bl	8000e8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012ac:	79fb      	ldrb	r3, [r7, #7]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012c0:	2300      	movs	r3, #0
 80012c2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80012c4:	4b16      	ldr	r3, [pc, #88]	; (8001320 <HAL_InitTick+0x68>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d022      	beq.n	8001312 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80012cc:	4b15      	ldr	r3, [pc, #84]	; (8001324 <HAL_InitTick+0x6c>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b13      	ldr	r3, [pc, #76]	; (8001320 <HAL_InitTick+0x68>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80012dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e0:	4618      	mov	r0, r3
 80012e2:	f000 fbc8 	bl	8001a76 <HAL_SYSTICK_Config>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d10f      	bne.n	800130c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b0f      	cmp	r3, #15
 80012f0:	d809      	bhi.n	8001306 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f2:	2200      	movs	r2, #0
 80012f4:	6879      	ldr	r1, [r7, #4]
 80012f6:	f04f 30ff 	mov.w	r0, #4294967295
 80012fa:	f000 fba0 	bl	8001a3e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012fe:	4a0a      	ldr	r2, [pc, #40]	; (8001328 <HAL_InitTick+0x70>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6013      	str	r3, [r2, #0]
 8001304:	e007      	b.n	8001316 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	73fb      	strb	r3, [r7, #15]
 800130a:	e004      	b.n	8001316 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	73fb      	strb	r3, [r7, #15]
 8001310:	e001      	b.n	8001316 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001316:	7bfb      	ldrb	r3, [r7, #15]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000018 	.word	0x20000018
 8001324:	20000010 	.word	0x20000010
 8001328:	20000014 	.word	0x20000014

0800132c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001330:	4b05      	ldr	r3, [pc, #20]	; (8001348 <HAL_IncTick+0x1c>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b05      	ldr	r3, [pc, #20]	; (800134c <HAL_IncTick+0x20>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4413      	add	r3, r2
 800133a:	4a03      	ldr	r2, [pc, #12]	; (8001348 <HAL_IncTick+0x1c>)
 800133c:	6013      	str	r3, [r2, #0]
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	200001d8 	.word	0x200001d8
 800134c:	20000018 	.word	0x20000018

08001350 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return uwTick;
 8001354:	4b02      	ldr	r3, [pc, #8]	; (8001360 <HAL_GetTick+0x10>)
 8001356:	681b      	ldr	r3, [r3, #0]
}
 8001358:	4618      	mov	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	bc80      	pop	{r7}
 800135e:	4770      	bx	lr
 8001360:	200001d8 	.word	0x200001d8

08001364 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08e      	sub	sp, #56	; 0x38
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800136c:	2300      	movs	r3, #0
 800136e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d101      	bne.n	8001384 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e127      	b.n	80015d4 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	691b      	ldr	r3, [r3, #16]
 8001388:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138e:	2b00      	cmp	r3, #0
 8001390:	d115      	bne.n	80013be <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2200      	movs	r2, #0
 8001396:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2200      	movs	r2, #0
 800139c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013a0:	4b8e      	ldr	r3, [pc, #568]	; (80015dc <HAL_ADC_Init+0x278>)
 80013a2:	6a1b      	ldr	r3, [r3, #32]
 80013a4:	4a8d      	ldr	r2, [pc, #564]	; (80015dc <HAL_ADC_Init+0x278>)
 80013a6:	f043 0301 	orr.w	r3, r3, #1
 80013aa:	6213      	str	r3, [r2, #32]
 80013ac:	4b8b      	ldr	r3, [pc, #556]	; (80015dc <HAL_ADC_Init+0x278>)
 80013ae:	6a1b      	ldr	r3, [r3, #32]
 80013b0:	f003 0301 	and.w	r3, r3, #1
 80013b4:	60bb      	str	r3, [r7, #8]
 80013b6:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f7ff fd97 	bl	8000eec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c2:	f003 0310 	and.w	r3, r3, #16
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	f040 80ff 	bne.w	80015ca <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80013d4:	f023 0302 	bic.w	r3, r3, #2
 80013d8:	f043 0202 	orr.w	r2, r3, #2
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 80013e0:	4b7f      	ldr	r3, [pc, #508]	; (80015e0 <HAL_ADC_Init+0x27c>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	497c      	ldr	r1, [pc, #496]	; (80015e0 <HAL_ADC_Init+0x27c>)
 80013ee:	4313      	orrs	r3, r2
 80013f0:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80013fa:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001402:	4619      	mov	r1, r3
 8001404:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001408:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800140a:	6a3b      	ldr	r3, [r7, #32]
 800140c:	fa93 f3a3 	rbit	r3, r3
 8001410:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	fab3 f383 	clz	r3, r3
 8001418:	b2db      	uxtb	r3, r3
 800141a:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 800141e:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001424:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800142c:	4619      	mov	r1, r3
 800142e:	2302      	movs	r3, #2
 8001430:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001434:	fa93 f3a3 	rbit	r3, r3
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800143a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143c:	fab3 f383 	clz	r3, r3
 8001440:	b2db      	uxtb	r3, r3
 8001442:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001446:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001448:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800144a:	4313      	orrs	r3, r2
 800144c:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001452:	2b10      	cmp	r3, #16
 8001454:	d007      	beq.n	8001466 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800145e:	4313      	orrs	r3, r2
 8001460:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001462:	4313      	orrs	r3, r2
 8001464:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001470:	2b40      	cmp	r3, #64	; 0x40
 8001472:	d04f      	beq.n	8001514 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800147a:	4313      	orrs	r3, r2
 800147c:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001486:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	6912      	ldr	r2, [r2, #16]
 800148c:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001490:	d003      	beq.n	800149a <HAL_ADC_Init+0x136>
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	6912      	ldr	r2, [r2, #16]
 8001496:	2a01      	cmp	r2, #1
 8001498:	d102      	bne.n	80014a0 <HAL_ADC_Init+0x13c>
 800149a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800149e:	e000      	b.n	80014a2 <HAL_ADC_Init+0x13e>
 80014a0:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 80014a2:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80014a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014a6:	4313      	orrs	r3, r2
 80014a8:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d125      	bne.n	8001500 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d114      	bne.n	80014e8 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	3b01      	subs	r3, #1
 80014c4:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80014c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	fa92 f2a2 	rbit	r2, r2
 80014d0:	617a      	str	r2, [r7, #20]
  return result;
 80014d2:	697a      	ldr	r2, [r7, #20]
 80014d4:	fab2 f282 	clz	r2, r2
 80014d8:	b2d2      	uxtb	r2, r2
 80014da:	4093      	lsls	r3, r2
 80014dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014e2:	4313      	orrs	r3, r2
 80014e4:	633b      	str	r3, [r7, #48]	; 0x30
 80014e6:	e00b      	b.n	8001500 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ec:	f043 0220 	orr.w	r2, r3, #32
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014f8:	f043 0201 	orr.w	r2, r3, #1
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	685a      	ldr	r2, [r3, #4]
 8001506:	4b37      	ldr	r3, [pc, #220]	; (80015e4 <HAL_ADC_Init+0x280>)
 8001508:	4013      	ands	r3, r2
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	6812      	ldr	r2, [r2, #0]
 800150e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001510:	430b      	orrs	r3, r1
 8001512:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	689a      	ldr	r2, [r3, #8]
 800151a:	4b33      	ldr	r3, [pc, #204]	; (80015e8 <HAL_ADC_Init+0x284>)
 800151c:	4013      	ands	r3, r2
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	6812      	ldr	r2, [r2, #0]
 8001522:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001524:	430b      	orrs	r3, r1
 8001526:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	691b      	ldr	r3, [r3, #16]
 800152c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001530:	d003      	beq.n	800153a <HAL_ADC_Init+0x1d6>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	691b      	ldr	r3, [r3, #16]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d119      	bne.n	800156e <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001540:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001548:	3b01      	subs	r3, #1
 800154a:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 800154e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	fa92 f2a2 	rbit	r2, r2
 8001556:	60fa      	str	r2, [r7, #12]
  return result;
 8001558:	68fa      	ldr	r2, [r7, #12]
 800155a:	fab2 f282 	clz	r2, r2
 800155e:	b2d2      	uxtb	r2, r2
 8001560:	fa03 f202 	lsl.w	r2, r3, r2
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	430a      	orrs	r2, r1
 800156a:	631a      	str	r2, [r3, #48]	; 0x30
 800156c:	e007      	b.n	800157e <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 800157c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	689a      	ldr	r2, [r3, #8]
 8001584:	4b19      	ldr	r3, [pc, #100]	; (80015ec <HAL_ADC_Init+0x288>)
 8001586:	4013      	ands	r3, r2
 8001588:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800158a:	429a      	cmp	r2, r3
 800158c:	d10b      	bne.n	80015a6 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2200      	movs	r2, #0
 8001592:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001598:	f023 0303 	bic.w	r3, r3, #3
 800159c:	f043 0201 	orr.w	r2, r3, #1
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	64da      	str	r2, [r3, #76]	; 0x4c
 80015a4:	e014      	b.n	80015d0 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015aa:	f023 0312 	bic.w	r3, r3, #18
 80015ae:	f043 0210 	orr.w	r2, r3, #16
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015ba:	f043 0201 	orr.w	r2, r3, #1
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80015c8:	e002      	b.n	80015d0 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 80015d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3738      	adds	r7, #56	; 0x38
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40023800 	.word	0x40023800
 80015e0:	40012700 	.word	0x40012700
 80015e4:	fcfc16ff 	.word	0xfcfc16ff
 80015e8:	c0fff189 	.word	0xc0fff189
 80015ec:	bf80fffe 	.word	0xbf80fffe

080015f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015fa:	2300      	movs	r3, #0
 80015fc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001608:	2b01      	cmp	r3, #1
 800160a:	d101      	bne.n	8001610 <HAL_ADC_ConfigChannel+0x20>
 800160c:	2302      	movs	r3, #2
 800160e:	e14f      	b.n	80018b0 <HAL_ADC_ConfigChannel+0x2c0>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2201      	movs	r2, #1
 8001614:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2b06      	cmp	r3, #6
 800161e:	d81c      	bhi.n	800165a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	4613      	mov	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	3b05      	subs	r3, #5
 8001632:	221f      	movs	r2, #31
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	4019      	ands	r1, r3
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	6818      	ldr	r0, [r3, #0]
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685a      	ldr	r2, [r3, #4]
 8001644:	4613      	mov	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4413      	add	r3, r2
 800164a:	3b05      	subs	r3, #5
 800164c:	fa00 f203 	lsl.w	r2, r0, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	430a      	orrs	r2, r1
 8001656:	641a      	str	r2, [r3, #64]	; 0x40
 8001658:	e07e      	b.n	8001758 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2b0c      	cmp	r3, #12
 8001660:	d81c      	bhi.n	800169c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685a      	ldr	r2, [r3, #4]
 800166c:	4613      	mov	r3, r2
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4413      	add	r3, r2
 8001672:	3b23      	subs	r3, #35	; 0x23
 8001674:	221f      	movs	r2, #31
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	4019      	ands	r1, r3
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	6818      	ldr	r0, [r3, #0]
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685a      	ldr	r2, [r3, #4]
 8001686:	4613      	mov	r3, r2
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	4413      	add	r3, r2
 800168c:	3b23      	subs	r3, #35	; 0x23
 800168e:	fa00 f203 	lsl.w	r2, r0, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	430a      	orrs	r2, r1
 8001698:	63da      	str	r2, [r3, #60]	; 0x3c
 800169a:	e05d      	b.n	8001758 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	2b12      	cmp	r3, #18
 80016a2:	d81c      	bhi.n	80016de <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	4613      	mov	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	3b41      	subs	r3, #65	; 0x41
 80016b6:	221f      	movs	r2, #31
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	4019      	ands	r1, r3
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	6818      	ldr	r0, [r3, #0]
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	685a      	ldr	r2, [r3, #4]
 80016c8:	4613      	mov	r3, r2
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	4413      	add	r3, r2
 80016ce:	3b41      	subs	r3, #65	; 0x41
 80016d0:	fa00 f203 	lsl.w	r2, r0, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	430a      	orrs	r2, r1
 80016da:	639a      	str	r2, [r3, #56]	; 0x38
 80016dc:	e03c      	b.n	8001758 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b18      	cmp	r3, #24
 80016e4:	d81c      	bhi.n	8001720 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685a      	ldr	r2, [r3, #4]
 80016f0:	4613      	mov	r3, r2
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	3b5f      	subs	r3, #95	; 0x5f
 80016f8:	221f      	movs	r2, #31
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	43db      	mvns	r3, r3
 8001700:	4019      	ands	r1, r3
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	6818      	ldr	r0, [r3, #0]
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	4613      	mov	r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	4413      	add	r3, r2
 8001710:	3b5f      	subs	r3, #95	; 0x5f
 8001712:	fa00 f203 	lsl.w	r2, r0, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	430a      	orrs	r2, r1
 800171c:	635a      	str	r2, [r3, #52]	; 0x34
 800171e:	e01b      	b.n	8001758 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685a      	ldr	r2, [r3, #4]
 800172a:	4613      	mov	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	3b7d      	subs	r3, #125	; 0x7d
 8001732:	221f      	movs	r2, #31
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	43db      	mvns	r3, r3
 800173a:	4019      	ands	r1, r3
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	6818      	ldr	r0, [r3, #0]
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685a      	ldr	r2, [r3, #4]
 8001744:	4613      	mov	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4413      	add	r3, r2
 800174a:	3b7d      	subs	r3, #125	; 0x7d
 800174c:	fa00 f203 	lsl.w	r2, r0, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	430a      	orrs	r2, r1
 8001756:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b09      	cmp	r3, #9
 800175e:	d81a      	bhi.n	8001796 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6959      	ldr	r1, [r3, #20]
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	4613      	mov	r3, r2
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4413      	add	r3, r2
 8001770:	2207      	movs	r2, #7
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	43db      	mvns	r3, r3
 8001778:	4019      	ands	r1, r3
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	6898      	ldr	r0, [r3, #8]
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	4613      	mov	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	4413      	add	r3, r2
 8001788:	fa00 f203 	lsl.w	r2, r0, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	430a      	orrs	r2, r1
 8001792:	615a      	str	r2, [r3, #20]
 8001794:	e05d      	b.n	8001852 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2b13      	cmp	r3, #19
 800179c:	d81c      	bhi.n	80017d8 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	6919      	ldr	r1, [r3, #16]
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4613      	mov	r3, r2
 80017aa:	005b      	lsls	r3, r3, #1
 80017ac:	4413      	add	r3, r2
 80017ae:	3b1e      	subs	r3, #30
 80017b0:	2207      	movs	r2, #7
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	4019      	ands	r1, r3
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	6898      	ldr	r0, [r3, #8]
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	4613      	mov	r3, r2
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	4413      	add	r3, r2
 80017c8:	3b1e      	subs	r3, #30
 80017ca:	fa00 f203 	lsl.w	r2, r0, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	430a      	orrs	r2, r1
 80017d4:	611a      	str	r2, [r3, #16]
 80017d6:	e03c      	b.n	8001852 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b1d      	cmp	r3, #29
 80017de:	d81c      	bhi.n	800181a <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	68d9      	ldr	r1, [r3, #12]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	4613      	mov	r3, r2
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	4413      	add	r3, r2
 80017f0:	3b3c      	subs	r3, #60	; 0x3c
 80017f2:	2207      	movs	r2, #7
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	43db      	mvns	r3, r3
 80017fa:	4019      	ands	r1, r3
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	6898      	ldr	r0, [r3, #8]
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4613      	mov	r3, r2
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	4413      	add	r3, r2
 800180a:	3b3c      	subs	r3, #60	; 0x3c
 800180c:	fa00 f203 	lsl.w	r2, r0, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	430a      	orrs	r2, r1
 8001816:	60da      	str	r2, [r3, #12]
 8001818:	e01b      	b.n	8001852 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4613      	mov	r3, r2
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	4413      	add	r3, r2
 800182a:	3b5a      	subs	r3, #90	; 0x5a
 800182c:	2207      	movs	r2, #7
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43db      	mvns	r3, r3
 8001834:	4019      	ands	r1, r3
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	6898      	ldr	r0, [r3, #8]
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	4613      	mov	r3, r2
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	4413      	add	r3, r2
 8001844:	3b5a      	subs	r3, #90	; 0x5a
 8001846:	fa00 f203 	lsl.w	r2, r0, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b10      	cmp	r3, #16
 8001858:	d003      	beq.n	8001862 <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800185e:	2b11      	cmp	r3, #17
 8001860:	d121      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8001862:	4b16      	ldr	r3, [pc, #88]	; (80018bc <HAL_ADC_ConfigChannel+0x2cc>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d11b      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 800186e:	4b13      	ldr	r3, [pc, #76]	; (80018bc <HAL_ADC_ConfigChannel+0x2cc>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	4a12      	ldr	r2, [pc, #72]	; (80018bc <HAL_ADC_ConfigChannel+0x2cc>)
 8001874:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001878:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b10      	cmp	r3, #16
 8001880:	d111      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <HAL_ADC_ConfigChannel+0x2d0>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a0f      	ldr	r2, [pc, #60]	; (80018c4 <HAL_ADC_ConfigChannel+0x2d4>)
 8001888:	fba2 2303 	umull	r2, r3, r2, r3
 800188c:	0c9a      	lsrs	r2, r3, #18
 800188e:	4613      	mov	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4413      	add	r3, r2
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001898:	e002      	b.n	80018a0 <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	3b01      	subs	r3, #1
 800189e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f9      	bne.n	800189a <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	40012700 	.word	0x40012700
 80018c0:	20000010 	.word	0x20000010
 80018c4:	431bde83 	.word	0x431bde83

080018c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <__NVIC_SetPriorityGrouping+0x44>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018de:	68ba      	ldr	r2, [r7, #8]
 80018e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e4:	4013      	ands	r3, r2
 80018e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018fa:	4a04      	ldr	r2, [pc, #16]	; (800190c <__NVIC_SetPriorityGrouping+0x44>)
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	60d3      	str	r3, [r2, #12]
}
 8001900:	bf00      	nop
 8001902:	3714      	adds	r7, #20
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001914:	4b04      	ldr	r3, [pc, #16]	; (8001928 <__NVIC_GetPriorityGrouping+0x18>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	0a1b      	lsrs	r3, r3, #8
 800191a:	f003 0307 	and.w	r3, r3, #7
}
 800191e:	4618      	mov	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	6039      	str	r1, [r7, #0]
 8001936:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193c:	2b00      	cmp	r3, #0
 800193e:	db0a      	blt.n	8001956 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	b2da      	uxtb	r2, r3
 8001944:	490c      	ldr	r1, [pc, #48]	; (8001978 <__NVIC_SetPriority+0x4c>)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	0112      	lsls	r2, r2, #4
 800194c:	b2d2      	uxtb	r2, r2
 800194e:	440b      	add	r3, r1
 8001950:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001954:	e00a      	b.n	800196c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	b2da      	uxtb	r2, r3
 800195a:	4908      	ldr	r1, [pc, #32]	; (800197c <__NVIC_SetPriority+0x50>)
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	f003 030f 	and.w	r3, r3, #15
 8001962:	3b04      	subs	r3, #4
 8001964:	0112      	lsls	r2, r2, #4
 8001966:	b2d2      	uxtb	r2, r2
 8001968:	440b      	add	r3, r1
 800196a:	761a      	strb	r2, [r3, #24]
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	bc80      	pop	{r7}
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	e000e100 	.word	0xe000e100
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001980:	b480      	push	{r7}
 8001982:	b089      	sub	sp, #36	; 0x24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	f1c3 0307 	rsb	r3, r3, #7
 800199a:	2b04      	cmp	r3, #4
 800199c:	bf28      	it	cs
 800199e:	2304      	movcs	r3, #4
 80019a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	3304      	adds	r3, #4
 80019a6:	2b06      	cmp	r3, #6
 80019a8:	d902      	bls.n	80019b0 <NVIC_EncodePriority+0x30>
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	3b03      	subs	r3, #3
 80019ae:	e000      	b.n	80019b2 <NVIC_EncodePriority+0x32>
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b4:	f04f 32ff 	mov.w	r2, #4294967295
 80019b8:	69bb      	ldr	r3, [r7, #24]
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	43da      	mvns	r2, r3
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	401a      	ands	r2, r3
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c8:	f04f 31ff 	mov.w	r1, #4294967295
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	fa01 f303 	lsl.w	r3, r1, r3
 80019d2:	43d9      	mvns	r1, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d8:	4313      	orrs	r3, r2
         );
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3724      	adds	r7, #36	; 0x24
 80019de:	46bd      	mov	sp, r7
 80019e0:	bc80      	pop	{r7}
 80019e2:	4770      	bx	lr

080019e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019f4:	d301      	bcc.n	80019fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019f6:	2301      	movs	r3, #1
 80019f8:	e00f      	b.n	8001a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019fa:	4a0a      	ldr	r2, [pc, #40]	; (8001a24 <SysTick_Config+0x40>)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a02:	210f      	movs	r1, #15
 8001a04:	f04f 30ff 	mov.w	r0, #4294967295
 8001a08:	f7ff ff90 	bl	800192c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a0c:	4b05      	ldr	r3, [pc, #20]	; (8001a24 <SysTick_Config+0x40>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a12:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <SysTick_Config+0x40>)
 8001a14:	2207      	movs	r2, #7
 8001a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	e000e010 	.word	0xe000e010

08001a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff49 	bl	80018c8 <__NVIC_SetPriorityGrouping>
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b086      	sub	sp, #24
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	4603      	mov	r3, r0
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
 8001a4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a50:	f7ff ff5e 	bl	8001910 <__NVIC_GetPriorityGrouping>
 8001a54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	6978      	ldr	r0, [r7, #20]
 8001a5c:	f7ff ff90 	bl	8001980 <NVIC_EncodePriority>
 8001a60:	4602      	mov	r2, r0
 8001a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a66:	4611      	mov	r1, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ff5f 	bl	800192c <__NVIC_SetPriority>
}
 8001a6e:	bf00      	nop
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ffb0 	bl	80019e4 <SysTick_Config>
 8001a84:	4603      	mov	r3, r0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b087      	sub	sp, #28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001aa6:	e160      	b.n	8001d6a <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	2101      	movs	r1, #1
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 8152 	beq.w	8001d64 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f003 0303 	and.w	r3, r3, #3
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d005      	beq.n	8001ad8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d130      	bne.n	8001b3a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	2203      	movs	r2, #3
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4013      	ands	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	68da      	ldr	r2, [r3, #12]
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001b0e:	2201      	movs	r2, #1
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	091b      	lsrs	r3, r3, #4
 8001b24:	f003 0201 	and.w	r2, r3, #1
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 0303 	and.w	r3, r3, #3
 8001b42:	2b03      	cmp	r3, #3
 8001b44:	d017      	beq.n	8001b76 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	2203      	movs	r2, #3
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43db      	mvns	r3, r3
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d123      	bne.n	8001bca <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	08da      	lsrs	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3208      	adds	r2, #8
 8001b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b8e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	220f      	movs	r2, #15
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43db      	mvns	r3, r3
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	691a      	ldr	r2, [r3, #16]
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	08da      	lsrs	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3208      	adds	r2, #8
 8001bc4:	6939      	ldr	r1, [r7, #16]
 8001bc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	2203      	movs	r2, #3
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f003 0203 	and.w	r2, r3, #3
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 80ac 	beq.w	8001d64 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0c:	4b5e      	ldr	r3, [pc, #376]	; (8001d88 <HAL_GPIO_Init+0x2f8>)
 8001c0e:	6a1b      	ldr	r3, [r3, #32]
 8001c10:	4a5d      	ldr	r2, [pc, #372]	; (8001d88 <HAL_GPIO_Init+0x2f8>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6213      	str	r3, [r2, #32]
 8001c18:	4b5b      	ldr	r3, [pc, #364]	; (8001d88 <HAL_GPIO_Init+0x2f8>)
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	f003 0301 	and.w	r3, r3, #1
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001c24:	4a59      	ldr	r2, [pc, #356]	; (8001d8c <HAL_GPIO_Init+0x2fc>)
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	089b      	lsrs	r3, r3, #2
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c30:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	220f      	movs	r2, #15
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	4013      	ands	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a51      	ldr	r2, [pc, #324]	; (8001d90 <HAL_GPIO_Init+0x300>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d025      	beq.n	8001c9c <HAL_GPIO_Init+0x20c>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a50      	ldr	r2, [pc, #320]	; (8001d94 <HAL_GPIO_Init+0x304>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d01f      	beq.n	8001c98 <HAL_GPIO_Init+0x208>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a4f      	ldr	r2, [pc, #316]	; (8001d98 <HAL_GPIO_Init+0x308>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d019      	beq.n	8001c94 <HAL_GPIO_Init+0x204>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a4e      	ldr	r2, [pc, #312]	; (8001d9c <HAL_GPIO_Init+0x30c>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d013      	beq.n	8001c90 <HAL_GPIO_Init+0x200>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a4d      	ldr	r2, [pc, #308]	; (8001da0 <HAL_GPIO_Init+0x310>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d00d      	beq.n	8001c8c <HAL_GPIO_Init+0x1fc>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a4c      	ldr	r2, [pc, #304]	; (8001da4 <HAL_GPIO_Init+0x314>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d007      	beq.n	8001c88 <HAL_GPIO_Init+0x1f8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a4b      	ldr	r2, [pc, #300]	; (8001da8 <HAL_GPIO_Init+0x318>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d101      	bne.n	8001c84 <HAL_GPIO_Init+0x1f4>
 8001c80:	2306      	movs	r3, #6
 8001c82:	e00c      	b.n	8001c9e <HAL_GPIO_Init+0x20e>
 8001c84:	2307      	movs	r3, #7
 8001c86:	e00a      	b.n	8001c9e <HAL_GPIO_Init+0x20e>
 8001c88:	2305      	movs	r3, #5
 8001c8a:	e008      	b.n	8001c9e <HAL_GPIO_Init+0x20e>
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	e006      	b.n	8001c9e <HAL_GPIO_Init+0x20e>
 8001c90:	2303      	movs	r3, #3
 8001c92:	e004      	b.n	8001c9e <HAL_GPIO_Init+0x20e>
 8001c94:	2302      	movs	r3, #2
 8001c96:	e002      	b.n	8001c9e <HAL_GPIO_Init+0x20e>
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e000      	b.n	8001c9e <HAL_GPIO_Init+0x20e>
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	f002 0203 	and.w	r2, r2, #3
 8001ca4:	0092      	lsls	r2, r2, #2
 8001ca6:	4093      	lsls	r3, r2
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001cae:	4937      	ldr	r1, [pc, #220]	; (8001d8c <HAL_GPIO_Init+0x2fc>)
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	089b      	lsrs	r3, r3, #2
 8001cb4:	3302      	adds	r3, #2
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cbc:	4b3b      	ldr	r3, [pc, #236]	; (8001dac <HAL_GPIO_Init+0x31c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d003      	beq.n	8001ce0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ce0:	4a32      	ldr	r2, [pc, #200]	; (8001dac <HAL_GPIO_Init+0x31c>)
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ce6:	4b31      	ldr	r3, [pc, #196]	; (8001dac <HAL_GPIO_Init+0x31c>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d003      	beq.n	8001d0a <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d0a:	4a28      	ldr	r2, [pc, #160]	; (8001dac <HAL_GPIO_Init+0x31c>)
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d10:	4b26      	ldr	r3, [pc, #152]	; (8001dac <HAL_GPIO_Init+0x31c>)
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d003      	beq.n	8001d34 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d34:	4a1d      	ldr	r2, [pc, #116]	; (8001dac <HAL_GPIO_Init+0x31c>)
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d3a:	4b1c      	ldr	r3, [pc, #112]	; (8001dac <HAL_GPIO_Init+0x31c>)
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	43db      	mvns	r3, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4013      	ands	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d5e:	4a13      	ldr	r2, [pc, #76]	; (8001dac <HAL_GPIO_Init+0x31c>)
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	3301      	adds	r3, #1
 8001d68:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	fa22 f303 	lsr.w	r3, r2, r3
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f47f ae97 	bne.w	8001aa8 <HAL_GPIO_Init+0x18>
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	bf00      	nop
 8001d7e:	371c      	adds	r7, #28
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bc80      	pop	{r7}
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40010000 	.word	0x40010000
 8001d90:	40020000 	.word	0x40020000
 8001d94:	40020400 	.word	0x40020400
 8001d98:	40020800 	.word	0x40020800
 8001d9c:	40020c00 	.word	0x40020c00
 8001da0:	40021000 	.word	0x40021000
 8001da4:	40021400 	.word	0x40021400
 8001da8:	40021800 	.word	0x40021800
 8001dac:	40010400 	.word	0x40010400

08001db0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	460b      	mov	r3, r1
 8001dba:	807b      	strh	r3, [r7, #2]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dc0:	787b      	ldrb	r3, [r7, #1]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dc6:	887a      	ldrh	r2, [r7, #2]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001dcc:	e003      	b.n	8001dd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001dce:	887b      	ldrh	r3, [r7, #2]
 8001dd0:	041a      	lsls	r2, r3, #16
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	619a      	str	r2, [r3, #24]
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr

08001de0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e31d      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001df2:	4b94      	ldr	r3, [pc, #592]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f003 030c 	and.w	r3, r3, #12
 8001dfa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dfc:	4b91      	ldr	r3, [pc, #580]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e04:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d07b      	beq.n	8001f0a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	2b08      	cmp	r3, #8
 8001e16:	d006      	beq.n	8001e26 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	2b0c      	cmp	r3, #12
 8001e1c:	d10f      	bne.n	8001e3e <HAL_RCC_OscConfig+0x5e>
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e24:	d10b      	bne.n	8001e3e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e26:	4b87      	ldr	r3, [pc, #540]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d06a      	beq.n	8001f08 <HAL_RCC_OscConfig+0x128>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d166      	bne.n	8001f08 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e2f7      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d106      	bne.n	8001e54 <HAL_RCC_OscConfig+0x74>
 8001e46:	4b7f      	ldr	r3, [pc, #508]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a7e      	ldr	r2, [pc, #504]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e50:	6013      	str	r3, [r2, #0]
 8001e52:	e02d      	b.n	8001eb0 <HAL_RCC_OscConfig+0xd0>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d10c      	bne.n	8001e76 <HAL_RCC_OscConfig+0x96>
 8001e5c:	4b79      	ldr	r3, [pc, #484]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a78      	ldr	r2, [pc, #480]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	4b76      	ldr	r3, [pc, #472]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a75      	ldr	r2, [pc, #468]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e72:	6013      	str	r3, [r2, #0]
 8001e74:	e01c      	b.n	8001eb0 <HAL_RCC_OscConfig+0xd0>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	2b05      	cmp	r3, #5
 8001e7c:	d10c      	bne.n	8001e98 <HAL_RCC_OscConfig+0xb8>
 8001e7e:	4b71      	ldr	r3, [pc, #452]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a70      	ldr	r2, [pc, #448]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e88:	6013      	str	r3, [r2, #0]
 8001e8a:	4b6e      	ldr	r3, [pc, #440]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a6d      	ldr	r2, [pc, #436]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e94:	6013      	str	r3, [r2, #0]
 8001e96:	e00b      	b.n	8001eb0 <HAL_RCC_OscConfig+0xd0>
 8001e98:	4b6a      	ldr	r3, [pc, #424]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a69      	ldr	r2, [pc, #420]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001e9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ea2:	6013      	str	r3, [r2, #0]
 8001ea4:	4b67      	ldr	r3, [pc, #412]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a66      	ldr	r2, [pc, #408]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001eaa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d013      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb8:	f7ff fa4a 	bl	8001350 <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ec0:	f7ff fa46 	bl	8001350 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b64      	cmp	r3, #100	; 0x64
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e2ad      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ed2:	4b5c      	ldr	r3, [pc, #368]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d0f0      	beq.n	8001ec0 <HAL_RCC_OscConfig+0xe0>
 8001ede:	e014      	b.n	8001f0a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee0:	f7ff fa36 	bl	8001350 <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ee8:	f7ff fa32 	bl	8001350 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b64      	cmp	r3, #100	; 0x64
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e299      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001efa:	4b52      	ldr	r3, [pc, #328]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1f0      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x108>
 8001f06:	e000      	b.n	8001f0a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d05a      	beq.n	8001fcc <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	2b04      	cmp	r3, #4
 8001f1a:	d005      	beq.n	8001f28 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	2b0c      	cmp	r3, #12
 8001f20:	d119      	bne.n	8001f56 <HAL_RCC_OscConfig+0x176>
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d116      	bne.n	8001f56 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f28:	4b46      	ldr	r3, [pc, #280]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d005      	beq.n	8001f40 <HAL_RCC_OscConfig+0x160>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d001      	beq.n	8001f40 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e276      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f40:	4b40      	ldr	r3, [pc, #256]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	021b      	lsls	r3, r3, #8
 8001f4e:	493d      	ldr	r1, [pc, #244]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f54:	e03a      	b.n	8001fcc <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d020      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f5e:	4b3a      	ldr	r3, [pc, #232]	; (8002048 <HAL_RCC_OscConfig+0x268>)
 8001f60:	2201      	movs	r2, #1
 8001f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f64:	f7ff f9f4 	bl	8001350 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f6c:	f7ff f9f0 	bl	8001350 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e257      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f7e:	4b31      	ldr	r3, [pc, #196]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8a:	4b2e      	ldr	r3, [pc, #184]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	021b      	lsls	r3, r3, #8
 8001f98:	492a      	ldr	r1, [pc, #168]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	604b      	str	r3, [r1, #4]
 8001f9e:	e015      	b.n	8001fcc <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fa0:	4b29      	ldr	r3, [pc, #164]	; (8002048 <HAL_RCC_OscConfig+0x268>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa6:	f7ff f9d3 	bl	8001350 <HAL_GetTick>
 8001faa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001fac:	e008      	b.n	8001fc0 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fae:	f7ff f9cf 	bl	8001350 <HAL_GetTick>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d901      	bls.n	8001fc0 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e236      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001fc0:	4b20      	ldr	r3, [pc, #128]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d1f0      	bne.n	8001fae <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0310 	and.w	r3, r3, #16
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f000 80b8 	beq.w	800214a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d170      	bne.n	80020c2 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fe0:	4b18      	ldr	r3, [pc, #96]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d005      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x218>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e21a      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a1a      	ldr	r2, [r3, #32]
 8001ffc:	4b11      	ldr	r3, [pc, #68]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002004:	429a      	cmp	r2, r3
 8002006:	d921      	bls.n	800204c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	4618      	mov	r0, r3
 800200e:	f000 fc7d 	bl	800290c <RCC_SetFlashLatencyFromMSIRange>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e208      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800201c:	4b09      	ldr	r3, [pc, #36]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	4906      	ldr	r1, [pc, #24]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 800202a:	4313      	orrs	r3, r2
 800202c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800202e:	4b05      	ldr	r3, [pc, #20]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	061b      	lsls	r3, r3, #24
 800203c:	4901      	ldr	r1, [pc, #4]	; (8002044 <HAL_RCC_OscConfig+0x264>)
 800203e:	4313      	orrs	r3, r2
 8002040:	604b      	str	r3, [r1, #4]
 8002042:	e020      	b.n	8002086 <HAL_RCC_OscConfig+0x2a6>
 8002044:	40023800 	.word	0x40023800
 8002048:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800204c:	4b99      	ldr	r3, [pc, #612]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	4996      	ldr	r1, [pc, #600]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800205a:	4313      	orrs	r3, r2
 800205c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800205e:	4b95      	ldr	r3, [pc, #596]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	061b      	lsls	r3, r3, #24
 800206c:	4991      	ldr	r1, [pc, #580]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800206e:	4313      	orrs	r3, r2
 8002070:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6a1b      	ldr	r3, [r3, #32]
 8002076:	4618      	mov	r0, r3
 8002078:	f000 fc48 	bl	800290c <RCC_SetFlashLatencyFromMSIRange>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e1d3      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	0b5b      	lsrs	r3, r3, #13
 800208c:	3301      	adds	r3, #1
 800208e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002096:	4a87      	ldr	r2, [pc, #540]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002098:	6892      	ldr	r2, [r2, #8]
 800209a:	0912      	lsrs	r2, r2, #4
 800209c:	f002 020f 	and.w	r2, r2, #15
 80020a0:	4985      	ldr	r1, [pc, #532]	; (80022b8 <HAL_RCC_OscConfig+0x4d8>)
 80020a2:	5c8a      	ldrb	r2, [r1, r2]
 80020a4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80020a6:	4a85      	ldr	r2, [pc, #532]	; (80022bc <HAL_RCC_OscConfig+0x4dc>)
 80020a8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020aa:	4b85      	ldr	r3, [pc, #532]	; (80022c0 <HAL_RCC_OscConfig+0x4e0>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff f902 	bl	80012b8 <HAL_InitTick>
 80020b4:	4603      	mov	r3, r0
 80020b6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d045      	beq.n	800214a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80020be:	7bfb      	ldrb	r3, [r7, #15]
 80020c0:	e1b5      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d029      	beq.n	800211e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80020ca:	4b7e      	ldr	r3, [pc, #504]	; (80022c4 <HAL_RCC_OscConfig+0x4e4>)
 80020cc:	2201      	movs	r2, #1
 80020ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d0:	f7ff f93e 	bl	8001350 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80020d6:	e008      	b.n	80020ea <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020d8:	f7ff f93a 	bl	8001350 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e1a1      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80020ea:	4b72      	ldr	r3, [pc, #456]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d0f0      	beq.n	80020d8 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020f6:	4b6f      	ldr	r3, [pc, #444]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	496c      	ldr	r1, [pc, #432]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002104:	4313      	orrs	r3, r2
 8002106:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002108:	4b6a      	ldr	r3, [pc, #424]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	69db      	ldr	r3, [r3, #28]
 8002114:	061b      	lsls	r3, r3, #24
 8002116:	4967      	ldr	r1, [pc, #412]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002118:	4313      	orrs	r3, r2
 800211a:	604b      	str	r3, [r1, #4]
 800211c:	e015      	b.n	800214a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800211e:	4b69      	ldr	r3, [pc, #420]	; (80022c4 <HAL_RCC_OscConfig+0x4e4>)
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002124:	f7ff f914 	bl	8001350 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800212c:	f7ff f910 	bl	8001350 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e177      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800213e:	4b5d      	ldr	r3, [pc, #372]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0308 	and.w	r3, r3, #8
 8002152:	2b00      	cmp	r3, #0
 8002154:	d030      	beq.n	80021b8 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d016      	beq.n	800218c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800215e:	4b5a      	ldr	r3, [pc, #360]	; (80022c8 <HAL_RCC_OscConfig+0x4e8>)
 8002160:	2201      	movs	r2, #1
 8002162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002164:	f7ff f8f4 	bl	8001350 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800216c:	f7ff f8f0 	bl	8001350 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e157      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800217e:	4b4d      	ldr	r3, [pc, #308]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0f0      	beq.n	800216c <HAL_RCC_OscConfig+0x38c>
 800218a:	e015      	b.n	80021b8 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800218c:	4b4e      	ldr	r3, [pc, #312]	; (80022c8 <HAL_RCC_OscConfig+0x4e8>)
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002192:	f7ff f8dd 	bl	8001350 <HAL_GetTick>
 8002196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002198:	e008      	b.n	80021ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800219a:	f7ff f8d9 	bl	8001350 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e140      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80021ac:	4b41      	ldr	r3, [pc, #260]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 80021ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d1f0      	bne.n	800219a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f000 80b5 	beq.w	8002330 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021c6:	2300      	movs	r3, #0
 80021c8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ca:	4b3a      	ldr	r3, [pc, #232]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d10d      	bne.n	80021f2 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021d6:	4b37      	ldr	r3, [pc, #220]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 80021d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021da:	4a36      	ldr	r2, [pc, #216]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 80021dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021e0:	6253      	str	r3, [r2, #36]	; 0x24
 80021e2:	4b34      	ldr	r3, [pc, #208]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 80021e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021ee:	2301      	movs	r3, #1
 80021f0:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f2:	4b36      	ldr	r3, [pc, #216]	; (80022cc <HAL_RCC_OscConfig+0x4ec>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d118      	bne.n	8002230 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021fe:	4b33      	ldr	r3, [pc, #204]	; (80022cc <HAL_RCC_OscConfig+0x4ec>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a32      	ldr	r2, [pc, #200]	; (80022cc <HAL_RCC_OscConfig+0x4ec>)
 8002204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002208:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800220a:	f7ff f8a1 	bl	8001350 <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002210:	e008      	b.n	8002224 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002212:	f7ff f89d 	bl	8001350 <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b64      	cmp	r3, #100	; 0x64
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e104      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002224:	4b29      	ldr	r3, [pc, #164]	; (80022cc <HAL_RCC_OscConfig+0x4ec>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0f0      	beq.n	8002212 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d106      	bne.n	8002246 <HAL_RCC_OscConfig+0x466>
 8002238:	4b1e      	ldr	r3, [pc, #120]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800223a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800223c:	4a1d      	ldr	r2, [pc, #116]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800223e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002242:	6353      	str	r3, [r2, #52]	; 0x34
 8002244:	e02d      	b.n	80022a2 <HAL_RCC_OscConfig+0x4c2>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d10c      	bne.n	8002268 <HAL_RCC_OscConfig+0x488>
 800224e:	4b19      	ldr	r3, [pc, #100]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002252:	4a18      	ldr	r2, [pc, #96]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002254:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002258:	6353      	str	r3, [r2, #52]	; 0x34
 800225a:	4b16      	ldr	r3, [pc, #88]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800225c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800225e:	4a15      	ldr	r2, [pc, #84]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002260:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002264:	6353      	str	r3, [r2, #52]	; 0x34
 8002266:	e01c      	b.n	80022a2 <HAL_RCC_OscConfig+0x4c2>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	2b05      	cmp	r3, #5
 800226e:	d10c      	bne.n	800228a <HAL_RCC_OscConfig+0x4aa>
 8002270:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002274:	4a0f      	ldr	r2, [pc, #60]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002276:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800227a:	6353      	str	r3, [r2, #52]	; 0x34
 800227c:	4b0d      	ldr	r3, [pc, #52]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800227e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002280:	4a0c      	ldr	r2, [pc, #48]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002282:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002286:	6353      	str	r3, [r2, #52]	; 0x34
 8002288:	e00b      	b.n	80022a2 <HAL_RCC_OscConfig+0x4c2>
 800228a:	4b0a      	ldr	r3, [pc, #40]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800228c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800228e:	4a09      	ldr	r2, [pc, #36]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002290:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002294:	6353      	str	r3, [r2, #52]	; 0x34
 8002296:	4b07      	ldr	r3, [pc, #28]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 8002298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800229a:	4a06      	ldr	r2, [pc, #24]	; (80022b4 <HAL_RCC_OscConfig+0x4d4>)
 800229c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80022a0:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d024      	beq.n	80022f4 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022aa:	f7ff f851 	bl	8001350 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022b0:	e019      	b.n	80022e6 <HAL_RCC_OscConfig+0x506>
 80022b2:	bf00      	nop
 80022b4:	40023800 	.word	0x40023800
 80022b8:	08004374 	.word	0x08004374
 80022bc:	20000010 	.word	0x20000010
 80022c0:	20000014 	.word	0x20000014
 80022c4:	42470020 	.word	0x42470020
 80022c8:	42470680 	.word	0x42470680
 80022cc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022d0:	f7ff f83e 	bl	8001350 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	f241 3288 	movw	r2, #5000	; 0x1388
 80022de:	4293      	cmp	r3, r2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e0a3      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022e6:	4b54      	ldr	r3, [pc, #336]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 80022e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0ee      	beq.n	80022d0 <HAL_RCC_OscConfig+0x4f0>
 80022f2:	e014      	b.n	800231e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022f4:	f7ff f82c 	bl	8001350 <HAL_GetTick>
 80022f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80022fa:	e00a      	b.n	8002312 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022fc:	f7ff f828 	bl	8001350 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	f241 3288 	movw	r2, #5000	; 0x1388
 800230a:	4293      	cmp	r3, r2
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e08d      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002312:	4b49      	ldr	r3, [pc, #292]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 8002314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002316:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1ee      	bne.n	80022fc <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800231e:	7ffb      	ldrb	r3, [r7, #31]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d105      	bne.n	8002330 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002324:	4b44      	ldr	r3, [pc, #272]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 8002326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002328:	4a43      	ldr	r2, [pc, #268]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 800232a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800232e:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002334:	2b00      	cmp	r3, #0
 8002336:	d079      	beq.n	800242c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	2b0c      	cmp	r3, #12
 800233c:	d056      	beq.n	80023ec <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002342:	2b02      	cmp	r3, #2
 8002344:	d13b      	bne.n	80023be <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002346:	4b3d      	ldr	r3, [pc, #244]	; (800243c <HAL_RCC_OscConfig+0x65c>)
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7ff f800 	bl	8001350 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002354:	f7fe fffc 	bl	8001350 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b02      	cmp	r3, #2
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e063      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002366:	4b34      	ldr	r3, [pc, #208]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002372:	4b31      	ldr	r3, [pc, #196]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002382:	4319      	orrs	r1, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002388:	430b      	orrs	r3, r1
 800238a:	492b      	ldr	r1, [pc, #172]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 800238c:	4313      	orrs	r3, r2
 800238e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002390:	4b2a      	ldr	r3, [pc, #168]	; (800243c <HAL_RCC_OscConfig+0x65c>)
 8002392:	2201      	movs	r2, #1
 8002394:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002396:	f7fe ffdb 	bl	8001350 <HAL_GetTick>
 800239a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800239c:	e008      	b.n	80023b0 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800239e:	f7fe ffd7 	bl	8001350 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e03e      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80023b0:	4b21      	ldr	r3, [pc, #132]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d0f0      	beq.n	800239e <HAL_RCC_OscConfig+0x5be>
 80023bc:	e036      	b.n	800242c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023be:	4b1f      	ldr	r3, [pc, #124]	; (800243c <HAL_RCC_OscConfig+0x65c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c4:	f7fe ffc4 	bl	8001350 <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023cc:	f7fe ffc0 	bl	8001350 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e027      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023de:	4b16      	ldr	r3, [pc, #88]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0x5ec>
 80023ea:	e01f      	b.n	800242c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d101      	bne.n	80023f8 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e01a      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023f8:	4b0f      	ldr	r3, [pc, #60]	; (8002438 <HAL_RCC_OscConfig+0x658>)
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002408:	429a      	cmp	r2, r3
 800240a:	d10d      	bne.n	8002428 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002416:	429a      	cmp	r2, r3
 8002418:	d106      	bne.n	8002428 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002424:	429a      	cmp	r2, r3
 8002426:	d001      	beq.n	800242c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e000      	b.n	800242e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3720      	adds	r7, #32
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40023800 	.word	0x40023800
 800243c:	42470060 	.word	0x42470060

08002440 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d101      	bne.n	8002454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e11a      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002454:	4b8f      	ldr	r3, [pc, #572]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	683a      	ldr	r2, [r7, #0]
 800245e:	429a      	cmp	r2, r3
 8002460:	d919      	bls.n	8002496 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d105      	bne.n	8002474 <HAL_RCC_ClockConfig+0x34>
 8002468:	4b8a      	ldr	r3, [pc, #552]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a89      	ldr	r2, [pc, #548]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 800246e:	f043 0304 	orr.w	r3, r3, #4
 8002472:	6013      	str	r3, [r2, #0]
 8002474:	4b87      	ldr	r3, [pc, #540]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f023 0201 	bic.w	r2, r3, #1
 800247c:	4985      	ldr	r1, [pc, #532]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	4313      	orrs	r3, r2
 8002482:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002484:	4b83      	ldr	r3, [pc, #524]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	683a      	ldr	r2, [r7, #0]
 800248e:	429a      	cmp	r2, r3
 8002490:	d001      	beq.n	8002496 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e0f9      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d008      	beq.n	80024b4 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024a2:	4b7d      	ldr	r3, [pc, #500]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	497a      	ldr	r1, [pc, #488]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f000 808e 	beq.w	80025de <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d107      	bne.n	80024da <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024ca:	4b73      	ldr	r3, [pc, #460]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d121      	bne.n	800251a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e0d7      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b03      	cmp	r3, #3
 80024e0:	d107      	bne.n	80024f2 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80024e2:	4b6d      	ldr	r3, [pc, #436]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d115      	bne.n	800251a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e0cb      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d107      	bne.n	800250a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024fa:	4b67      	ldr	r3, [pc, #412]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d109      	bne.n	800251a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e0bf      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800250a:	4b63      	ldr	r3, [pc, #396]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e0b7      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800251a:	4b5f      	ldr	r3, [pc, #380]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f023 0203 	bic.w	r2, r3, #3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	495c      	ldr	r1, [pc, #368]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 8002528:	4313      	orrs	r3, r2
 800252a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800252c:	f7fe ff10 	bl	8001350 <HAL_GetTick>
 8002530:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	2b02      	cmp	r3, #2
 8002538:	d112      	bne.n	8002560 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800253a:	e00a      	b.n	8002552 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800253c:	f7fe ff08 	bl	8001350 <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	f241 3288 	movw	r2, #5000	; 0x1388
 800254a:	4293      	cmp	r3, r2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e09b      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002552:	4b51      	ldr	r3, [pc, #324]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f003 030c 	and.w	r3, r3, #12
 800255a:	2b08      	cmp	r3, #8
 800255c:	d1ee      	bne.n	800253c <HAL_RCC_ClockConfig+0xfc>
 800255e:	e03e      	b.n	80025de <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	2b03      	cmp	r3, #3
 8002566:	d112      	bne.n	800258e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002568:	e00a      	b.n	8002580 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800256a:	f7fe fef1 	bl	8001350 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	f241 3288 	movw	r2, #5000	; 0x1388
 8002578:	4293      	cmp	r3, r2
 800257a:	d901      	bls.n	8002580 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	e084      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002580:	4b45      	ldr	r3, [pc, #276]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f003 030c 	and.w	r3, r3, #12
 8002588:	2b0c      	cmp	r3, #12
 800258a:	d1ee      	bne.n	800256a <HAL_RCC_ClockConfig+0x12a>
 800258c:	e027      	b.n	80025de <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d11d      	bne.n	80025d2 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002596:	e00a      	b.n	80025ae <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002598:	f7fe feda 	bl	8001350 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e06d      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80025ae:	4b3a      	ldr	r3, [pc, #232]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f003 030c 	and.w	r3, r3, #12
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	d1ee      	bne.n	8002598 <HAL_RCC_ClockConfig+0x158>
 80025ba:	e010      	b.n	80025de <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025bc:	f7fe fec8 	bl	8001350 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e05b      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80025d2:	4b31      	ldr	r3, [pc, #196]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 030c 	and.w	r3, r3, #12
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1ee      	bne.n	80025bc <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025de:	4b2d      	ldr	r3, [pc, #180]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	683a      	ldr	r2, [r7, #0]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d219      	bcs.n	8002620 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d105      	bne.n	80025fe <HAL_RCC_ClockConfig+0x1be>
 80025f2:	4b28      	ldr	r3, [pc, #160]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a27      	ldr	r2, [pc, #156]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 80025f8:	f043 0304 	orr.w	r3, r3, #4
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	4b25      	ldr	r3, [pc, #148]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f023 0201 	bic.w	r2, r3, #1
 8002606:	4923      	ldr	r1, [pc, #140]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	4313      	orrs	r3, r2
 800260c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800260e:	4b21      	ldr	r3, [pc, #132]	; (8002694 <HAL_RCC_ClockConfig+0x254>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	683a      	ldr	r2, [r7, #0]
 8002618:	429a      	cmp	r2, r3
 800261a:	d001      	beq.n	8002620 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e034      	b.n	800268a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	2b00      	cmp	r3, #0
 800262a:	d008      	beq.n	800263e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800262c:	4b1a      	ldr	r3, [pc, #104]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	4917      	ldr	r1, [pc, #92]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 800263a:	4313      	orrs	r3, r2
 800263c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b00      	cmp	r3, #0
 8002648:	d009      	beq.n	800265e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800264a:	4b13      	ldr	r3, [pc, #76]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	490f      	ldr	r1, [pc, #60]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 800265a:	4313      	orrs	r3, r2
 800265c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800265e:	f000 f823 	bl	80026a8 <HAL_RCC_GetSysClockFreq>
 8002662:	4602      	mov	r2, r0
 8002664:	4b0c      	ldr	r3, [pc, #48]	; (8002698 <HAL_RCC_ClockConfig+0x258>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	091b      	lsrs	r3, r3, #4
 800266a:	f003 030f 	and.w	r3, r3, #15
 800266e:	490b      	ldr	r1, [pc, #44]	; (800269c <HAL_RCC_ClockConfig+0x25c>)
 8002670:	5ccb      	ldrb	r3, [r1, r3]
 8002672:	fa22 f303 	lsr.w	r3, r2, r3
 8002676:	4a0a      	ldr	r2, [pc, #40]	; (80026a0 <HAL_RCC_ClockConfig+0x260>)
 8002678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800267a:	4b0a      	ldr	r3, [pc, #40]	; (80026a4 <HAL_RCC_ClockConfig+0x264>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f7fe fe1a 	bl	80012b8 <HAL_InitTick>
 8002684:	4603      	mov	r3, r0
 8002686:	72fb      	strb	r3, [r7, #11]

  return status;
 8002688:	7afb      	ldrb	r3, [r7, #11]
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40023c00 	.word	0x40023c00
 8002698:	40023800 	.word	0x40023800
 800269c:	08004374 	.word	0x08004374
 80026a0:	20000010 	.word	0x20000010
 80026a4:	20000014 	.word	0x20000014

080026a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026ac:	b092      	sub	sp, #72	; 0x48
 80026ae:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80026b0:	4b79      	ldr	r3, [pc, #484]	; (8002898 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026b8:	f003 030c 	and.w	r3, r3, #12
 80026bc:	2b0c      	cmp	r3, #12
 80026be:	d00d      	beq.n	80026dc <HAL_RCC_GetSysClockFreq+0x34>
 80026c0:	2b0c      	cmp	r3, #12
 80026c2:	f200 80d5 	bhi.w	8002870 <HAL_RCC_GetSysClockFreq+0x1c8>
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	d002      	beq.n	80026d0 <HAL_RCC_GetSysClockFreq+0x28>
 80026ca:	2b08      	cmp	r3, #8
 80026cc:	d003      	beq.n	80026d6 <HAL_RCC_GetSysClockFreq+0x2e>
 80026ce:	e0cf      	b.n	8002870 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026d0:	4b72      	ldr	r3, [pc, #456]	; (800289c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80026d2:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80026d4:	e0da      	b.n	800288c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026d6:	4b72      	ldr	r3, [pc, #456]	; (80028a0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80026d8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80026da:	e0d7      	b.n	800288c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80026dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026de:	0c9b      	lsrs	r3, r3, #18
 80026e0:	f003 020f 	and.w	r2, r3, #15
 80026e4:	4b6f      	ldr	r3, [pc, #444]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80026e6:	5c9b      	ldrb	r3, [r3, r2]
 80026e8:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80026ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026ec:	0d9b      	lsrs	r3, r3, #22
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	3301      	adds	r3, #1
 80026f4:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026f6:	4b68      	ldr	r3, [pc, #416]	; (8002898 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d05d      	beq.n	80027be <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002704:	2200      	movs	r2, #0
 8002706:	4618      	mov	r0, r3
 8002708:	4611      	mov	r1, r2
 800270a:	4604      	mov	r4, r0
 800270c:	460d      	mov	r5, r1
 800270e:	4622      	mov	r2, r4
 8002710:	462b      	mov	r3, r5
 8002712:	f04f 0000 	mov.w	r0, #0
 8002716:	f04f 0100 	mov.w	r1, #0
 800271a:	0159      	lsls	r1, r3, #5
 800271c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002720:	0150      	lsls	r0, r2, #5
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	4621      	mov	r1, r4
 8002728:	1a51      	subs	r1, r2, r1
 800272a:	6139      	str	r1, [r7, #16]
 800272c:	4629      	mov	r1, r5
 800272e:	eb63 0301 	sbc.w	r3, r3, r1
 8002732:	617b      	str	r3, [r7, #20]
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002740:	4659      	mov	r1, fp
 8002742:	018b      	lsls	r3, r1, #6
 8002744:	4651      	mov	r1, sl
 8002746:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800274a:	4651      	mov	r1, sl
 800274c:	018a      	lsls	r2, r1, #6
 800274e:	46d4      	mov	ip, sl
 8002750:	ebb2 080c 	subs.w	r8, r2, ip
 8002754:	4659      	mov	r1, fp
 8002756:	eb63 0901 	sbc.w	r9, r3, r1
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	f04f 0300 	mov.w	r3, #0
 8002762:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002766:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800276a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800276e:	4690      	mov	r8, r2
 8002770:	4699      	mov	r9, r3
 8002772:	4623      	mov	r3, r4
 8002774:	eb18 0303 	adds.w	r3, r8, r3
 8002778:	60bb      	str	r3, [r7, #8]
 800277a:	462b      	mov	r3, r5
 800277c:	eb49 0303 	adc.w	r3, r9, r3
 8002780:	60fb      	str	r3, [r7, #12]
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	f04f 0300 	mov.w	r3, #0
 800278a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800278e:	4629      	mov	r1, r5
 8002790:	024b      	lsls	r3, r1, #9
 8002792:	4620      	mov	r0, r4
 8002794:	4629      	mov	r1, r5
 8002796:	4604      	mov	r4, r0
 8002798:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800279c:	4601      	mov	r1, r0
 800279e:	024a      	lsls	r2, r1, #9
 80027a0:	4610      	mov	r0, r2
 80027a2:	4619      	mov	r1, r3
 80027a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027a6:	2200      	movs	r2, #0
 80027a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80027aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80027ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80027b0:	f7fd fce4 	bl	800017c <__aeabi_uldivmod>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	4613      	mov	r3, r2
 80027ba:	647b      	str	r3, [r7, #68]	; 0x44
 80027bc:	e055      	b.n	800286a <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80027be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027c0:	2200      	movs	r2, #0
 80027c2:	623b      	str	r3, [r7, #32]
 80027c4:	627a      	str	r2, [r7, #36]	; 0x24
 80027c6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80027ca:	4642      	mov	r2, r8
 80027cc:	464b      	mov	r3, r9
 80027ce:	f04f 0000 	mov.w	r0, #0
 80027d2:	f04f 0100 	mov.w	r1, #0
 80027d6:	0159      	lsls	r1, r3, #5
 80027d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027dc:	0150      	lsls	r0, r2, #5
 80027de:	4602      	mov	r2, r0
 80027e0:	460b      	mov	r3, r1
 80027e2:	46c4      	mov	ip, r8
 80027e4:	ebb2 0a0c 	subs.w	sl, r2, ip
 80027e8:	4640      	mov	r0, r8
 80027ea:	4649      	mov	r1, r9
 80027ec:	468c      	mov	ip, r1
 80027ee:	eb63 0b0c 	sbc.w	fp, r3, ip
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80027fe:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002802:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002806:	ebb2 040a 	subs.w	r4, r2, sl
 800280a:	eb63 050b 	sbc.w	r5, r3, fp
 800280e:	f04f 0200 	mov.w	r2, #0
 8002812:	f04f 0300 	mov.w	r3, #0
 8002816:	00eb      	lsls	r3, r5, #3
 8002818:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800281c:	00e2      	lsls	r2, r4, #3
 800281e:	4614      	mov	r4, r2
 8002820:	461d      	mov	r5, r3
 8002822:	4603      	mov	r3, r0
 8002824:	18e3      	adds	r3, r4, r3
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	460b      	mov	r3, r1
 800282a:	eb45 0303 	adc.w	r3, r5, r3
 800282e:	607b      	str	r3, [r7, #4]
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	e9d7 4500 	ldrd	r4, r5, [r7]
 800283c:	4629      	mov	r1, r5
 800283e:	028b      	lsls	r3, r1, #10
 8002840:	4620      	mov	r0, r4
 8002842:	4629      	mov	r1, r5
 8002844:	4604      	mov	r4, r0
 8002846:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800284a:	4601      	mov	r1, r0
 800284c:	028a      	lsls	r2, r1, #10
 800284e:	4610      	mov	r0, r2
 8002850:	4619      	mov	r1, r3
 8002852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002854:	2200      	movs	r2, #0
 8002856:	61bb      	str	r3, [r7, #24]
 8002858:	61fa      	str	r2, [r7, #28]
 800285a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800285e:	f7fd fc8d 	bl	800017c <__aeabi_uldivmod>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	4613      	mov	r3, r2
 8002868:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 800286a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800286c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800286e:	e00d      	b.n	800288c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002870:	4b09      	ldr	r3, [pc, #36]	; (8002898 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	0b5b      	lsrs	r3, r3, #13
 8002876:	f003 0307 	and.w	r3, r3, #7
 800287a:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800287c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800287e:	3301      	adds	r3, #1
 8002880:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800288a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800288c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 800288e:	4618      	mov	r0, r3
 8002890:	3748      	adds	r7, #72	; 0x48
 8002892:	46bd      	mov	sp, r7
 8002894:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002898:	40023800 	.word	0x40023800
 800289c:	00f42400 	.word	0x00f42400
 80028a0:	007a1200 	.word	0x007a1200
 80028a4:	08004368 	.word	0x08004368

080028a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028ac:	4b02      	ldr	r3, [pc, #8]	; (80028b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80028ae:	681b      	ldr	r3, [r3, #0]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr
 80028b8:	20000010 	.word	0x20000010

080028bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028c0:	f7ff fff2 	bl	80028a8 <HAL_RCC_GetHCLKFreq>
 80028c4:	4602      	mov	r2, r0
 80028c6:	4b05      	ldr	r3, [pc, #20]	; (80028dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	0a1b      	lsrs	r3, r3, #8
 80028cc:	f003 0307 	and.w	r3, r3, #7
 80028d0:	4903      	ldr	r1, [pc, #12]	; (80028e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028d2:	5ccb      	ldrb	r3, [r1, r3]
 80028d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028d8:	4618      	mov	r0, r3
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40023800 	.word	0x40023800
 80028e0:	08004384 	.word	0x08004384

080028e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028e8:	f7ff ffde 	bl	80028a8 <HAL_RCC_GetHCLKFreq>
 80028ec:	4602      	mov	r2, r0
 80028ee:	4b05      	ldr	r3, [pc, #20]	; (8002904 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	0adb      	lsrs	r3, r3, #11
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	4903      	ldr	r1, [pc, #12]	; (8002908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028fa:	5ccb      	ldrb	r3, [r1, r3]
 80028fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002900:	4618      	mov	r0, r3
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40023800 	.word	0x40023800
 8002908:	08004384 	.word	0x08004384

0800290c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002914:	2300      	movs	r3, #0
 8002916:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002918:	4b29      	ldr	r3, [pc, #164]	; (80029c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d12c      	bne.n	800297e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002924:	4b26      	ldr	r3, [pc, #152]	; (80029c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002928:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d005      	beq.n	800293c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002930:	4b24      	ldr	r3, [pc, #144]	; (80029c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8002938:	617b      	str	r3, [r7, #20]
 800293a:	e016      	b.n	800296a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800293c:	4b20      	ldr	r3, [pc, #128]	; (80029c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800293e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002940:	4a1f      	ldr	r2, [pc, #124]	; (80029c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002946:	6253      	str	r3, [r2, #36]	; 0x24
 8002948:	4b1d      	ldr	r3, [pc, #116]	; (80029c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800294a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002950:	60fb      	str	r3, [r7, #12]
 8002952:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002954:	4b1b      	ldr	r3, [pc, #108]	; (80029c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800295c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800295e:	4b18      	ldr	r3, [pc, #96]	; (80029c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002962:	4a17      	ldr	r2, [pc, #92]	; (80029c0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002964:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002968:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002970:	d105      	bne.n	800297e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002978:	d101      	bne.n	800297e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800297a:	2301      	movs	r3, #1
 800297c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d105      	bne.n	8002990 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002984:	4b10      	ldr	r3, [pc, #64]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0f      	ldr	r2, [pc, #60]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800298a:	f043 0304 	orr.w	r3, r3, #4
 800298e:	6013      	str	r3, [r2, #0]
 8002990:	4b0d      	ldr	r3, [pc, #52]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f023 0201 	bic.w	r2, r3, #1
 8002998:	490b      	ldr	r1, [pc, #44]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	4313      	orrs	r3, r2
 800299e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80029a0:	4b09      	ldr	r3, [pc, #36]	; (80029c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d001      	beq.n	80029b2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e000      	b.n	80029b4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	371c      	adds	r7, #28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40023800 	.word	0x40023800
 80029c4:	40007000 	.word	0x40007000
 80029c8:	40023c00 	.word	0x40023c00

080029cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e031      	b.n	8002a42 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d106      	bne.n	80029f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7fe faba 	bl	8000f6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	3304      	adds	r3, #4
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4610      	mov	r0, r2
 8002a0c:	f000 f8e2 	bl	8002bd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002a40:	2300      	movs	r3, #0
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b084      	sub	sp, #16
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
 8002a52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d101      	bne.n	8002a62 <HAL_TIM_ConfigClockSource+0x18>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e0b3      	b.n	8002bca <HAL_TIM_ConfigClockSource+0x180>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2201      	movs	r2, #1
 8002a66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a80:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a88:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a9a:	d03e      	beq.n	8002b1a <HAL_TIM_ConfigClockSource+0xd0>
 8002a9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002aa0:	f200 8087 	bhi.w	8002bb2 <HAL_TIM_ConfigClockSource+0x168>
 8002aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aa8:	f000 8085 	beq.w	8002bb6 <HAL_TIM_ConfigClockSource+0x16c>
 8002aac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ab0:	d87f      	bhi.n	8002bb2 <HAL_TIM_ConfigClockSource+0x168>
 8002ab2:	2b70      	cmp	r3, #112	; 0x70
 8002ab4:	d01a      	beq.n	8002aec <HAL_TIM_ConfigClockSource+0xa2>
 8002ab6:	2b70      	cmp	r3, #112	; 0x70
 8002ab8:	d87b      	bhi.n	8002bb2 <HAL_TIM_ConfigClockSource+0x168>
 8002aba:	2b60      	cmp	r3, #96	; 0x60
 8002abc:	d050      	beq.n	8002b60 <HAL_TIM_ConfigClockSource+0x116>
 8002abe:	2b60      	cmp	r3, #96	; 0x60
 8002ac0:	d877      	bhi.n	8002bb2 <HAL_TIM_ConfigClockSource+0x168>
 8002ac2:	2b50      	cmp	r3, #80	; 0x50
 8002ac4:	d03c      	beq.n	8002b40 <HAL_TIM_ConfigClockSource+0xf6>
 8002ac6:	2b50      	cmp	r3, #80	; 0x50
 8002ac8:	d873      	bhi.n	8002bb2 <HAL_TIM_ConfigClockSource+0x168>
 8002aca:	2b40      	cmp	r3, #64	; 0x40
 8002acc:	d058      	beq.n	8002b80 <HAL_TIM_ConfigClockSource+0x136>
 8002ace:	2b40      	cmp	r3, #64	; 0x40
 8002ad0:	d86f      	bhi.n	8002bb2 <HAL_TIM_ConfigClockSource+0x168>
 8002ad2:	2b30      	cmp	r3, #48	; 0x30
 8002ad4:	d064      	beq.n	8002ba0 <HAL_TIM_ConfigClockSource+0x156>
 8002ad6:	2b30      	cmp	r3, #48	; 0x30
 8002ad8:	d86b      	bhi.n	8002bb2 <HAL_TIM_ConfigClockSource+0x168>
 8002ada:	2b20      	cmp	r3, #32
 8002adc:	d060      	beq.n	8002ba0 <HAL_TIM_ConfigClockSource+0x156>
 8002ade:	2b20      	cmp	r3, #32
 8002ae0:	d867      	bhi.n	8002bb2 <HAL_TIM_ConfigClockSource+0x168>
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d05c      	beq.n	8002ba0 <HAL_TIM_ConfigClockSource+0x156>
 8002ae6:	2b10      	cmp	r3, #16
 8002ae8:	d05a      	beq.n	8002ba0 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002aea:	e062      	b.n	8002bb2 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6818      	ldr	r0, [r3, #0]
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	6899      	ldr	r1, [r3, #8]
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685a      	ldr	r2, [r3, #4]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	f000 f951 	bl	8002da2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002b0e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	609a      	str	r2, [r3, #8]
      break;
 8002b18:	e04e      	b.n	8002bb8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6818      	ldr	r0, [r3, #0]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	6899      	ldr	r1, [r3, #8]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f000 f93a 	bl	8002da2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b3c:	609a      	str	r2, [r3, #8]
      break;
 8002b3e:	e03b      	b.n	8002bb8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	6859      	ldr	r1, [r3, #4]
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	f000 f8b1 	bl	8002cb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2150      	movs	r1, #80	; 0x50
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f000 f908 	bl	8002d6e <TIM_ITRx_SetConfig>
      break;
 8002b5e:	e02b      	b.n	8002bb8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6818      	ldr	r0, [r3, #0]
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	6859      	ldr	r1, [r3, #4]
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	f000 f8cf 	bl	8002d10 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2160      	movs	r1, #96	; 0x60
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f000 f8f8 	bl	8002d6e <TIM_ITRx_SetConfig>
      break;
 8002b7e:	e01b      	b.n	8002bb8 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6818      	ldr	r0, [r3, #0]
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	6859      	ldr	r1, [r3, #4]
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	f000 f891 	bl	8002cb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2140      	movs	r1, #64	; 0x40
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f000 f8e8 	bl	8002d6e <TIM_ITRx_SetConfig>
      break;
 8002b9e:	e00b      	b.n	8002bb8 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4610      	mov	r0, r2
 8002bac:	f000 f8df 	bl	8002d6e <TIM_ITRx_SetConfig>
        break;
 8002bb0:	e002      	b.n	8002bb8 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002bb2:	bf00      	nop
 8002bb4:	e000      	b.n	8002bb8 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002bb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bea:	d00f      	beq.n	8002c0c <TIM_Base_SetConfig+0x38>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a2b      	ldr	r2, [pc, #172]	; (8002c9c <TIM_Base_SetConfig+0xc8>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d00b      	beq.n	8002c0c <TIM_Base_SetConfig+0x38>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a2a      	ldr	r2, [pc, #168]	; (8002ca0 <TIM_Base_SetConfig+0xcc>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d007      	beq.n	8002c0c <TIM_Base_SetConfig+0x38>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a29      	ldr	r2, [pc, #164]	; (8002ca4 <TIM_Base_SetConfig+0xd0>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d003      	beq.n	8002c0c <TIM_Base_SetConfig+0x38>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a28      	ldr	r2, [pc, #160]	; (8002ca8 <TIM_Base_SetConfig+0xd4>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d108      	bne.n	8002c1e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c24:	d017      	beq.n	8002c56 <TIM_Base_SetConfig+0x82>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a1c      	ldr	r2, [pc, #112]	; (8002c9c <TIM_Base_SetConfig+0xc8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d013      	beq.n	8002c56 <TIM_Base_SetConfig+0x82>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a1b      	ldr	r2, [pc, #108]	; (8002ca0 <TIM_Base_SetConfig+0xcc>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d00f      	beq.n	8002c56 <TIM_Base_SetConfig+0x82>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a1a      	ldr	r2, [pc, #104]	; (8002ca4 <TIM_Base_SetConfig+0xd0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d00b      	beq.n	8002c56 <TIM_Base_SetConfig+0x82>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a19      	ldr	r2, [pc, #100]	; (8002ca8 <TIM_Base_SetConfig+0xd4>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d007      	beq.n	8002c56 <TIM_Base_SetConfig+0x82>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a18      	ldr	r2, [pc, #96]	; (8002cac <TIM_Base_SetConfig+0xd8>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d003      	beq.n	8002c56 <TIM_Base_SetConfig+0x82>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a17      	ldr	r2, [pc, #92]	; (8002cb0 <TIM_Base_SetConfig+0xdc>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d108      	bne.n	8002c68 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	615a      	str	r2, [r3, #20]
}
 8002c92:	bf00      	nop
 8002c94:	3714      	adds	r7, #20
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bc80      	pop	{r7}
 8002c9a:	4770      	bx	lr
 8002c9c:	40000400 	.word	0x40000400
 8002ca0:	40000800 	.word	0x40000800
 8002ca4:	40000c00 	.word	0x40000c00
 8002ca8:	40010800 	.word	0x40010800
 8002cac:	40010c00 	.word	0x40010c00
 8002cb0:	40011000 	.word	0x40011000

08002cb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
 8002cc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	f023 0201 	bic.w	r2, r3, #1
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	f023 030a 	bic.w	r3, r3, #10
 8002cf0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cf2:	697a      	ldr	r2, [r7, #20]
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	621a      	str	r2, [r3, #32]
}
 8002d06:	bf00      	nop
 8002d08:	371c      	adds	r7, #28
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr

08002d10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b087      	sub	sp, #28
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6a1b      	ldr	r3, [r3, #32]
 8002d20:	f023 0210 	bic.w	r2, r3, #16
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d3a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	031b      	lsls	r3, r3, #12
 8002d40:	697a      	ldr	r2, [r7, #20]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	011b      	lsls	r3, r3, #4
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	621a      	str	r2, [r3, #32]
}
 8002d64:	bf00      	nop
 8002d66:	371c      	adds	r7, #28
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bc80      	pop	{r7}
 8002d6c:	4770      	bx	lr

08002d6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b085      	sub	sp, #20
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
 8002d76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	f043 0307 	orr.w	r3, r3, #7
 8002d90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68fa      	ldr	r2, [r7, #12]
 8002d96:	609a      	str	r2, [r3, #8]
}
 8002d98:	bf00      	nop
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bc80      	pop	{r7}
 8002da0:	4770      	bx	lr

08002da2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b087      	sub	sp, #28
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	60f8      	str	r0, [r7, #12]
 8002daa:	60b9      	str	r1, [r7, #8]
 8002dac:	607a      	str	r2, [r7, #4]
 8002dae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dbc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	021a      	lsls	r2, r3, #8
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	697a      	ldr	r2, [r7, #20]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	609a      	str	r2, [r3, #8]
}
 8002dd6:	bf00      	nop
 8002dd8:	371c      	adds	r7, #28
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr

08002de0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002df4:	2302      	movs	r3, #2
 8002df6:	e046      	b.n	8002e86 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2202      	movs	r2, #2
 8002e04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e3a:	d00e      	beq.n	8002e5a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a13      	ldr	r2, [pc, #76]	; (8002e90 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d009      	beq.n	8002e5a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a12      	ldr	r2, [pc, #72]	; (8002e94 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d004      	beq.n	8002e5a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a10      	ldr	r2, [pc, #64]	; (8002e98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d10c      	bne.n	8002e74 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68ba      	ldr	r2, [r7, #8]
 8002e72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3714      	adds	r7, #20
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr
 8002e90:	40000400 	.word	0x40000400
 8002e94:	40000800 	.word	0x40000800
 8002e98:	40010800 	.word	0x40010800

08002e9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d101      	bne.n	8002eae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e03f      	b.n	8002f2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d106      	bne.n	8002ec8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f7fe f8c6 	bl	8001054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2224      	movs	r2, #36	; 0x24
 8002ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ede:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 f905 	bl	80030f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	691a      	ldr	r2, [r3, #16]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ef4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	695a      	ldr	r2, [r3, #20]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2220      	movs	r2, #32
 8002f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b08a      	sub	sp, #40	; 0x28
 8002f3a:	af02      	add	r7, sp, #8
 8002f3c:	60f8      	str	r0, [r7, #12]
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	603b      	str	r3, [r7, #0]
 8002f42:	4613      	mov	r3, r2
 8002f44:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f46:	2300      	movs	r3, #0
 8002f48:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b20      	cmp	r3, #32
 8002f54:	d17c      	bne.n	8003050 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d002      	beq.n	8002f62 <HAL_UART_Transmit+0x2c>
 8002f5c:	88fb      	ldrh	r3, [r7, #6]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e075      	b.n	8003052 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <HAL_UART_Transmit+0x3e>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e06e      	b.n	8003052 <HAL_UART_Transmit+0x11c>
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2221      	movs	r2, #33	; 0x21
 8002f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f8a:	f7fe f9e1 	bl	8001350 <HAL_GetTick>
 8002f8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	88fa      	ldrh	r2, [r7, #6]
 8002f94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	88fa      	ldrh	r2, [r7, #6]
 8002f9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fa4:	d108      	bne.n	8002fb8 <HAL_UART_Transmit+0x82>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d104      	bne.n	8002fb8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	61bb      	str	r3, [r7, #24]
 8002fb6:	e003      	b.n	8002fc0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002fc8:	e02a      	b.n	8003020 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2180      	movs	r1, #128	; 0x80
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f000 f840 	bl	800305a <UART_WaitOnFlagUntilTimeout>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e036      	b.n	8003052 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10b      	bne.n	8003002 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ff8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	3302      	adds	r3, #2
 8002ffe:	61bb      	str	r3, [r7, #24]
 8003000:	e007      	b.n	8003012 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	781a      	ldrb	r2, [r3, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	3301      	adds	r3, #1
 8003010:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003024:	b29b      	uxth	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1cf      	bne.n	8002fca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	2200      	movs	r2, #0
 8003032:	2140      	movs	r1, #64	; 0x40
 8003034:	68f8      	ldr	r0, [r7, #12]
 8003036:	f000 f810 	bl	800305a <UART_WaitOnFlagUntilTimeout>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e006      	b.n	8003052 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2220      	movs	r2, #32
 8003048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800304c:	2300      	movs	r3, #0
 800304e:	e000      	b.n	8003052 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003050:	2302      	movs	r3, #2
  }
}
 8003052:	4618      	mov	r0, r3
 8003054:	3720      	adds	r7, #32
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b084      	sub	sp, #16
 800305e:	af00      	add	r7, sp, #0
 8003060:	60f8      	str	r0, [r7, #12]
 8003062:	60b9      	str	r1, [r7, #8]
 8003064:	603b      	str	r3, [r7, #0]
 8003066:	4613      	mov	r3, r2
 8003068:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800306a:	e02c      	b.n	80030c6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003072:	d028      	beq.n	80030c6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d007      	beq.n	800308a <UART_WaitOnFlagUntilTimeout+0x30>
 800307a:	f7fe f969 	bl	8001350 <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	429a      	cmp	r2, r3
 8003088:	d21d      	bcs.n	80030c6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68da      	ldr	r2, [r3, #12]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003098:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	695a      	ldr	r2, [r3, #20]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 0201 	bic.w	r2, r2, #1
 80030a8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2220      	movs	r2, #32
 80030ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2220      	movs	r2, #32
 80030b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e00f      	b.n	80030e6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	4013      	ands	r3, r2
 80030d0:	68ba      	ldr	r2, [r7, #8]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	bf0c      	ite	eq
 80030d6:	2301      	moveq	r3, #1
 80030d8:	2300      	movne	r3, #0
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	461a      	mov	r2, r3
 80030de:	79fb      	ldrb	r3, [r7, #7]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d0c3      	beq.n	800306c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
	...

080030f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68da      	ldr	r2, [r3, #12]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	695b      	ldr	r3, [r3, #20]
 800311c:	431a      	orrs	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	4313      	orrs	r3, r2
 8003124:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003130:	f023 030c 	bic.w	r3, r3, #12
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6812      	ldr	r2, [r2, #0]
 8003138:	68b9      	ldr	r1, [r7, #8]
 800313a:	430b      	orrs	r3, r1
 800313c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	699a      	ldr	r2, [r3, #24]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	430a      	orrs	r2, r1
 8003152:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a55      	ldr	r2, [pc, #340]	; (80032b0 <UART_SetConfig+0x1c0>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d103      	bne.n	8003166 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800315e:	f7ff fbc1 	bl	80028e4 <HAL_RCC_GetPCLK2Freq>
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	e002      	b.n	800316c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003166:	f7ff fba9 	bl	80028bc <HAL_RCC_GetPCLK1Freq>
 800316a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003174:	d14c      	bne.n	8003210 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	4613      	mov	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	009a      	lsls	r2, r3, #2
 8003180:	441a      	add	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	fbb2 f3f3 	udiv	r3, r2, r3
 800318c:	4a49      	ldr	r2, [pc, #292]	; (80032b4 <UART_SetConfig+0x1c4>)
 800318e:	fba2 2303 	umull	r2, r3, r2, r3
 8003192:	095b      	lsrs	r3, r3, #5
 8003194:	0119      	lsls	r1, r3, #4
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	4613      	mov	r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	4413      	add	r3, r2
 800319e:	009a      	lsls	r2, r3, #2
 80031a0:	441a      	add	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031ac:	4b41      	ldr	r3, [pc, #260]	; (80032b4 <UART_SetConfig+0x1c4>)
 80031ae:	fba3 0302 	umull	r0, r3, r3, r2
 80031b2:	095b      	lsrs	r3, r3, #5
 80031b4:	2064      	movs	r0, #100	; 0x64
 80031b6:	fb00 f303 	mul.w	r3, r0, r3
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	00db      	lsls	r3, r3, #3
 80031be:	3332      	adds	r3, #50	; 0x32
 80031c0:	4a3c      	ldr	r2, [pc, #240]	; (80032b4 <UART_SetConfig+0x1c4>)
 80031c2:	fba2 2303 	umull	r2, r3, r2, r3
 80031c6:	095b      	lsrs	r3, r3, #5
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80031ce:	4419      	add	r1, r3
 80031d0:	68fa      	ldr	r2, [r7, #12]
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	009a      	lsls	r2, r3, #2
 80031da:	441a      	add	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80031e6:	4b33      	ldr	r3, [pc, #204]	; (80032b4 <UART_SetConfig+0x1c4>)
 80031e8:	fba3 0302 	umull	r0, r3, r3, r2
 80031ec:	095b      	lsrs	r3, r3, #5
 80031ee:	2064      	movs	r0, #100	; 0x64
 80031f0:	fb00 f303 	mul.w	r3, r0, r3
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	3332      	adds	r3, #50	; 0x32
 80031fa:	4a2e      	ldr	r2, [pc, #184]	; (80032b4 <UART_SetConfig+0x1c4>)
 80031fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003200:	095b      	lsrs	r3, r3, #5
 8003202:	f003 0207 	and.w	r2, r3, #7
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	440a      	add	r2, r1
 800320c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800320e:	e04a      	b.n	80032a6 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	4613      	mov	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4413      	add	r3, r2
 8003218:	009a      	lsls	r2, r3, #2
 800321a:	441a      	add	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	fbb2 f3f3 	udiv	r3, r2, r3
 8003226:	4a23      	ldr	r2, [pc, #140]	; (80032b4 <UART_SetConfig+0x1c4>)
 8003228:	fba2 2303 	umull	r2, r3, r2, r3
 800322c:	095b      	lsrs	r3, r3, #5
 800322e:	0119      	lsls	r1, r3, #4
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	4613      	mov	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	4413      	add	r3, r2
 8003238:	009a      	lsls	r2, r3, #2
 800323a:	441a      	add	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	fbb2 f2f3 	udiv	r2, r2, r3
 8003246:	4b1b      	ldr	r3, [pc, #108]	; (80032b4 <UART_SetConfig+0x1c4>)
 8003248:	fba3 0302 	umull	r0, r3, r3, r2
 800324c:	095b      	lsrs	r3, r3, #5
 800324e:	2064      	movs	r0, #100	; 0x64
 8003250:	fb00 f303 	mul.w	r3, r0, r3
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	011b      	lsls	r3, r3, #4
 8003258:	3332      	adds	r3, #50	; 0x32
 800325a:	4a16      	ldr	r2, [pc, #88]	; (80032b4 <UART_SetConfig+0x1c4>)
 800325c:	fba2 2303 	umull	r2, r3, r2, r3
 8003260:	095b      	lsrs	r3, r3, #5
 8003262:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003266:	4419      	add	r1, r3
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	4613      	mov	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	4413      	add	r3, r2
 8003270:	009a      	lsls	r2, r3, #2
 8003272:	441a      	add	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	fbb2 f2f3 	udiv	r2, r2, r3
 800327e:	4b0d      	ldr	r3, [pc, #52]	; (80032b4 <UART_SetConfig+0x1c4>)
 8003280:	fba3 0302 	umull	r0, r3, r3, r2
 8003284:	095b      	lsrs	r3, r3, #5
 8003286:	2064      	movs	r0, #100	; 0x64
 8003288:	fb00 f303 	mul.w	r3, r0, r3
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	011b      	lsls	r3, r3, #4
 8003290:	3332      	adds	r3, #50	; 0x32
 8003292:	4a08      	ldr	r2, [pc, #32]	; (80032b4 <UART_SetConfig+0x1c4>)
 8003294:	fba2 2303 	umull	r2, r3, r2, r3
 8003298:	095b      	lsrs	r3, r3, #5
 800329a:	f003 020f 	and.w	r2, r3, #15
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	440a      	add	r2, r1
 80032a4:	609a      	str	r2, [r3, #8]
}
 80032a6:	bf00      	nop
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	40013800 	.word	0x40013800
 80032b4:	51eb851f 	.word	0x51eb851f

080032b8 <__errno>:
 80032b8:	4b01      	ldr	r3, [pc, #4]	; (80032c0 <__errno+0x8>)
 80032ba:	6818      	ldr	r0, [r3, #0]
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	2000001c 	.word	0x2000001c

080032c4 <__libc_init_array>:
 80032c4:	b570      	push	{r4, r5, r6, lr}
 80032c6:	2600      	movs	r6, #0
 80032c8:	4d0c      	ldr	r5, [pc, #48]	; (80032fc <__libc_init_array+0x38>)
 80032ca:	4c0d      	ldr	r4, [pc, #52]	; (8003300 <__libc_init_array+0x3c>)
 80032cc:	1b64      	subs	r4, r4, r5
 80032ce:	10a4      	asrs	r4, r4, #2
 80032d0:	42a6      	cmp	r6, r4
 80032d2:	d109      	bne.n	80032e8 <__libc_init_array+0x24>
 80032d4:	f001 f82c 	bl	8004330 <_init>
 80032d8:	2600      	movs	r6, #0
 80032da:	4d0a      	ldr	r5, [pc, #40]	; (8003304 <__libc_init_array+0x40>)
 80032dc:	4c0a      	ldr	r4, [pc, #40]	; (8003308 <__libc_init_array+0x44>)
 80032de:	1b64      	subs	r4, r4, r5
 80032e0:	10a4      	asrs	r4, r4, #2
 80032e2:	42a6      	cmp	r6, r4
 80032e4:	d105      	bne.n	80032f2 <__libc_init_array+0x2e>
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
 80032e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80032ec:	4798      	blx	r3
 80032ee:	3601      	adds	r6, #1
 80032f0:	e7ee      	b.n	80032d0 <__libc_init_array+0xc>
 80032f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80032f6:	4798      	blx	r3
 80032f8:	3601      	adds	r6, #1
 80032fa:	e7f2      	b.n	80032e2 <__libc_init_array+0x1e>
 80032fc:	0800442c 	.word	0x0800442c
 8003300:	0800442c 	.word	0x0800442c
 8003304:	0800442c 	.word	0x0800442c
 8003308:	08004430 	.word	0x08004430

0800330c <memset>:
 800330c:	4603      	mov	r3, r0
 800330e:	4402      	add	r2, r0
 8003310:	4293      	cmp	r3, r2
 8003312:	d100      	bne.n	8003316 <memset+0xa>
 8003314:	4770      	bx	lr
 8003316:	f803 1b01 	strb.w	r1, [r3], #1
 800331a:	e7f9      	b.n	8003310 <memset+0x4>

0800331c <iprintf>:
 800331c:	b40f      	push	{r0, r1, r2, r3}
 800331e:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <iprintf+0x2c>)
 8003320:	b513      	push	{r0, r1, r4, lr}
 8003322:	681c      	ldr	r4, [r3, #0]
 8003324:	b124      	cbz	r4, 8003330 <iprintf+0x14>
 8003326:	69a3      	ldr	r3, [r4, #24]
 8003328:	b913      	cbnz	r3, 8003330 <iprintf+0x14>
 800332a:	4620      	mov	r0, r4
 800332c:	f000 fa5a 	bl	80037e4 <__sinit>
 8003330:	ab05      	add	r3, sp, #20
 8003332:	4620      	mov	r0, r4
 8003334:	9a04      	ldr	r2, [sp, #16]
 8003336:	68a1      	ldr	r1, [r4, #8]
 8003338:	9301      	str	r3, [sp, #4]
 800333a:	f000 fc5d 	bl	8003bf8 <_vfiprintf_r>
 800333e:	b002      	add	sp, #8
 8003340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003344:	b004      	add	sp, #16
 8003346:	4770      	bx	lr
 8003348:	2000001c 	.word	0x2000001c

0800334c <_puts_r>:
 800334c:	b570      	push	{r4, r5, r6, lr}
 800334e:	460e      	mov	r6, r1
 8003350:	4605      	mov	r5, r0
 8003352:	b118      	cbz	r0, 800335c <_puts_r+0x10>
 8003354:	6983      	ldr	r3, [r0, #24]
 8003356:	b90b      	cbnz	r3, 800335c <_puts_r+0x10>
 8003358:	f000 fa44 	bl	80037e4 <__sinit>
 800335c:	69ab      	ldr	r3, [r5, #24]
 800335e:	68ac      	ldr	r4, [r5, #8]
 8003360:	b913      	cbnz	r3, 8003368 <_puts_r+0x1c>
 8003362:	4628      	mov	r0, r5
 8003364:	f000 fa3e 	bl	80037e4 <__sinit>
 8003368:	4b2c      	ldr	r3, [pc, #176]	; (800341c <_puts_r+0xd0>)
 800336a:	429c      	cmp	r4, r3
 800336c:	d120      	bne.n	80033b0 <_puts_r+0x64>
 800336e:	686c      	ldr	r4, [r5, #4]
 8003370:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003372:	07db      	lsls	r3, r3, #31
 8003374:	d405      	bmi.n	8003382 <_puts_r+0x36>
 8003376:	89a3      	ldrh	r3, [r4, #12]
 8003378:	0598      	lsls	r0, r3, #22
 800337a:	d402      	bmi.n	8003382 <_puts_r+0x36>
 800337c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800337e:	f000 facf 	bl	8003920 <__retarget_lock_acquire_recursive>
 8003382:	89a3      	ldrh	r3, [r4, #12]
 8003384:	0719      	lsls	r1, r3, #28
 8003386:	d51d      	bpl.n	80033c4 <_puts_r+0x78>
 8003388:	6923      	ldr	r3, [r4, #16]
 800338a:	b1db      	cbz	r3, 80033c4 <_puts_r+0x78>
 800338c:	3e01      	subs	r6, #1
 800338e:	68a3      	ldr	r3, [r4, #8]
 8003390:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003394:	3b01      	subs	r3, #1
 8003396:	60a3      	str	r3, [r4, #8]
 8003398:	bb39      	cbnz	r1, 80033ea <_puts_r+0x9e>
 800339a:	2b00      	cmp	r3, #0
 800339c:	da38      	bge.n	8003410 <_puts_r+0xc4>
 800339e:	4622      	mov	r2, r4
 80033a0:	210a      	movs	r1, #10
 80033a2:	4628      	mov	r0, r5
 80033a4:	f000 f848 	bl	8003438 <__swbuf_r>
 80033a8:	3001      	adds	r0, #1
 80033aa:	d011      	beq.n	80033d0 <_puts_r+0x84>
 80033ac:	250a      	movs	r5, #10
 80033ae:	e011      	b.n	80033d4 <_puts_r+0x88>
 80033b0:	4b1b      	ldr	r3, [pc, #108]	; (8003420 <_puts_r+0xd4>)
 80033b2:	429c      	cmp	r4, r3
 80033b4:	d101      	bne.n	80033ba <_puts_r+0x6e>
 80033b6:	68ac      	ldr	r4, [r5, #8]
 80033b8:	e7da      	b.n	8003370 <_puts_r+0x24>
 80033ba:	4b1a      	ldr	r3, [pc, #104]	; (8003424 <_puts_r+0xd8>)
 80033bc:	429c      	cmp	r4, r3
 80033be:	bf08      	it	eq
 80033c0:	68ec      	ldreq	r4, [r5, #12]
 80033c2:	e7d5      	b.n	8003370 <_puts_r+0x24>
 80033c4:	4621      	mov	r1, r4
 80033c6:	4628      	mov	r0, r5
 80033c8:	f000 f888 	bl	80034dc <__swsetup_r>
 80033cc:	2800      	cmp	r0, #0
 80033ce:	d0dd      	beq.n	800338c <_puts_r+0x40>
 80033d0:	f04f 35ff 	mov.w	r5, #4294967295
 80033d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80033d6:	07da      	lsls	r2, r3, #31
 80033d8:	d405      	bmi.n	80033e6 <_puts_r+0x9a>
 80033da:	89a3      	ldrh	r3, [r4, #12]
 80033dc:	059b      	lsls	r3, r3, #22
 80033de:	d402      	bmi.n	80033e6 <_puts_r+0x9a>
 80033e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80033e2:	f000 fa9e 	bl	8003922 <__retarget_lock_release_recursive>
 80033e6:	4628      	mov	r0, r5
 80033e8:	bd70      	pop	{r4, r5, r6, pc}
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	da04      	bge.n	80033f8 <_puts_r+0xac>
 80033ee:	69a2      	ldr	r2, [r4, #24]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	dc06      	bgt.n	8003402 <_puts_r+0xb6>
 80033f4:	290a      	cmp	r1, #10
 80033f6:	d004      	beq.n	8003402 <_puts_r+0xb6>
 80033f8:	6823      	ldr	r3, [r4, #0]
 80033fa:	1c5a      	adds	r2, r3, #1
 80033fc:	6022      	str	r2, [r4, #0]
 80033fe:	7019      	strb	r1, [r3, #0]
 8003400:	e7c5      	b.n	800338e <_puts_r+0x42>
 8003402:	4622      	mov	r2, r4
 8003404:	4628      	mov	r0, r5
 8003406:	f000 f817 	bl	8003438 <__swbuf_r>
 800340a:	3001      	adds	r0, #1
 800340c:	d1bf      	bne.n	800338e <_puts_r+0x42>
 800340e:	e7df      	b.n	80033d0 <_puts_r+0x84>
 8003410:	250a      	movs	r5, #10
 8003412:	6823      	ldr	r3, [r4, #0]
 8003414:	1c5a      	adds	r2, r3, #1
 8003416:	6022      	str	r2, [r4, #0]
 8003418:	701d      	strb	r5, [r3, #0]
 800341a:	e7db      	b.n	80033d4 <_puts_r+0x88>
 800341c:	080043b0 	.word	0x080043b0
 8003420:	080043d0 	.word	0x080043d0
 8003424:	08004390 	.word	0x08004390

08003428 <puts>:
 8003428:	4b02      	ldr	r3, [pc, #8]	; (8003434 <puts+0xc>)
 800342a:	4601      	mov	r1, r0
 800342c:	6818      	ldr	r0, [r3, #0]
 800342e:	f7ff bf8d 	b.w	800334c <_puts_r>
 8003432:	bf00      	nop
 8003434:	2000001c 	.word	0x2000001c

08003438 <__swbuf_r>:
 8003438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800343a:	460e      	mov	r6, r1
 800343c:	4614      	mov	r4, r2
 800343e:	4605      	mov	r5, r0
 8003440:	b118      	cbz	r0, 800344a <__swbuf_r+0x12>
 8003442:	6983      	ldr	r3, [r0, #24]
 8003444:	b90b      	cbnz	r3, 800344a <__swbuf_r+0x12>
 8003446:	f000 f9cd 	bl	80037e4 <__sinit>
 800344a:	4b21      	ldr	r3, [pc, #132]	; (80034d0 <__swbuf_r+0x98>)
 800344c:	429c      	cmp	r4, r3
 800344e:	d12b      	bne.n	80034a8 <__swbuf_r+0x70>
 8003450:	686c      	ldr	r4, [r5, #4]
 8003452:	69a3      	ldr	r3, [r4, #24]
 8003454:	60a3      	str	r3, [r4, #8]
 8003456:	89a3      	ldrh	r3, [r4, #12]
 8003458:	071a      	lsls	r2, r3, #28
 800345a:	d52f      	bpl.n	80034bc <__swbuf_r+0x84>
 800345c:	6923      	ldr	r3, [r4, #16]
 800345e:	b36b      	cbz	r3, 80034bc <__swbuf_r+0x84>
 8003460:	6923      	ldr	r3, [r4, #16]
 8003462:	6820      	ldr	r0, [r4, #0]
 8003464:	b2f6      	uxtb	r6, r6
 8003466:	1ac0      	subs	r0, r0, r3
 8003468:	6963      	ldr	r3, [r4, #20]
 800346a:	4637      	mov	r7, r6
 800346c:	4283      	cmp	r3, r0
 800346e:	dc04      	bgt.n	800347a <__swbuf_r+0x42>
 8003470:	4621      	mov	r1, r4
 8003472:	4628      	mov	r0, r5
 8003474:	f000 f922 	bl	80036bc <_fflush_r>
 8003478:	bb30      	cbnz	r0, 80034c8 <__swbuf_r+0x90>
 800347a:	68a3      	ldr	r3, [r4, #8]
 800347c:	3001      	adds	r0, #1
 800347e:	3b01      	subs	r3, #1
 8003480:	60a3      	str	r3, [r4, #8]
 8003482:	6823      	ldr	r3, [r4, #0]
 8003484:	1c5a      	adds	r2, r3, #1
 8003486:	6022      	str	r2, [r4, #0]
 8003488:	701e      	strb	r6, [r3, #0]
 800348a:	6963      	ldr	r3, [r4, #20]
 800348c:	4283      	cmp	r3, r0
 800348e:	d004      	beq.n	800349a <__swbuf_r+0x62>
 8003490:	89a3      	ldrh	r3, [r4, #12]
 8003492:	07db      	lsls	r3, r3, #31
 8003494:	d506      	bpl.n	80034a4 <__swbuf_r+0x6c>
 8003496:	2e0a      	cmp	r6, #10
 8003498:	d104      	bne.n	80034a4 <__swbuf_r+0x6c>
 800349a:	4621      	mov	r1, r4
 800349c:	4628      	mov	r0, r5
 800349e:	f000 f90d 	bl	80036bc <_fflush_r>
 80034a2:	b988      	cbnz	r0, 80034c8 <__swbuf_r+0x90>
 80034a4:	4638      	mov	r0, r7
 80034a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034a8:	4b0a      	ldr	r3, [pc, #40]	; (80034d4 <__swbuf_r+0x9c>)
 80034aa:	429c      	cmp	r4, r3
 80034ac:	d101      	bne.n	80034b2 <__swbuf_r+0x7a>
 80034ae:	68ac      	ldr	r4, [r5, #8]
 80034b0:	e7cf      	b.n	8003452 <__swbuf_r+0x1a>
 80034b2:	4b09      	ldr	r3, [pc, #36]	; (80034d8 <__swbuf_r+0xa0>)
 80034b4:	429c      	cmp	r4, r3
 80034b6:	bf08      	it	eq
 80034b8:	68ec      	ldreq	r4, [r5, #12]
 80034ba:	e7ca      	b.n	8003452 <__swbuf_r+0x1a>
 80034bc:	4621      	mov	r1, r4
 80034be:	4628      	mov	r0, r5
 80034c0:	f000 f80c 	bl	80034dc <__swsetup_r>
 80034c4:	2800      	cmp	r0, #0
 80034c6:	d0cb      	beq.n	8003460 <__swbuf_r+0x28>
 80034c8:	f04f 37ff 	mov.w	r7, #4294967295
 80034cc:	e7ea      	b.n	80034a4 <__swbuf_r+0x6c>
 80034ce:	bf00      	nop
 80034d0:	080043b0 	.word	0x080043b0
 80034d4:	080043d0 	.word	0x080043d0
 80034d8:	08004390 	.word	0x08004390

080034dc <__swsetup_r>:
 80034dc:	4b32      	ldr	r3, [pc, #200]	; (80035a8 <__swsetup_r+0xcc>)
 80034de:	b570      	push	{r4, r5, r6, lr}
 80034e0:	681d      	ldr	r5, [r3, #0]
 80034e2:	4606      	mov	r6, r0
 80034e4:	460c      	mov	r4, r1
 80034e6:	b125      	cbz	r5, 80034f2 <__swsetup_r+0x16>
 80034e8:	69ab      	ldr	r3, [r5, #24]
 80034ea:	b913      	cbnz	r3, 80034f2 <__swsetup_r+0x16>
 80034ec:	4628      	mov	r0, r5
 80034ee:	f000 f979 	bl	80037e4 <__sinit>
 80034f2:	4b2e      	ldr	r3, [pc, #184]	; (80035ac <__swsetup_r+0xd0>)
 80034f4:	429c      	cmp	r4, r3
 80034f6:	d10f      	bne.n	8003518 <__swsetup_r+0x3c>
 80034f8:	686c      	ldr	r4, [r5, #4]
 80034fa:	89a3      	ldrh	r3, [r4, #12]
 80034fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003500:	0719      	lsls	r1, r3, #28
 8003502:	d42c      	bmi.n	800355e <__swsetup_r+0x82>
 8003504:	06dd      	lsls	r5, r3, #27
 8003506:	d411      	bmi.n	800352c <__swsetup_r+0x50>
 8003508:	2309      	movs	r3, #9
 800350a:	6033      	str	r3, [r6, #0]
 800350c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003510:	f04f 30ff 	mov.w	r0, #4294967295
 8003514:	81a3      	strh	r3, [r4, #12]
 8003516:	e03e      	b.n	8003596 <__swsetup_r+0xba>
 8003518:	4b25      	ldr	r3, [pc, #148]	; (80035b0 <__swsetup_r+0xd4>)
 800351a:	429c      	cmp	r4, r3
 800351c:	d101      	bne.n	8003522 <__swsetup_r+0x46>
 800351e:	68ac      	ldr	r4, [r5, #8]
 8003520:	e7eb      	b.n	80034fa <__swsetup_r+0x1e>
 8003522:	4b24      	ldr	r3, [pc, #144]	; (80035b4 <__swsetup_r+0xd8>)
 8003524:	429c      	cmp	r4, r3
 8003526:	bf08      	it	eq
 8003528:	68ec      	ldreq	r4, [r5, #12]
 800352a:	e7e6      	b.n	80034fa <__swsetup_r+0x1e>
 800352c:	0758      	lsls	r0, r3, #29
 800352e:	d512      	bpl.n	8003556 <__swsetup_r+0x7a>
 8003530:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003532:	b141      	cbz	r1, 8003546 <__swsetup_r+0x6a>
 8003534:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003538:	4299      	cmp	r1, r3
 800353a:	d002      	beq.n	8003542 <__swsetup_r+0x66>
 800353c:	4630      	mov	r0, r6
 800353e:	f000 fa57 	bl	80039f0 <_free_r>
 8003542:	2300      	movs	r3, #0
 8003544:	6363      	str	r3, [r4, #52]	; 0x34
 8003546:	89a3      	ldrh	r3, [r4, #12]
 8003548:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800354c:	81a3      	strh	r3, [r4, #12]
 800354e:	2300      	movs	r3, #0
 8003550:	6063      	str	r3, [r4, #4]
 8003552:	6923      	ldr	r3, [r4, #16]
 8003554:	6023      	str	r3, [r4, #0]
 8003556:	89a3      	ldrh	r3, [r4, #12]
 8003558:	f043 0308 	orr.w	r3, r3, #8
 800355c:	81a3      	strh	r3, [r4, #12]
 800355e:	6923      	ldr	r3, [r4, #16]
 8003560:	b94b      	cbnz	r3, 8003576 <__swsetup_r+0x9a>
 8003562:	89a3      	ldrh	r3, [r4, #12]
 8003564:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003568:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800356c:	d003      	beq.n	8003576 <__swsetup_r+0x9a>
 800356e:	4621      	mov	r1, r4
 8003570:	4630      	mov	r0, r6
 8003572:	f000 f9fd 	bl	8003970 <__smakebuf_r>
 8003576:	89a0      	ldrh	r0, [r4, #12]
 8003578:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800357c:	f010 0301 	ands.w	r3, r0, #1
 8003580:	d00a      	beq.n	8003598 <__swsetup_r+0xbc>
 8003582:	2300      	movs	r3, #0
 8003584:	60a3      	str	r3, [r4, #8]
 8003586:	6963      	ldr	r3, [r4, #20]
 8003588:	425b      	negs	r3, r3
 800358a:	61a3      	str	r3, [r4, #24]
 800358c:	6923      	ldr	r3, [r4, #16]
 800358e:	b943      	cbnz	r3, 80035a2 <__swsetup_r+0xc6>
 8003590:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003594:	d1ba      	bne.n	800350c <__swsetup_r+0x30>
 8003596:	bd70      	pop	{r4, r5, r6, pc}
 8003598:	0781      	lsls	r1, r0, #30
 800359a:	bf58      	it	pl
 800359c:	6963      	ldrpl	r3, [r4, #20]
 800359e:	60a3      	str	r3, [r4, #8]
 80035a0:	e7f4      	b.n	800358c <__swsetup_r+0xb0>
 80035a2:	2000      	movs	r0, #0
 80035a4:	e7f7      	b.n	8003596 <__swsetup_r+0xba>
 80035a6:	bf00      	nop
 80035a8:	2000001c 	.word	0x2000001c
 80035ac:	080043b0 	.word	0x080043b0
 80035b0:	080043d0 	.word	0x080043d0
 80035b4:	08004390 	.word	0x08004390

080035b8 <__sflush_r>:
 80035b8:	898a      	ldrh	r2, [r1, #12]
 80035ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035bc:	4605      	mov	r5, r0
 80035be:	0710      	lsls	r0, r2, #28
 80035c0:	460c      	mov	r4, r1
 80035c2:	d457      	bmi.n	8003674 <__sflush_r+0xbc>
 80035c4:	684b      	ldr	r3, [r1, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	dc04      	bgt.n	80035d4 <__sflush_r+0x1c>
 80035ca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	dc01      	bgt.n	80035d4 <__sflush_r+0x1c>
 80035d0:	2000      	movs	r0, #0
 80035d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035d6:	2e00      	cmp	r6, #0
 80035d8:	d0fa      	beq.n	80035d0 <__sflush_r+0x18>
 80035da:	2300      	movs	r3, #0
 80035dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80035e0:	682f      	ldr	r7, [r5, #0]
 80035e2:	602b      	str	r3, [r5, #0]
 80035e4:	d032      	beq.n	800364c <__sflush_r+0x94>
 80035e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80035e8:	89a3      	ldrh	r3, [r4, #12]
 80035ea:	075a      	lsls	r2, r3, #29
 80035ec:	d505      	bpl.n	80035fa <__sflush_r+0x42>
 80035ee:	6863      	ldr	r3, [r4, #4]
 80035f0:	1ac0      	subs	r0, r0, r3
 80035f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035f4:	b10b      	cbz	r3, 80035fa <__sflush_r+0x42>
 80035f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035f8:	1ac0      	subs	r0, r0, r3
 80035fa:	2300      	movs	r3, #0
 80035fc:	4602      	mov	r2, r0
 80035fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003600:	4628      	mov	r0, r5
 8003602:	6a21      	ldr	r1, [r4, #32]
 8003604:	47b0      	blx	r6
 8003606:	1c43      	adds	r3, r0, #1
 8003608:	89a3      	ldrh	r3, [r4, #12]
 800360a:	d106      	bne.n	800361a <__sflush_r+0x62>
 800360c:	6829      	ldr	r1, [r5, #0]
 800360e:	291d      	cmp	r1, #29
 8003610:	d82c      	bhi.n	800366c <__sflush_r+0xb4>
 8003612:	4a29      	ldr	r2, [pc, #164]	; (80036b8 <__sflush_r+0x100>)
 8003614:	40ca      	lsrs	r2, r1
 8003616:	07d6      	lsls	r6, r2, #31
 8003618:	d528      	bpl.n	800366c <__sflush_r+0xb4>
 800361a:	2200      	movs	r2, #0
 800361c:	6062      	str	r2, [r4, #4]
 800361e:	6922      	ldr	r2, [r4, #16]
 8003620:	04d9      	lsls	r1, r3, #19
 8003622:	6022      	str	r2, [r4, #0]
 8003624:	d504      	bpl.n	8003630 <__sflush_r+0x78>
 8003626:	1c42      	adds	r2, r0, #1
 8003628:	d101      	bne.n	800362e <__sflush_r+0x76>
 800362a:	682b      	ldr	r3, [r5, #0]
 800362c:	b903      	cbnz	r3, 8003630 <__sflush_r+0x78>
 800362e:	6560      	str	r0, [r4, #84]	; 0x54
 8003630:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003632:	602f      	str	r7, [r5, #0]
 8003634:	2900      	cmp	r1, #0
 8003636:	d0cb      	beq.n	80035d0 <__sflush_r+0x18>
 8003638:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800363c:	4299      	cmp	r1, r3
 800363e:	d002      	beq.n	8003646 <__sflush_r+0x8e>
 8003640:	4628      	mov	r0, r5
 8003642:	f000 f9d5 	bl	80039f0 <_free_r>
 8003646:	2000      	movs	r0, #0
 8003648:	6360      	str	r0, [r4, #52]	; 0x34
 800364a:	e7c2      	b.n	80035d2 <__sflush_r+0x1a>
 800364c:	6a21      	ldr	r1, [r4, #32]
 800364e:	2301      	movs	r3, #1
 8003650:	4628      	mov	r0, r5
 8003652:	47b0      	blx	r6
 8003654:	1c41      	adds	r1, r0, #1
 8003656:	d1c7      	bne.n	80035e8 <__sflush_r+0x30>
 8003658:	682b      	ldr	r3, [r5, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0c4      	beq.n	80035e8 <__sflush_r+0x30>
 800365e:	2b1d      	cmp	r3, #29
 8003660:	d001      	beq.n	8003666 <__sflush_r+0xae>
 8003662:	2b16      	cmp	r3, #22
 8003664:	d101      	bne.n	800366a <__sflush_r+0xb2>
 8003666:	602f      	str	r7, [r5, #0]
 8003668:	e7b2      	b.n	80035d0 <__sflush_r+0x18>
 800366a:	89a3      	ldrh	r3, [r4, #12]
 800366c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003670:	81a3      	strh	r3, [r4, #12]
 8003672:	e7ae      	b.n	80035d2 <__sflush_r+0x1a>
 8003674:	690f      	ldr	r7, [r1, #16]
 8003676:	2f00      	cmp	r7, #0
 8003678:	d0aa      	beq.n	80035d0 <__sflush_r+0x18>
 800367a:	0793      	lsls	r3, r2, #30
 800367c:	bf18      	it	ne
 800367e:	2300      	movne	r3, #0
 8003680:	680e      	ldr	r6, [r1, #0]
 8003682:	bf08      	it	eq
 8003684:	694b      	ldreq	r3, [r1, #20]
 8003686:	1bf6      	subs	r6, r6, r7
 8003688:	600f      	str	r7, [r1, #0]
 800368a:	608b      	str	r3, [r1, #8]
 800368c:	2e00      	cmp	r6, #0
 800368e:	dd9f      	ble.n	80035d0 <__sflush_r+0x18>
 8003690:	4633      	mov	r3, r6
 8003692:	463a      	mov	r2, r7
 8003694:	4628      	mov	r0, r5
 8003696:	6a21      	ldr	r1, [r4, #32]
 8003698:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800369c:	47e0      	blx	ip
 800369e:	2800      	cmp	r0, #0
 80036a0:	dc06      	bgt.n	80036b0 <__sflush_r+0xf8>
 80036a2:	89a3      	ldrh	r3, [r4, #12]
 80036a4:	f04f 30ff 	mov.w	r0, #4294967295
 80036a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ac:	81a3      	strh	r3, [r4, #12]
 80036ae:	e790      	b.n	80035d2 <__sflush_r+0x1a>
 80036b0:	4407      	add	r7, r0
 80036b2:	1a36      	subs	r6, r6, r0
 80036b4:	e7ea      	b.n	800368c <__sflush_r+0xd4>
 80036b6:	bf00      	nop
 80036b8:	20400001 	.word	0x20400001

080036bc <_fflush_r>:
 80036bc:	b538      	push	{r3, r4, r5, lr}
 80036be:	690b      	ldr	r3, [r1, #16]
 80036c0:	4605      	mov	r5, r0
 80036c2:	460c      	mov	r4, r1
 80036c4:	b913      	cbnz	r3, 80036cc <_fflush_r+0x10>
 80036c6:	2500      	movs	r5, #0
 80036c8:	4628      	mov	r0, r5
 80036ca:	bd38      	pop	{r3, r4, r5, pc}
 80036cc:	b118      	cbz	r0, 80036d6 <_fflush_r+0x1a>
 80036ce:	6983      	ldr	r3, [r0, #24]
 80036d0:	b90b      	cbnz	r3, 80036d6 <_fflush_r+0x1a>
 80036d2:	f000 f887 	bl	80037e4 <__sinit>
 80036d6:	4b14      	ldr	r3, [pc, #80]	; (8003728 <_fflush_r+0x6c>)
 80036d8:	429c      	cmp	r4, r3
 80036da:	d11b      	bne.n	8003714 <_fflush_r+0x58>
 80036dc:	686c      	ldr	r4, [r5, #4]
 80036de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0ef      	beq.n	80036c6 <_fflush_r+0xa>
 80036e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80036e8:	07d0      	lsls	r0, r2, #31
 80036ea:	d404      	bmi.n	80036f6 <_fflush_r+0x3a>
 80036ec:	0599      	lsls	r1, r3, #22
 80036ee:	d402      	bmi.n	80036f6 <_fflush_r+0x3a>
 80036f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036f2:	f000 f915 	bl	8003920 <__retarget_lock_acquire_recursive>
 80036f6:	4628      	mov	r0, r5
 80036f8:	4621      	mov	r1, r4
 80036fa:	f7ff ff5d 	bl	80035b8 <__sflush_r>
 80036fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003700:	4605      	mov	r5, r0
 8003702:	07da      	lsls	r2, r3, #31
 8003704:	d4e0      	bmi.n	80036c8 <_fflush_r+0xc>
 8003706:	89a3      	ldrh	r3, [r4, #12]
 8003708:	059b      	lsls	r3, r3, #22
 800370a:	d4dd      	bmi.n	80036c8 <_fflush_r+0xc>
 800370c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800370e:	f000 f908 	bl	8003922 <__retarget_lock_release_recursive>
 8003712:	e7d9      	b.n	80036c8 <_fflush_r+0xc>
 8003714:	4b05      	ldr	r3, [pc, #20]	; (800372c <_fflush_r+0x70>)
 8003716:	429c      	cmp	r4, r3
 8003718:	d101      	bne.n	800371e <_fflush_r+0x62>
 800371a:	68ac      	ldr	r4, [r5, #8]
 800371c:	e7df      	b.n	80036de <_fflush_r+0x22>
 800371e:	4b04      	ldr	r3, [pc, #16]	; (8003730 <_fflush_r+0x74>)
 8003720:	429c      	cmp	r4, r3
 8003722:	bf08      	it	eq
 8003724:	68ec      	ldreq	r4, [r5, #12]
 8003726:	e7da      	b.n	80036de <_fflush_r+0x22>
 8003728:	080043b0 	.word	0x080043b0
 800372c:	080043d0 	.word	0x080043d0
 8003730:	08004390 	.word	0x08004390

08003734 <std>:
 8003734:	2300      	movs	r3, #0
 8003736:	b510      	push	{r4, lr}
 8003738:	4604      	mov	r4, r0
 800373a:	e9c0 3300 	strd	r3, r3, [r0]
 800373e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003742:	6083      	str	r3, [r0, #8]
 8003744:	8181      	strh	r1, [r0, #12]
 8003746:	6643      	str	r3, [r0, #100]	; 0x64
 8003748:	81c2      	strh	r2, [r0, #14]
 800374a:	6183      	str	r3, [r0, #24]
 800374c:	4619      	mov	r1, r3
 800374e:	2208      	movs	r2, #8
 8003750:	305c      	adds	r0, #92	; 0x5c
 8003752:	f7ff fddb 	bl	800330c <memset>
 8003756:	4b05      	ldr	r3, [pc, #20]	; (800376c <std+0x38>)
 8003758:	6224      	str	r4, [r4, #32]
 800375a:	6263      	str	r3, [r4, #36]	; 0x24
 800375c:	4b04      	ldr	r3, [pc, #16]	; (8003770 <std+0x3c>)
 800375e:	62a3      	str	r3, [r4, #40]	; 0x28
 8003760:	4b04      	ldr	r3, [pc, #16]	; (8003774 <std+0x40>)
 8003762:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003764:	4b04      	ldr	r3, [pc, #16]	; (8003778 <std+0x44>)
 8003766:	6323      	str	r3, [r4, #48]	; 0x30
 8003768:	bd10      	pop	{r4, pc}
 800376a:	bf00      	nop
 800376c:	080041a5 	.word	0x080041a5
 8003770:	080041c7 	.word	0x080041c7
 8003774:	080041ff 	.word	0x080041ff
 8003778:	08004223 	.word	0x08004223

0800377c <_cleanup_r>:
 800377c:	4901      	ldr	r1, [pc, #4]	; (8003784 <_cleanup_r+0x8>)
 800377e:	f000 b8af 	b.w	80038e0 <_fwalk_reent>
 8003782:	bf00      	nop
 8003784:	080036bd 	.word	0x080036bd

08003788 <__sfmoreglue>:
 8003788:	2268      	movs	r2, #104	; 0x68
 800378a:	b570      	push	{r4, r5, r6, lr}
 800378c:	1e4d      	subs	r5, r1, #1
 800378e:	4355      	muls	r5, r2
 8003790:	460e      	mov	r6, r1
 8003792:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003796:	f000 f993 	bl	8003ac0 <_malloc_r>
 800379a:	4604      	mov	r4, r0
 800379c:	b140      	cbz	r0, 80037b0 <__sfmoreglue+0x28>
 800379e:	2100      	movs	r1, #0
 80037a0:	e9c0 1600 	strd	r1, r6, [r0]
 80037a4:	300c      	adds	r0, #12
 80037a6:	60a0      	str	r0, [r4, #8]
 80037a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80037ac:	f7ff fdae 	bl	800330c <memset>
 80037b0:	4620      	mov	r0, r4
 80037b2:	bd70      	pop	{r4, r5, r6, pc}

080037b4 <__sfp_lock_acquire>:
 80037b4:	4801      	ldr	r0, [pc, #4]	; (80037bc <__sfp_lock_acquire+0x8>)
 80037b6:	f000 b8b3 	b.w	8003920 <__retarget_lock_acquire_recursive>
 80037ba:	bf00      	nop
 80037bc:	200001dd 	.word	0x200001dd

080037c0 <__sfp_lock_release>:
 80037c0:	4801      	ldr	r0, [pc, #4]	; (80037c8 <__sfp_lock_release+0x8>)
 80037c2:	f000 b8ae 	b.w	8003922 <__retarget_lock_release_recursive>
 80037c6:	bf00      	nop
 80037c8:	200001dd 	.word	0x200001dd

080037cc <__sinit_lock_acquire>:
 80037cc:	4801      	ldr	r0, [pc, #4]	; (80037d4 <__sinit_lock_acquire+0x8>)
 80037ce:	f000 b8a7 	b.w	8003920 <__retarget_lock_acquire_recursive>
 80037d2:	bf00      	nop
 80037d4:	200001de 	.word	0x200001de

080037d8 <__sinit_lock_release>:
 80037d8:	4801      	ldr	r0, [pc, #4]	; (80037e0 <__sinit_lock_release+0x8>)
 80037da:	f000 b8a2 	b.w	8003922 <__retarget_lock_release_recursive>
 80037de:	bf00      	nop
 80037e0:	200001de 	.word	0x200001de

080037e4 <__sinit>:
 80037e4:	b510      	push	{r4, lr}
 80037e6:	4604      	mov	r4, r0
 80037e8:	f7ff fff0 	bl	80037cc <__sinit_lock_acquire>
 80037ec:	69a3      	ldr	r3, [r4, #24]
 80037ee:	b11b      	cbz	r3, 80037f8 <__sinit+0x14>
 80037f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037f4:	f7ff bff0 	b.w	80037d8 <__sinit_lock_release>
 80037f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80037fc:	6523      	str	r3, [r4, #80]	; 0x50
 80037fe:	4b13      	ldr	r3, [pc, #76]	; (800384c <__sinit+0x68>)
 8003800:	4a13      	ldr	r2, [pc, #76]	; (8003850 <__sinit+0x6c>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	62a2      	str	r2, [r4, #40]	; 0x28
 8003806:	42a3      	cmp	r3, r4
 8003808:	bf08      	it	eq
 800380a:	2301      	moveq	r3, #1
 800380c:	4620      	mov	r0, r4
 800380e:	bf08      	it	eq
 8003810:	61a3      	streq	r3, [r4, #24]
 8003812:	f000 f81f 	bl	8003854 <__sfp>
 8003816:	6060      	str	r0, [r4, #4]
 8003818:	4620      	mov	r0, r4
 800381a:	f000 f81b 	bl	8003854 <__sfp>
 800381e:	60a0      	str	r0, [r4, #8]
 8003820:	4620      	mov	r0, r4
 8003822:	f000 f817 	bl	8003854 <__sfp>
 8003826:	2200      	movs	r2, #0
 8003828:	2104      	movs	r1, #4
 800382a:	60e0      	str	r0, [r4, #12]
 800382c:	6860      	ldr	r0, [r4, #4]
 800382e:	f7ff ff81 	bl	8003734 <std>
 8003832:	2201      	movs	r2, #1
 8003834:	2109      	movs	r1, #9
 8003836:	68a0      	ldr	r0, [r4, #8]
 8003838:	f7ff ff7c 	bl	8003734 <std>
 800383c:	2202      	movs	r2, #2
 800383e:	2112      	movs	r1, #18
 8003840:	68e0      	ldr	r0, [r4, #12]
 8003842:	f7ff ff77 	bl	8003734 <std>
 8003846:	2301      	movs	r3, #1
 8003848:	61a3      	str	r3, [r4, #24]
 800384a:	e7d1      	b.n	80037f0 <__sinit+0xc>
 800384c:	0800438c 	.word	0x0800438c
 8003850:	0800377d 	.word	0x0800377d

08003854 <__sfp>:
 8003854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003856:	4607      	mov	r7, r0
 8003858:	f7ff ffac 	bl	80037b4 <__sfp_lock_acquire>
 800385c:	4b1e      	ldr	r3, [pc, #120]	; (80038d8 <__sfp+0x84>)
 800385e:	681e      	ldr	r6, [r3, #0]
 8003860:	69b3      	ldr	r3, [r6, #24]
 8003862:	b913      	cbnz	r3, 800386a <__sfp+0x16>
 8003864:	4630      	mov	r0, r6
 8003866:	f7ff ffbd 	bl	80037e4 <__sinit>
 800386a:	3648      	adds	r6, #72	; 0x48
 800386c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003870:	3b01      	subs	r3, #1
 8003872:	d503      	bpl.n	800387c <__sfp+0x28>
 8003874:	6833      	ldr	r3, [r6, #0]
 8003876:	b30b      	cbz	r3, 80038bc <__sfp+0x68>
 8003878:	6836      	ldr	r6, [r6, #0]
 800387a:	e7f7      	b.n	800386c <__sfp+0x18>
 800387c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003880:	b9d5      	cbnz	r5, 80038b8 <__sfp+0x64>
 8003882:	4b16      	ldr	r3, [pc, #88]	; (80038dc <__sfp+0x88>)
 8003884:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003888:	60e3      	str	r3, [r4, #12]
 800388a:	6665      	str	r5, [r4, #100]	; 0x64
 800388c:	f000 f847 	bl	800391e <__retarget_lock_init_recursive>
 8003890:	f7ff ff96 	bl	80037c0 <__sfp_lock_release>
 8003894:	2208      	movs	r2, #8
 8003896:	4629      	mov	r1, r5
 8003898:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800389c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80038a0:	6025      	str	r5, [r4, #0]
 80038a2:	61a5      	str	r5, [r4, #24]
 80038a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80038a8:	f7ff fd30 	bl	800330c <memset>
 80038ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80038b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80038b4:	4620      	mov	r0, r4
 80038b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038b8:	3468      	adds	r4, #104	; 0x68
 80038ba:	e7d9      	b.n	8003870 <__sfp+0x1c>
 80038bc:	2104      	movs	r1, #4
 80038be:	4638      	mov	r0, r7
 80038c0:	f7ff ff62 	bl	8003788 <__sfmoreglue>
 80038c4:	4604      	mov	r4, r0
 80038c6:	6030      	str	r0, [r6, #0]
 80038c8:	2800      	cmp	r0, #0
 80038ca:	d1d5      	bne.n	8003878 <__sfp+0x24>
 80038cc:	f7ff ff78 	bl	80037c0 <__sfp_lock_release>
 80038d0:	230c      	movs	r3, #12
 80038d2:	603b      	str	r3, [r7, #0]
 80038d4:	e7ee      	b.n	80038b4 <__sfp+0x60>
 80038d6:	bf00      	nop
 80038d8:	0800438c 	.word	0x0800438c
 80038dc:	ffff0001 	.word	0xffff0001

080038e0 <_fwalk_reent>:
 80038e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038e4:	4606      	mov	r6, r0
 80038e6:	4688      	mov	r8, r1
 80038e8:	2700      	movs	r7, #0
 80038ea:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80038ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80038f2:	f1b9 0901 	subs.w	r9, r9, #1
 80038f6:	d505      	bpl.n	8003904 <_fwalk_reent+0x24>
 80038f8:	6824      	ldr	r4, [r4, #0]
 80038fa:	2c00      	cmp	r4, #0
 80038fc:	d1f7      	bne.n	80038ee <_fwalk_reent+0xe>
 80038fe:	4638      	mov	r0, r7
 8003900:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003904:	89ab      	ldrh	r3, [r5, #12]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d907      	bls.n	800391a <_fwalk_reent+0x3a>
 800390a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800390e:	3301      	adds	r3, #1
 8003910:	d003      	beq.n	800391a <_fwalk_reent+0x3a>
 8003912:	4629      	mov	r1, r5
 8003914:	4630      	mov	r0, r6
 8003916:	47c0      	blx	r8
 8003918:	4307      	orrs	r7, r0
 800391a:	3568      	adds	r5, #104	; 0x68
 800391c:	e7e9      	b.n	80038f2 <_fwalk_reent+0x12>

0800391e <__retarget_lock_init_recursive>:
 800391e:	4770      	bx	lr

08003920 <__retarget_lock_acquire_recursive>:
 8003920:	4770      	bx	lr

08003922 <__retarget_lock_release_recursive>:
 8003922:	4770      	bx	lr

08003924 <__swhatbuf_r>:
 8003924:	b570      	push	{r4, r5, r6, lr}
 8003926:	460e      	mov	r6, r1
 8003928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800392c:	4614      	mov	r4, r2
 800392e:	2900      	cmp	r1, #0
 8003930:	461d      	mov	r5, r3
 8003932:	b096      	sub	sp, #88	; 0x58
 8003934:	da08      	bge.n	8003948 <__swhatbuf_r+0x24>
 8003936:	2200      	movs	r2, #0
 8003938:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800393c:	602a      	str	r2, [r5, #0]
 800393e:	061a      	lsls	r2, r3, #24
 8003940:	d410      	bmi.n	8003964 <__swhatbuf_r+0x40>
 8003942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003946:	e00e      	b.n	8003966 <__swhatbuf_r+0x42>
 8003948:	466a      	mov	r2, sp
 800394a:	f000 fc91 	bl	8004270 <_fstat_r>
 800394e:	2800      	cmp	r0, #0
 8003950:	dbf1      	blt.n	8003936 <__swhatbuf_r+0x12>
 8003952:	9a01      	ldr	r2, [sp, #4]
 8003954:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003958:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800395c:	425a      	negs	r2, r3
 800395e:	415a      	adcs	r2, r3
 8003960:	602a      	str	r2, [r5, #0]
 8003962:	e7ee      	b.n	8003942 <__swhatbuf_r+0x1e>
 8003964:	2340      	movs	r3, #64	; 0x40
 8003966:	2000      	movs	r0, #0
 8003968:	6023      	str	r3, [r4, #0]
 800396a:	b016      	add	sp, #88	; 0x58
 800396c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003970 <__smakebuf_r>:
 8003970:	898b      	ldrh	r3, [r1, #12]
 8003972:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003974:	079d      	lsls	r5, r3, #30
 8003976:	4606      	mov	r6, r0
 8003978:	460c      	mov	r4, r1
 800397a:	d507      	bpl.n	800398c <__smakebuf_r+0x1c>
 800397c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003980:	6023      	str	r3, [r4, #0]
 8003982:	6123      	str	r3, [r4, #16]
 8003984:	2301      	movs	r3, #1
 8003986:	6163      	str	r3, [r4, #20]
 8003988:	b002      	add	sp, #8
 800398a:	bd70      	pop	{r4, r5, r6, pc}
 800398c:	466a      	mov	r2, sp
 800398e:	ab01      	add	r3, sp, #4
 8003990:	f7ff ffc8 	bl	8003924 <__swhatbuf_r>
 8003994:	9900      	ldr	r1, [sp, #0]
 8003996:	4605      	mov	r5, r0
 8003998:	4630      	mov	r0, r6
 800399a:	f000 f891 	bl	8003ac0 <_malloc_r>
 800399e:	b948      	cbnz	r0, 80039b4 <__smakebuf_r+0x44>
 80039a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039a4:	059a      	lsls	r2, r3, #22
 80039a6:	d4ef      	bmi.n	8003988 <__smakebuf_r+0x18>
 80039a8:	f023 0303 	bic.w	r3, r3, #3
 80039ac:	f043 0302 	orr.w	r3, r3, #2
 80039b0:	81a3      	strh	r3, [r4, #12]
 80039b2:	e7e3      	b.n	800397c <__smakebuf_r+0xc>
 80039b4:	4b0d      	ldr	r3, [pc, #52]	; (80039ec <__smakebuf_r+0x7c>)
 80039b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80039b8:	89a3      	ldrh	r3, [r4, #12]
 80039ba:	6020      	str	r0, [r4, #0]
 80039bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039c0:	81a3      	strh	r3, [r4, #12]
 80039c2:	9b00      	ldr	r3, [sp, #0]
 80039c4:	6120      	str	r0, [r4, #16]
 80039c6:	6163      	str	r3, [r4, #20]
 80039c8:	9b01      	ldr	r3, [sp, #4]
 80039ca:	b15b      	cbz	r3, 80039e4 <__smakebuf_r+0x74>
 80039cc:	4630      	mov	r0, r6
 80039ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039d2:	f000 fc5f 	bl	8004294 <_isatty_r>
 80039d6:	b128      	cbz	r0, 80039e4 <__smakebuf_r+0x74>
 80039d8:	89a3      	ldrh	r3, [r4, #12]
 80039da:	f023 0303 	bic.w	r3, r3, #3
 80039de:	f043 0301 	orr.w	r3, r3, #1
 80039e2:	81a3      	strh	r3, [r4, #12]
 80039e4:	89a0      	ldrh	r0, [r4, #12]
 80039e6:	4305      	orrs	r5, r0
 80039e8:	81a5      	strh	r5, [r4, #12]
 80039ea:	e7cd      	b.n	8003988 <__smakebuf_r+0x18>
 80039ec:	0800377d 	.word	0x0800377d

080039f0 <_free_r>:
 80039f0:	b538      	push	{r3, r4, r5, lr}
 80039f2:	4605      	mov	r5, r0
 80039f4:	2900      	cmp	r1, #0
 80039f6:	d040      	beq.n	8003a7a <_free_r+0x8a>
 80039f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039fc:	1f0c      	subs	r4, r1, #4
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	bfb8      	it	lt
 8003a02:	18e4      	addlt	r4, r4, r3
 8003a04:	f000 fc76 	bl	80042f4 <__malloc_lock>
 8003a08:	4a1c      	ldr	r2, [pc, #112]	; (8003a7c <_free_r+0x8c>)
 8003a0a:	6813      	ldr	r3, [r2, #0]
 8003a0c:	b933      	cbnz	r3, 8003a1c <_free_r+0x2c>
 8003a0e:	6063      	str	r3, [r4, #4]
 8003a10:	6014      	str	r4, [r2, #0]
 8003a12:	4628      	mov	r0, r5
 8003a14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a18:	f000 bc72 	b.w	8004300 <__malloc_unlock>
 8003a1c:	42a3      	cmp	r3, r4
 8003a1e:	d908      	bls.n	8003a32 <_free_r+0x42>
 8003a20:	6820      	ldr	r0, [r4, #0]
 8003a22:	1821      	adds	r1, r4, r0
 8003a24:	428b      	cmp	r3, r1
 8003a26:	bf01      	itttt	eq
 8003a28:	6819      	ldreq	r1, [r3, #0]
 8003a2a:	685b      	ldreq	r3, [r3, #4]
 8003a2c:	1809      	addeq	r1, r1, r0
 8003a2e:	6021      	streq	r1, [r4, #0]
 8003a30:	e7ed      	b.n	8003a0e <_free_r+0x1e>
 8003a32:	461a      	mov	r2, r3
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	b10b      	cbz	r3, 8003a3c <_free_r+0x4c>
 8003a38:	42a3      	cmp	r3, r4
 8003a3a:	d9fa      	bls.n	8003a32 <_free_r+0x42>
 8003a3c:	6811      	ldr	r1, [r2, #0]
 8003a3e:	1850      	adds	r0, r2, r1
 8003a40:	42a0      	cmp	r0, r4
 8003a42:	d10b      	bne.n	8003a5c <_free_r+0x6c>
 8003a44:	6820      	ldr	r0, [r4, #0]
 8003a46:	4401      	add	r1, r0
 8003a48:	1850      	adds	r0, r2, r1
 8003a4a:	4283      	cmp	r3, r0
 8003a4c:	6011      	str	r1, [r2, #0]
 8003a4e:	d1e0      	bne.n	8003a12 <_free_r+0x22>
 8003a50:	6818      	ldr	r0, [r3, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	4401      	add	r1, r0
 8003a56:	6011      	str	r1, [r2, #0]
 8003a58:	6053      	str	r3, [r2, #4]
 8003a5a:	e7da      	b.n	8003a12 <_free_r+0x22>
 8003a5c:	d902      	bls.n	8003a64 <_free_r+0x74>
 8003a5e:	230c      	movs	r3, #12
 8003a60:	602b      	str	r3, [r5, #0]
 8003a62:	e7d6      	b.n	8003a12 <_free_r+0x22>
 8003a64:	6820      	ldr	r0, [r4, #0]
 8003a66:	1821      	adds	r1, r4, r0
 8003a68:	428b      	cmp	r3, r1
 8003a6a:	bf01      	itttt	eq
 8003a6c:	6819      	ldreq	r1, [r3, #0]
 8003a6e:	685b      	ldreq	r3, [r3, #4]
 8003a70:	1809      	addeq	r1, r1, r0
 8003a72:	6021      	streq	r1, [r4, #0]
 8003a74:	6063      	str	r3, [r4, #4]
 8003a76:	6054      	str	r4, [r2, #4]
 8003a78:	e7cb      	b.n	8003a12 <_free_r+0x22>
 8003a7a:	bd38      	pop	{r3, r4, r5, pc}
 8003a7c:	200001e0 	.word	0x200001e0

08003a80 <sbrk_aligned>:
 8003a80:	b570      	push	{r4, r5, r6, lr}
 8003a82:	4e0e      	ldr	r6, [pc, #56]	; (8003abc <sbrk_aligned+0x3c>)
 8003a84:	460c      	mov	r4, r1
 8003a86:	6831      	ldr	r1, [r6, #0]
 8003a88:	4605      	mov	r5, r0
 8003a8a:	b911      	cbnz	r1, 8003a92 <sbrk_aligned+0x12>
 8003a8c:	f000 fb7a 	bl	8004184 <_sbrk_r>
 8003a90:	6030      	str	r0, [r6, #0]
 8003a92:	4621      	mov	r1, r4
 8003a94:	4628      	mov	r0, r5
 8003a96:	f000 fb75 	bl	8004184 <_sbrk_r>
 8003a9a:	1c43      	adds	r3, r0, #1
 8003a9c:	d00a      	beq.n	8003ab4 <sbrk_aligned+0x34>
 8003a9e:	1cc4      	adds	r4, r0, #3
 8003aa0:	f024 0403 	bic.w	r4, r4, #3
 8003aa4:	42a0      	cmp	r0, r4
 8003aa6:	d007      	beq.n	8003ab8 <sbrk_aligned+0x38>
 8003aa8:	1a21      	subs	r1, r4, r0
 8003aaa:	4628      	mov	r0, r5
 8003aac:	f000 fb6a 	bl	8004184 <_sbrk_r>
 8003ab0:	3001      	adds	r0, #1
 8003ab2:	d101      	bne.n	8003ab8 <sbrk_aligned+0x38>
 8003ab4:	f04f 34ff 	mov.w	r4, #4294967295
 8003ab8:	4620      	mov	r0, r4
 8003aba:	bd70      	pop	{r4, r5, r6, pc}
 8003abc:	200001e4 	.word	0x200001e4

08003ac0 <_malloc_r>:
 8003ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ac4:	1ccd      	adds	r5, r1, #3
 8003ac6:	f025 0503 	bic.w	r5, r5, #3
 8003aca:	3508      	adds	r5, #8
 8003acc:	2d0c      	cmp	r5, #12
 8003ace:	bf38      	it	cc
 8003ad0:	250c      	movcc	r5, #12
 8003ad2:	2d00      	cmp	r5, #0
 8003ad4:	4607      	mov	r7, r0
 8003ad6:	db01      	blt.n	8003adc <_malloc_r+0x1c>
 8003ad8:	42a9      	cmp	r1, r5
 8003ada:	d905      	bls.n	8003ae8 <_malloc_r+0x28>
 8003adc:	230c      	movs	r3, #12
 8003ade:	2600      	movs	r6, #0
 8003ae0:	603b      	str	r3, [r7, #0]
 8003ae2:	4630      	mov	r0, r6
 8003ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ae8:	4e2e      	ldr	r6, [pc, #184]	; (8003ba4 <_malloc_r+0xe4>)
 8003aea:	f000 fc03 	bl	80042f4 <__malloc_lock>
 8003aee:	6833      	ldr	r3, [r6, #0]
 8003af0:	461c      	mov	r4, r3
 8003af2:	bb34      	cbnz	r4, 8003b42 <_malloc_r+0x82>
 8003af4:	4629      	mov	r1, r5
 8003af6:	4638      	mov	r0, r7
 8003af8:	f7ff ffc2 	bl	8003a80 <sbrk_aligned>
 8003afc:	1c43      	adds	r3, r0, #1
 8003afe:	4604      	mov	r4, r0
 8003b00:	d14d      	bne.n	8003b9e <_malloc_r+0xde>
 8003b02:	6834      	ldr	r4, [r6, #0]
 8003b04:	4626      	mov	r6, r4
 8003b06:	2e00      	cmp	r6, #0
 8003b08:	d140      	bne.n	8003b8c <_malloc_r+0xcc>
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	4631      	mov	r1, r6
 8003b0e:	4638      	mov	r0, r7
 8003b10:	eb04 0803 	add.w	r8, r4, r3
 8003b14:	f000 fb36 	bl	8004184 <_sbrk_r>
 8003b18:	4580      	cmp	r8, r0
 8003b1a:	d13a      	bne.n	8003b92 <_malloc_r+0xd2>
 8003b1c:	6821      	ldr	r1, [r4, #0]
 8003b1e:	3503      	adds	r5, #3
 8003b20:	1a6d      	subs	r5, r5, r1
 8003b22:	f025 0503 	bic.w	r5, r5, #3
 8003b26:	3508      	adds	r5, #8
 8003b28:	2d0c      	cmp	r5, #12
 8003b2a:	bf38      	it	cc
 8003b2c:	250c      	movcc	r5, #12
 8003b2e:	4638      	mov	r0, r7
 8003b30:	4629      	mov	r1, r5
 8003b32:	f7ff ffa5 	bl	8003a80 <sbrk_aligned>
 8003b36:	3001      	adds	r0, #1
 8003b38:	d02b      	beq.n	8003b92 <_malloc_r+0xd2>
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	442b      	add	r3, r5
 8003b3e:	6023      	str	r3, [r4, #0]
 8003b40:	e00e      	b.n	8003b60 <_malloc_r+0xa0>
 8003b42:	6822      	ldr	r2, [r4, #0]
 8003b44:	1b52      	subs	r2, r2, r5
 8003b46:	d41e      	bmi.n	8003b86 <_malloc_r+0xc6>
 8003b48:	2a0b      	cmp	r2, #11
 8003b4a:	d916      	bls.n	8003b7a <_malloc_r+0xba>
 8003b4c:	1961      	adds	r1, r4, r5
 8003b4e:	42a3      	cmp	r3, r4
 8003b50:	6025      	str	r5, [r4, #0]
 8003b52:	bf18      	it	ne
 8003b54:	6059      	strne	r1, [r3, #4]
 8003b56:	6863      	ldr	r3, [r4, #4]
 8003b58:	bf08      	it	eq
 8003b5a:	6031      	streq	r1, [r6, #0]
 8003b5c:	5162      	str	r2, [r4, r5]
 8003b5e:	604b      	str	r3, [r1, #4]
 8003b60:	4638      	mov	r0, r7
 8003b62:	f104 060b 	add.w	r6, r4, #11
 8003b66:	f000 fbcb 	bl	8004300 <__malloc_unlock>
 8003b6a:	f026 0607 	bic.w	r6, r6, #7
 8003b6e:	1d23      	adds	r3, r4, #4
 8003b70:	1af2      	subs	r2, r6, r3
 8003b72:	d0b6      	beq.n	8003ae2 <_malloc_r+0x22>
 8003b74:	1b9b      	subs	r3, r3, r6
 8003b76:	50a3      	str	r3, [r4, r2]
 8003b78:	e7b3      	b.n	8003ae2 <_malloc_r+0x22>
 8003b7a:	6862      	ldr	r2, [r4, #4]
 8003b7c:	42a3      	cmp	r3, r4
 8003b7e:	bf0c      	ite	eq
 8003b80:	6032      	streq	r2, [r6, #0]
 8003b82:	605a      	strne	r2, [r3, #4]
 8003b84:	e7ec      	b.n	8003b60 <_malloc_r+0xa0>
 8003b86:	4623      	mov	r3, r4
 8003b88:	6864      	ldr	r4, [r4, #4]
 8003b8a:	e7b2      	b.n	8003af2 <_malloc_r+0x32>
 8003b8c:	4634      	mov	r4, r6
 8003b8e:	6876      	ldr	r6, [r6, #4]
 8003b90:	e7b9      	b.n	8003b06 <_malloc_r+0x46>
 8003b92:	230c      	movs	r3, #12
 8003b94:	4638      	mov	r0, r7
 8003b96:	603b      	str	r3, [r7, #0]
 8003b98:	f000 fbb2 	bl	8004300 <__malloc_unlock>
 8003b9c:	e7a1      	b.n	8003ae2 <_malloc_r+0x22>
 8003b9e:	6025      	str	r5, [r4, #0]
 8003ba0:	e7de      	b.n	8003b60 <_malloc_r+0xa0>
 8003ba2:	bf00      	nop
 8003ba4:	200001e0 	.word	0x200001e0

08003ba8 <__sfputc_r>:
 8003ba8:	6893      	ldr	r3, [r2, #8]
 8003baa:	b410      	push	{r4}
 8003bac:	3b01      	subs	r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	6093      	str	r3, [r2, #8]
 8003bb2:	da07      	bge.n	8003bc4 <__sfputc_r+0x1c>
 8003bb4:	6994      	ldr	r4, [r2, #24]
 8003bb6:	42a3      	cmp	r3, r4
 8003bb8:	db01      	blt.n	8003bbe <__sfputc_r+0x16>
 8003bba:	290a      	cmp	r1, #10
 8003bbc:	d102      	bne.n	8003bc4 <__sfputc_r+0x1c>
 8003bbe:	bc10      	pop	{r4}
 8003bc0:	f7ff bc3a 	b.w	8003438 <__swbuf_r>
 8003bc4:	6813      	ldr	r3, [r2, #0]
 8003bc6:	1c58      	adds	r0, r3, #1
 8003bc8:	6010      	str	r0, [r2, #0]
 8003bca:	7019      	strb	r1, [r3, #0]
 8003bcc:	4608      	mov	r0, r1
 8003bce:	bc10      	pop	{r4}
 8003bd0:	4770      	bx	lr

08003bd2 <__sfputs_r>:
 8003bd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bd4:	4606      	mov	r6, r0
 8003bd6:	460f      	mov	r7, r1
 8003bd8:	4614      	mov	r4, r2
 8003bda:	18d5      	adds	r5, r2, r3
 8003bdc:	42ac      	cmp	r4, r5
 8003bde:	d101      	bne.n	8003be4 <__sfputs_r+0x12>
 8003be0:	2000      	movs	r0, #0
 8003be2:	e007      	b.n	8003bf4 <__sfputs_r+0x22>
 8003be4:	463a      	mov	r2, r7
 8003be6:	4630      	mov	r0, r6
 8003be8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bec:	f7ff ffdc 	bl	8003ba8 <__sfputc_r>
 8003bf0:	1c43      	adds	r3, r0, #1
 8003bf2:	d1f3      	bne.n	8003bdc <__sfputs_r+0xa>
 8003bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003bf8 <_vfiprintf_r>:
 8003bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bfc:	460d      	mov	r5, r1
 8003bfe:	4614      	mov	r4, r2
 8003c00:	4698      	mov	r8, r3
 8003c02:	4606      	mov	r6, r0
 8003c04:	b09d      	sub	sp, #116	; 0x74
 8003c06:	b118      	cbz	r0, 8003c10 <_vfiprintf_r+0x18>
 8003c08:	6983      	ldr	r3, [r0, #24]
 8003c0a:	b90b      	cbnz	r3, 8003c10 <_vfiprintf_r+0x18>
 8003c0c:	f7ff fdea 	bl	80037e4 <__sinit>
 8003c10:	4b89      	ldr	r3, [pc, #548]	; (8003e38 <_vfiprintf_r+0x240>)
 8003c12:	429d      	cmp	r5, r3
 8003c14:	d11b      	bne.n	8003c4e <_vfiprintf_r+0x56>
 8003c16:	6875      	ldr	r5, [r6, #4]
 8003c18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c1a:	07d9      	lsls	r1, r3, #31
 8003c1c:	d405      	bmi.n	8003c2a <_vfiprintf_r+0x32>
 8003c1e:	89ab      	ldrh	r3, [r5, #12]
 8003c20:	059a      	lsls	r2, r3, #22
 8003c22:	d402      	bmi.n	8003c2a <_vfiprintf_r+0x32>
 8003c24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c26:	f7ff fe7b 	bl	8003920 <__retarget_lock_acquire_recursive>
 8003c2a:	89ab      	ldrh	r3, [r5, #12]
 8003c2c:	071b      	lsls	r3, r3, #28
 8003c2e:	d501      	bpl.n	8003c34 <_vfiprintf_r+0x3c>
 8003c30:	692b      	ldr	r3, [r5, #16]
 8003c32:	b9eb      	cbnz	r3, 8003c70 <_vfiprintf_r+0x78>
 8003c34:	4629      	mov	r1, r5
 8003c36:	4630      	mov	r0, r6
 8003c38:	f7ff fc50 	bl	80034dc <__swsetup_r>
 8003c3c:	b1c0      	cbz	r0, 8003c70 <_vfiprintf_r+0x78>
 8003c3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c40:	07dc      	lsls	r4, r3, #31
 8003c42:	d50e      	bpl.n	8003c62 <_vfiprintf_r+0x6a>
 8003c44:	f04f 30ff 	mov.w	r0, #4294967295
 8003c48:	b01d      	add	sp, #116	; 0x74
 8003c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c4e:	4b7b      	ldr	r3, [pc, #492]	; (8003e3c <_vfiprintf_r+0x244>)
 8003c50:	429d      	cmp	r5, r3
 8003c52:	d101      	bne.n	8003c58 <_vfiprintf_r+0x60>
 8003c54:	68b5      	ldr	r5, [r6, #8]
 8003c56:	e7df      	b.n	8003c18 <_vfiprintf_r+0x20>
 8003c58:	4b79      	ldr	r3, [pc, #484]	; (8003e40 <_vfiprintf_r+0x248>)
 8003c5a:	429d      	cmp	r5, r3
 8003c5c:	bf08      	it	eq
 8003c5e:	68f5      	ldreq	r5, [r6, #12]
 8003c60:	e7da      	b.n	8003c18 <_vfiprintf_r+0x20>
 8003c62:	89ab      	ldrh	r3, [r5, #12]
 8003c64:	0598      	lsls	r0, r3, #22
 8003c66:	d4ed      	bmi.n	8003c44 <_vfiprintf_r+0x4c>
 8003c68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c6a:	f7ff fe5a 	bl	8003922 <__retarget_lock_release_recursive>
 8003c6e:	e7e9      	b.n	8003c44 <_vfiprintf_r+0x4c>
 8003c70:	2300      	movs	r3, #0
 8003c72:	9309      	str	r3, [sp, #36]	; 0x24
 8003c74:	2320      	movs	r3, #32
 8003c76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003c7a:	2330      	movs	r3, #48	; 0x30
 8003c7c:	f04f 0901 	mov.w	r9, #1
 8003c80:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c84:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003e44 <_vfiprintf_r+0x24c>
 8003c88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003c8c:	4623      	mov	r3, r4
 8003c8e:	469a      	mov	sl, r3
 8003c90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c94:	b10a      	cbz	r2, 8003c9a <_vfiprintf_r+0xa2>
 8003c96:	2a25      	cmp	r2, #37	; 0x25
 8003c98:	d1f9      	bne.n	8003c8e <_vfiprintf_r+0x96>
 8003c9a:	ebba 0b04 	subs.w	fp, sl, r4
 8003c9e:	d00b      	beq.n	8003cb8 <_vfiprintf_r+0xc0>
 8003ca0:	465b      	mov	r3, fp
 8003ca2:	4622      	mov	r2, r4
 8003ca4:	4629      	mov	r1, r5
 8003ca6:	4630      	mov	r0, r6
 8003ca8:	f7ff ff93 	bl	8003bd2 <__sfputs_r>
 8003cac:	3001      	adds	r0, #1
 8003cae:	f000 80aa 	beq.w	8003e06 <_vfiprintf_r+0x20e>
 8003cb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003cb4:	445a      	add	r2, fp
 8003cb6:	9209      	str	r2, [sp, #36]	; 0x24
 8003cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 80a2 	beq.w	8003e06 <_vfiprintf_r+0x20e>
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003cc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ccc:	f10a 0a01 	add.w	sl, sl, #1
 8003cd0:	9304      	str	r3, [sp, #16]
 8003cd2:	9307      	str	r3, [sp, #28]
 8003cd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003cd8:	931a      	str	r3, [sp, #104]	; 0x68
 8003cda:	4654      	mov	r4, sl
 8003cdc:	2205      	movs	r2, #5
 8003cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ce2:	4858      	ldr	r0, [pc, #352]	; (8003e44 <_vfiprintf_r+0x24c>)
 8003ce4:	f000 faf8 	bl	80042d8 <memchr>
 8003ce8:	9a04      	ldr	r2, [sp, #16]
 8003cea:	b9d8      	cbnz	r0, 8003d24 <_vfiprintf_r+0x12c>
 8003cec:	06d1      	lsls	r1, r2, #27
 8003cee:	bf44      	itt	mi
 8003cf0:	2320      	movmi	r3, #32
 8003cf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003cf6:	0713      	lsls	r3, r2, #28
 8003cf8:	bf44      	itt	mi
 8003cfa:	232b      	movmi	r3, #43	; 0x2b
 8003cfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d00:	f89a 3000 	ldrb.w	r3, [sl]
 8003d04:	2b2a      	cmp	r3, #42	; 0x2a
 8003d06:	d015      	beq.n	8003d34 <_vfiprintf_r+0x13c>
 8003d08:	4654      	mov	r4, sl
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	f04f 0c0a 	mov.w	ip, #10
 8003d10:	9a07      	ldr	r2, [sp, #28]
 8003d12:	4621      	mov	r1, r4
 8003d14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d18:	3b30      	subs	r3, #48	; 0x30
 8003d1a:	2b09      	cmp	r3, #9
 8003d1c:	d94e      	bls.n	8003dbc <_vfiprintf_r+0x1c4>
 8003d1e:	b1b0      	cbz	r0, 8003d4e <_vfiprintf_r+0x156>
 8003d20:	9207      	str	r2, [sp, #28]
 8003d22:	e014      	b.n	8003d4e <_vfiprintf_r+0x156>
 8003d24:	eba0 0308 	sub.w	r3, r0, r8
 8003d28:	fa09 f303 	lsl.w	r3, r9, r3
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	46a2      	mov	sl, r4
 8003d30:	9304      	str	r3, [sp, #16]
 8003d32:	e7d2      	b.n	8003cda <_vfiprintf_r+0xe2>
 8003d34:	9b03      	ldr	r3, [sp, #12]
 8003d36:	1d19      	adds	r1, r3, #4
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	9103      	str	r1, [sp, #12]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	bfbb      	ittet	lt
 8003d40:	425b      	neglt	r3, r3
 8003d42:	f042 0202 	orrlt.w	r2, r2, #2
 8003d46:	9307      	strge	r3, [sp, #28]
 8003d48:	9307      	strlt	r3, [sp, #28]
 8003d4a:	bfb8      	it	lt
 8003d4c:	9204      	strlt	r2, [sp, #16]
 8003d4e:	7823      	ldrb	r3, [r4, #0]
 8003d50:	2b2e      	cmp	r3, #46	; 0x2e
 8003d52:	d10c      	bne.n	8003d6e <_vfiprintf_r+0x176>
 8003d54:	7863      	ldrb	r3, [r4, #1]
 8003d56:	2b2a      	cmp	r3, #42	; 0x2a
 8003d58:	d135      	bne.n	8003dc6 <_vfiprintf_r+0x1ce>
 8003d5a:	9b03      	ldr	r3, [sp, #12]
 8003d5c:	3402      	adds	r4, #2
 8003d5e:	1d1a      	adds	r2, r3, #4
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	9203      	str	r2, [sp, #12]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bfb8      	it	lt
 8003d68:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d6c:	9305      	str	r3, [sp, #20]
 8003d6e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003e48 <_vfiprintf_r+0x250>
 8003d72:	2203      	movs	r2, #3
 8003d74:	4650      	mov	r0, sl
 8003d76:	7821      	ldrb	r1, [r4, #0]
 8003d78:	f000 faae 	bl	80042d8 <memchr>
 8003d7c:	b140      	cbz	r0, 8003d90 <_vfiprintf_r+0x198>
 8003d7e:	2340      	movs	r3, #64	; 0x40
 8003d80:	eba0 000a 	sub.w	r0, r0, sl
 8003d84:	fa03 f000 	lsl.w	r0, r3, r0
 8003d88:	9b04      	ldr	r3, [sp, #16]
 8003d8a:	3401      	adds	r4, #1
 8003d8c:	4303      	orrs	r3, r0
 8003d8e:	9304      	str	r3, [sp, #16]
 8003d90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d94:	2206      	movs	r2, #6
 8003d96:	482d      	ldr	r0, [pc, #180]	; (8003e4c <_vfiprintf_r+0x254>)
 8003d98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003d9c:	f000 fa9c 	bl	80042d8 <memchr>
 8003da0:	2800      	cmp	r0, #0
 8003da2:	d03f      	beq.n	8003e24 <_vfiprintf_r+0x22c>
 8003da4:	4b2a      	ldr	r3, [pc, #168]	; (8003e50 <_vfiprintf_r+0x258>)
 8003da6:	bb1b      	cbnz	r3, 8003df0 <_vfiprintf_r+0x1f8>
 8003da8:	9b03      	ldr	r3, [sp, #12]
 8003daa:	3307      	adds	r3, #7
 8003dac:	f023 0307 	bic.w	r3, r3, #7
 8003db0:	3308      	adds	r3, #8
 8003db2:	9303      	str	r3, [sp, #12]
 8003db4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003db6:	443b      	add	r3, r7
 8003db8:	9309      	str	r3, [sp, #36]	; 0x24
 8003dba:	e767      	b.n	8003c8c <_vfiprintf_r+0x94>
 8003dbc:	460c      	mov	r4, r1
 8003dbe:	2001      	movs	r0, #1
 8003dc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8003dc4:	e7a5      	b.n	8003d12 <_vfiprintf_r+0x11a>
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	f04f 0c0a 	mov.w	ip, #10
 8003dcc:	4619      	mov	r1, r3
 8003dce:	3401      	adds	r4, #1
 8003dd0:	9305      	str	r3, [sp, #20]
 8003dd2:	4620      	mov	r0, r4
 8003dd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003dd8:	3a30      	subs	r2, #48	; 0x30
 8003dda:	2a09      	cmp	r2, #9
 8003ddc:	d903      	bls.n	8003de6 <_vfiprintf_r+0x1ee>
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d0c5      	beq.n	8003d6e <_vfiprintf_r+0x176>
 8003de2:	9105      	str	r1, [sp, #20]
 8003de4:	e7c3      	b.n	8003d6e <_vfiprintf_r+0x176>
 8003de6:	4604      	mov	r4, r0
 8003de8:	2301      	movs	r3, #1
 8003dea:	fb0c 2101 	mla	r1, ip, r1, r2
 8003dee:	e7f0      	b.n	8003dd2 <_vfiprintf_r+0x1da>
 8003df0:	ab03      	add	r3, sp, #12
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	462a      	mov	r2, r5
 8003df6:	4630      	mov	r0, r6
 8003df8:	4b16      	ldr	r3, [pc, #88]	; (8003e54 <_vfiprintf_r+0x25c>)
 8003dfa:	a904      	add	r1, sp, #16
 8003dfc:	f3af 8000 	nop.w
 8003e00:	4607      	mov	r7, r0
 8003e02:	1c78      	adds	r0, r7, #1
 8003e04:	d1d6      	bne.n	8003db4 <_vfiprintf_r+0x1bc>
 8003e06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e08:	07d9      	lsls	r1, r3, #31
 8003e0a:	d405      	bmi.n	8003e18 <_vfiprintf_r+0x220>
 8003e0c:	89ab      	ldrh	r3, [r5, #12]
 8003e0e:	059a      	lsls	r2, r3, #22
 8003e10:	d402      	bmi.n	8003e18 <_vfiprintf_r+0x220>
 8003e12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e14:	f7ff fd85 	bl	8003922 <__retarget_lock_release_recursive>
 8003e18:	89ab      	ldrh	r3, [r5, #12]
 8003e1a:	065b      	lsls	r3, r3, #25
 8003e1c:	f53f af12 	bmi.w	8003c44 <_vfiprintf_r+0x4c>
 8003e20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e22:	e711      	b.n	8003c48 <_vfiprintf_r+0x50>
 8003e24:	ab03      	add	r3, sp, #12
 8003e26:	9300      	str	r3, [sp, #0]
 8003e28:	462a      	mov	r2, r5
 8003e2a:	4630      	mov	r0, r6
 8003e2c:	4b09      	ldr	r3, [pc, #36]	; (8003e54 <_vfiprintf_r+0x25c>)
 8003e2e:	a904      	add	r1, sp, #16
 8003e30:	f000 f882 	bl	8003f38 <_printf_i>
 8003e34:	e7e4      	b.n	8003e00 <_vfiprintf_r+0x208>
 8003e36:	bf00      	nop
 8003e38:	080043b0 	.word	0x080043b0
 8003e3c:	080043d0 	.word	0x080043d0
 8003e40:	08004390 	.word	0x08004390
 8003e44:	080043f0 	.word	0x080043f0
 8003e48:	080043f6 	.word	0x080043f6
 8003e4c:	080043fa 	.word	0x080043fa
 8003e50:	00000000 	.word	0x00000000
 8003e54:	08003bd3 	.word	0x08003bd3

08003e58 <_printf_common>:
 8003e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e5c:	4616      	mov	r6, r2
 8003e5e:	4699      	mov	r9, r3
 8003e60:	688a      	ldr	r2, [r1, #8]
 8003e62:	690b      	ldr	r3, [r1, #16]
 8003e64:	4607      	mov	r7, r0
 8003e66:	4293      	cmp	r3, r2
 8003e68:	bfb8      	it	lt
 8003e6a:	4613      	movlt	r3, r2
 8003e6c:	6033      	str	r3, [r6, #0]
 8003e6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e72:	460c      	mov	r4, r1
 8003e74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e78:	b10a      	cbz	r2, 8003e7e <_printf_common+0x26>
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	6033      	str	r3, [r6, #0]
 8003e7e:	6823      	ldr	r3, [r4, #0]
 8003e80:	0699      	lsls	r1, r3, #26
 8003e82:	bf42      	ittt	mi
 8003e84:	6833      	ldrmi	r3, [r6, #0]
 8003e86:	3302      	addmi	r3, #2
 8003e88:	6033      	strmi	r3, [r6, #0]
 8003e8a:	6825      	ldr	r5, [r4, #0]
 8003e8c:	f015 0506 	ands.w	r5, r5, #6
 8003e90:	d106      	bne.n	8003ea0 <_printf_common+0x48>
 8003e92:	f104 0a19 	add.w	sl, r4, #25
 8003e96:	68e3      	ldr	r3, [r4, #12]
 8003e98:	6832      	ldr	r2, [r6, #0]
 8003e9a:	1a9b      	subs	r3, r3, r2
 8003e9c:	42ab      	cmp	r3, r5
 8003e9e:	dc28      	bgt.n	8003ef2 <_printf_common+0x9a>
 8003ea0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ea4:	1e13      	subs	r3, r2, #0
 8003ea6:	6822      	ldr	r2, [r4, #0]
 8003ea8:	bf18      	it	ne
 8003eaa:	2301      	movne	r3, #1
 8003eac:	0692      	lsls	r2, r2, #26
 8003eae:	d42d      	bmi.n	8003f0c <_printf_common+0xb4>
 8003eb0:	4649      	mov	r1, r9
 8003eb2:	4638      	mov	r0, r7
 8003eb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003eb8:	47c0      	blx	r8
 8003eba:	3001      	adds	r0, #1
 8003ebc:	d020      	beq.n	8003f00 <_printf_common+0xa8>
 8003ebe:	6823      	ldr	r3, [r4, #0]
 8003ec0:	68e5      	ldr	r5, [r4, #12]
 8003ec2:	f003 0306 	and.w	r3, r3, #6
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	bf18      	it	ne
 8003eca:	2500      	movne	r5, #0
 8003ecc:	6832      	ldr	r2, [r6, #0]
 8003ece:	f04f 0600 	mov.w	r6, #0
 8003ed2:	68a3      	ldr	r3, [r4, #8]
 8003ed4:	bf08      	it	eq
 8003ed6:	1aad      	subeq	r5, r5, r2
 8003ed8:	6922      	ldr	r2, [r4, #16]
 8003eda:	bf08      	it	eq
 8003edc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	bfc4      	itt	gt
 8003ee4:	1a9b      	subgt	r3, r3, r2
 8003ee6:	18ed      	addgt	r5, r5, r3
 8003ee8:	341a      	adds	r4, #26
 8003eea:	42b5      	cmp	r5, r6
 8003eec:	d11a      	bne.n	8003f24 <_printf_common+0xcc>
 8003eee:	2000      	movs	r0, #0
 8003ef0:	e008      	b.n	8003f04 <_printf_common+0xac>
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	4652      	mov	r2, sl
 8003ef6:	4649      	mov	r1, r9
 8003ef8:	4638      	mov	r0, r7
 8003efa:	47c0      	blx	r8
 8003efc:	3001      	adds	r0, #1
 8003efe:	d103      	bne.n	8003f08 <_printf_common+0xb0>
 8003f00:	f04f 30ff 	mov.w	r0, #4294967295
 8003f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f08:	3501      	adds	r5, #1
 8003f0a:	e7c4      	b.n	8003e96 <_printf_common+0x3e>
 8003f0c:	2030      	movs	r0, #48	; 0x30
 8003f0e:	18e1      	adds	r1, r4, r3
 8003f10:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f14:	1c5a      	adds	r2, r3, #1
 8003f16:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f1a:	4422      	add	r2, r4
 8003f1c:	3302      	adds	r3, #2
 8003f1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f22:	e7c5      	b.n	8003eb0 <_printf_common+0x58>
 8003f24:	2301      	movs	r3, #1
 8003f26:	4622      	mov	r2, r4
 8003f28:	4649      	mov	r1, r9
 8003f2a:	4638      	mov	r0, r7
 8003f2c:	47c0      	blx	r8
 8003f2e:	3001      	adds	r0, #1
 8003f30:	d0e6      	beq.n	8003f00 <_printf_common+0xa8>
 8003f32:	3601      	adds	r6, #1
 8003f34:	e7d9      	b.n	8003eea <_printf_common+0x92>
	...

08003f38 <_printf_i>:
 8003f38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f3c:	7e0f      	ldrb	r7, [r1, #24]
 8003f3e:	4691      	mov	r9, r2
 8003f40:	2f78      	cmp	r7, #120	; 0x78
 8003f42:	4680      	mov	r8, r0
 8003f44:	460c      	mov	r4, r1
 8003f46:	469a      	mov	sl, r3
 8003f48:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003f4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003f4e:	d807      	bhi.n	8003f60 <_printf_i+0x28>
 8003f50:	2f62      	cmp	r7, #98	; 0x62
 8003f52:	d80a      	bhi.n	8003f6a <_printf_i+0x32>
 8003f54:	2f00      	cmp	r7, #0
 8003f56:	f000 80d9 	beq.w	800410c <_printf_i+0x1d4>
 8003f5a:	2f58      	cmp	r7, #88	; 0x58
 8003f5c:	f000 80a4 	beq.w	80040a8 <_printf_i+0x170>
 8003f60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f68:	e03a      	b.n	8003fe0 <_printf_i+0xa8>
 8003f6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f6e:	2b15      	cmp	r3, #21
 8003f70:	d8f6      	bhi.n	8003f60 <_printf_i+0x28>
 8003f72:	a101      	add	r1, pc, #4	; (adr r1, 8003f78 <_printf_i+0x40>)
 8003f74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f78:	08003fd1 	.word	0x08003fd1
 8003f7c:	08003fe5 	.word	0x08003fe5
 8003f80:	08003f61 	.word	0x08003f61
 8003f84:	08003f61 	.word	0x08003f61
 8003f88:	08003f61 	.word	0x08003f61
 8003f8c:	08003f61 	.word	0x08003f61
 8003f90:	08003fe5 	.word	0x08003fe5
 8003f94:	08003f61 	.word	0x08003f61
 8003f98:	08003f61 	.word	0x08003f61
 8003f9c:	08003f61 	.word	0x08003f61
 8003fa0:	08003f61 	.word	0x08003f61
 8003fa4:	080040f3 	.word	0x080040f3
 8003fa8:	08004015 	.word	0x08004015
 8003fac:	080040d5 	.word	0x080040d5
 8003fb0:	08003f61 	.word	0x08003f61
 8003fb4:	08003f61 	.word	0x08003f61
 8003fb8:	08004115 	.word	0x08004115
 8003fbc:	08003f61 	.word	0x08003f61
 8003fc0:	08004015 	.word	0x08004015
 8003fc4:	08003f61 	.word	0x08003f61
 8003fc8:	08003f61 	.word	0x08003f61
 8003fcc:	080040dd 	.word	0x080040dd
 8003fd0:	682b      	ldr	r3, [r5, #0]
 8003fd2:	1d1a      	adds	r2, r3, #4
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	602a      	str	r2, [r5, #0]
 8003fd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e0a4      	b.n	800412e <_printf_i+0x1f6>
 8003fe4:	6820      	ldr	r0, [r4, #0]
 8003fe6:	6829      	ldr	r1, [r5, #0]
 8003fe8:	0606      	lsls	r6, r0, #24
 8003fea:	f101 0304 	add.w	r3, r1, #4
 8003fee:	d50a      	bpl.n	8004006 <_printf_i+0xce>
 8003ff0:	680e      	ldr	r6, [r1, #0]
 8003ff2:	602b      	str	r3, [r5, #0]
 8003ff4:	2e00      	cmp	r6, #0
 8003ff6:	da03      	bge.n	8004000 <_printf_i+0xc8>
 8003ff8:	232d      	movs	r3, #45	; 0x2d
 8003ffa:	4276      	negs	r6, r6
 8003ffc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004000:	230a      	movs	r3, #10
 8004002:	485e      	ldr	r0, [pc, #376]	; (800417c <_printf_i+0x244>)
 8004004:	e019      	b.n	800403a <_printf_i+0x102>
 8004006:	680e      	ldr	r6, [r1, #0]
 8004008:	f010 0f40 	tst.w	r0, #64	; 0x40
 800400c:	602b      	str	r3, [r5, #0]
 800400e:	bf18      	it	ne
 8004010:	b236      	sxthne	r6, r6
 8004012:	e7ef      	b.n	8003ff4 <_printf_i+0xbc>
 8004014:	682b      	ldr	r3, [r5, #0]
 8004016:	6820      	ldr	r0, [r4, #0]
 8004018:	1d19      	adds	r1, r3, #4
 800401a:	6029      	str	r1, [r5, #0]
 800401c:	0601      	lsls	r1, r0, #24
 800401e:	d501      	bpl.n	8004024 <_printf_i+0xec>
 8004020:	681e      	ldr	r6, [r3, #0]
 8004022:	e002      	b.n	800402a <_printf_i+0xf2>
 8004024:	0646      	lsls	r6, r0, #25
 8004026:	d5fb      	bpl.n	8004020 <_printf_i+0xe8>
 8004028:	881e      	ldrh	r6, [r3, #0]
 800402a:	2f6f      	cmp	r7, #111	; 0x6f
 800402c:	bf0c      	ite	eq
 800402e:	2308      	moveq	r3, #8
 8004030:	230a      	movne	r3, #10
 8004032:	4852      	ldr	r0, [pc, #328]	; (800417c <_printf_i+0x244>)
 8004034:	2100      	movs	r1, #0
 8004036:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800403a:	6865      	ldr	r5, [r4, #4]
 800403c:	2d00      	cmp	r5, #0
 800403e:	bfa8      	it	ge
 8004040:	6821      	ldrge	r1, [r4, #0]
 8004042:	60a5      	str	r5, [r4, #8]
 8004044:	bfa4      	itt	ge
 8004046:	f021 0104 	bicge.w	r1, r1, #4
 800404a:	6021      	strge	r1, [r4, #0]
 800404c:	b90e      	cbnz	r6, 8004052 <_printf_i+0x11a>
 800404e:	2d00      	cmp	r5, #0
 8004050:	d04d      	beq.n	80040ee <_printf_i+0x1b6>
 8004052:	4615      	mov	r5, r2
 8004054:	fbb6 f1f3 	udiv	r1, r6, r3
 8004058:	fb03 6711 	mls	r7, r3, r1, r6
 800405c:	5dc7      	ldrb	r7, [r0, r7]
 800405e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004062:	4637      	mov	r7, r6
 8004064:	42bb      	cmp	r3, r7
 8004066:	460e      	mov	r6, r1
 8004068:	d9f4      	bls.n	8004054 <_printf_i+0x11c>
 800406a:	2b08      	cmp	r3, #8
 800406c:	d10b      	bne.n	8004086 <_printf_i+0x14e>
 800406e:	6823      	ldr	r3, [r4, #0]
 8004070:	07de      	lsls	r6, r3, #31
 8004072:	d508      	bpl.n	8004086 <_printf_i+0x14e>
 8004074:	6923      	ldr	r3, [r4, #16]
 8004076:	6861      	ldr	r1, [r4, #4]
 8004078:	4299      	cmp	r1, r3
 800407a:	bfde      	ittt	le
 800407c:	2330      	movle	r3, #48	; 0x30
 800407e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004082:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004086:	1b52      	subs	r2, r2, r5
 8004088:	6122      	str	r2, [r4, #16]
 800408a:	464b      	mov	r3, r9
 800408c:	4621      	mov	r1, r4
 800408e:	4640      	mov	r0, r8
 8004090:	f8cd a000 	str.w	sl, [sp]
 8004094:	aa03      	add	r2, sp, #12
 8004096:	f7ff fedf 	bl	8003e58 <_printf_common>
 800409a:	3001      	adds	r0, #1
 800409c:	d14c      	bne.n	8004138 <_printf_i+0x200>
 800409e:	f04f 30ff 	mov.w	r0, #4294967295
 80040a2:	b004      	add	sp, #16
 80040a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040a8:	4834      	ldr	r0, [pc, #208]	; (800417c <_printf_i+0x244>)
 80040aa:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80040ae:	6829      	ldr	r1, [r5, #0]
 80040b0:	6823      	ldr	r3, [r4, #0]
 80040b2:	f851 6b04 	ldr.w	r6, [r1], #4
 80040b6:	6029      	str	r1, [r5, #0]
 80040b8:	061d      	lsls	r5, r3, #24
 80040ba:	d514      	bpl.n	80040e6 <_printf_i+0x1ae>
 80040bc:	07df      	lsls	r7, r3, #31
 80040be:	bf44      	itt	mi
 80040c0:	f043 0320 	orrmi.w	r3, r3, #32
 80040c4:	6023      	strmi	r3, [r4, #0]
 80040c6:	b91e      	cbnz	r6, 80040d0 <_printf_i+0x198>
 80040c8:	6823      	ldr	r3, [r4, #0]
 80040ca:	f023 0320 	bic.w	r3, r3, #32
 80040ce:	6023      	str	r3, [r4, #0]
 80040d0:	2310      	movs	r3, #16
 80040d2:	e7af      	b.n	8004034 <_printf_i+0xfc>
 80040d4:	6823      	ldr	r3, [r4, #0]
 80040d6:	f043 0320 	orr.w	r3, r3, #32
 80040da:	6023      	str	r3, [r4, #0]
 80040dc:	2378      	movs	r3, #120	; 0x78
 80040de:	4828      	ldr	r0, [pc, #160]	; (8004180 <_printf_i+0x248>)
 80040e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80040e4:	e7e3      	b.n	80040ae <_printf_i+0x176>
 80040e6:	0659      	lsls	r1, r3, #25
 80040e8:	bf48      	it	mi
 80040ea:	b2b6      	uxthmi	r6, r6
 80040ec:	e7e6      	b.n	80040bc <_printf_i+0x184>
 80040ee:	4615      	mov	r5, r2
 80040f0:	e7bb      	b.n	800406a <_printf_i+0x132>
 80040f2:	682b      	ldr	r3, [r5, #0]
 80040f4:	6826      	ldr	r6, [r4, #0]
 80040f6:	1d18      	adds	r0, r3, #4
 80040f8:	6961      	ldr	r1, [r4, #20]
 80040fa:	6028      	str	r0, [r5, #0]
 80040fc:	0635      	lsls	r5, r6, #24
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	d501      	bpl.n	8004106 <_printf_i+0x1ce>
 8004102:	6019      	str	r1, [r3, #0]
 8004104:	e002      	b.n	800410c <_printf_i+0x1d4>
 8004106:	0670      	lsls	r0, r6, #25
 8004108:	d5fb      	bpl.n	8004102 <_printf_i+0x1ca>
 800410a:	8019      	strh	r1, [r3, #0]
 800410c:	2300      	movs	r3, #0
 800410e:	4615      	mov	r5, r2
 8004110:	6123      	str	r3, [r4, #16]
 8004112:	e7ba      	b.n	800408a <_printf_i+0x152>
 8004114:	682b      	ldr	r3, [r5, #0]
 8004116:	2100      	movs	r1, #0
 8004118:	1d1a      	adds	r2, r3, #4
 800411a:	602a      	str	r2, [r5, #0]
 800411c:	681d      	ldr	r5, [r3, #0]
 800411e:	6862      	ldr	r2, [r4, #4]
 8004120:	4628      	mov	r0, r5
 8004122:	f000 f8d9 	bl	80042d8 <memchr>
 8004126:	b108      	cbz	r0, 800412c <_printf_i+0x1f4>
 8004128:	1b40      	subs	r0, r0, r5
 800412a:	6060      	str	r0, [r4, #4]
 800412c:	6863      	ldr	r3, [r4, #4]
 800412e:	6123      	str	r3, [r4, #16]
 8004130:	2300      	movs	r3, #0
 8004132:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004136:	e7a8      	b.n	800408a <_printf_i+0x152>
 8004138:	462a      	mov	r2, r5
 800413a:	4649      	mov	r1, r9
 800413c:	4640      	mov	r0, r8
 800413e:	6923      	ldr	r3, [r4, #16]
 8004140:	47d0      	blx	sl
 8004142:	3001      	adds	r0, #1
 8004144:	d0ab      	beq.n	800409e <_printf_i+0x166>
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	079b      	lsls	r3, r3, #30
 800414a:	d413      	bmi.n	8004174 <_printf_i+0x23c>
 800414c:	68e0      	ldr	r0, [r4, #12]
 800414e:	9b03      	ldr	r3, [sp, #12]
 8004150:	4298      	cmp	r0, r3
 8004152:	bfb8      	it	lt
 8004154:	4618      	movlt	r0, r3
 8004156:	e7a4      	b.n	80040a2 <_printf_i+0x16a>
 8004158:	2301      	movs	r3, #1
 800415a:	4632      	mov	r2, r6
 800415c:	4649      	mov	r1, r9
 800415e:	4640      	mov	r0, r8
 8004160:	47d0      	blx	sl
 8004162:	3001      	adds	r0, #1
 8004164:	d09b      	beq.n	800409e <_printf_i+0x166>
 8004166:	3501      	adds	r5, #1
 8004168:	68e3      	ldr	r3, [r4, #12]
 800416a:	9903      	ldr	r1, [sp, #12]
 800416c:	1a5b      	subs	r3, r3, r1
 800416e:	42ab      	cmp	r3, r5
 8004170:	dcf2      	bgt.n	8004158 <_printf_i+0x220>
 8004172:	e7eb      	b.n	800414c <_printf_i+0x214>
 8004174:	2500      	movs	r5, #0
 8004176:	f104 0619 	add.w	r6, r4, #25
 800417a:	e7f5      	b.n	8004168 <_printf_i+0x230>
 800417c:	08004401 	.word	0x08004401
 8004180:	08004412 	.word	0x08004412

08004184 <_sbrk_r>:
 8004184:	b538      	push	{r3, r4, r5, lr}
 8004186:	2300      	movs	r3, #0
 8004188:	4d05      	ldr	r5, [pc, #20]	; (80041a0 <_sbrk_r+0x1c>)
 800418a:	4604      	mov	r4, r0
 800418c:	4608      	mov	r0, r1
 800418e:	602b      	str	r3, [r5, #0]
 8004190:	f7fd f818 	bl	80011c4 <_sbrk>
 8004194:	1c43      	adds	r3, r0, #1
 8004196:	d102      	bne.n	800419e <_sbrk_r+0x1a>
 8004198:	682b      	ldr	r3, [r5, #0]
 800419a:	b103      	cbz	r3, 800419e <_sbrk_r+0x1a>
 800419c:	6023      	str	r3, [r4, #0]
 800419e:	bd38      	pop	{r3, r4, r5, pc}
 80041a0:	200001e8 	.word	0x200001e8

080041a4 <__sread>:
 80041a4:	b510      	push	{r4, lr}
 80041a6:	460c      	mov	r4, r1
 80041a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041ac:	f000 f8ae 	bl	800430c <_read_r>
 80041b0:	2800      	cmp	r0, #0
 80041b2:	bfab      	itete	ge
 80041b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80041b6:	89a3      	ldrhlt	r3, [r4, #12]
 80041b8:	181b      	addge	r3, r3, r0
 80041ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80041be:	bfac      	ite	ge
 80041c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80041c2:	81a3      	strhlt	r3, [r4, #12]
 80041c4:	bd10      	pop	{r4, pc}

080041c6 <__swrite>:
 80041c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041ca:	461f      	mov	r7, r3
 80041cc:	898b      	ldrh	r3, [r1, #12]
 80041ce:	4605      	mov	r5, r0
 80041d0:	05db      	lsls	r3, r3, #23
 80041d2:	460c      	mov	r4, r1
 80041d4:	4616      	mov	r6, r2
 80041d6:	d505      	bpl.n	80041e4 <__swrite+0x1e>
 80041d8:	2302      	movs	r3, #2
 80041da:	2200      	movs	r2, #0
 80041dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041e0:	f000 f868 	bl	80042b4 <_lseek_r>
 80041e4:	89a3      	ldrh	r3, [r4, #12]
 80041e6:	4632      	mov	r2, r6
 80041e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041ec:	81a3      	strh	r3, [r4, #12]
 80041ee:	4628      	mov	r0, r5
 80041f0:	463b      	mov	r3, r7
 80041f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80041f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041fa:	f000 b817 	b.w	800422c <_write_r>

080041fe <__sseek>:
 80041fe:	b510      	push	{r4, lr}
 8004200:	460c      	mov	r4, r1
 8004202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004206:	f000 f855 	bl	80042b4 <_lseek_r>
 800420a:	1c43      	adds	r3, r0, #1
 800420c:	89a3      	ldrh	r3, [r4, #12]
 800420e:	bf15      	itete	ne
 8004210:	6560      	strne	r0, [r4, #84]	; 0x54
 8004212:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004216:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800421a:	81a3      	strheq	r3, [r4, #12]
 800421c:	bf18      	it	ne
 800421e:	81a3      	strhne	r3, [r4, #12]
 8004220:	bd10      	pop	{r4, pc}

08004222 <__sclose>:
 8004222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004226:	f000 b813 	b.w	8004250 <_close_r>
	...

0800422c <_write_r>:
 800422c:	b538      	push	{r3, r4, r5, lr}
 800422e:	4604      	mov	r4, r0
 8004230:	4608      	mov	r0, r1
 8004232:	4611      	mov	r1, r2
 8004234:	2200      	movs	r2, #0
 8004236:	4d05      	ldr	r5, [pc, #20]	; (800424c <_write_r+0x20>)
 8004238:	602a      	str	r2, [r5, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	f7fc f960 	bl	8000500 <_write>
 8004240:	1c43      	adds	r3, r0, #1
 8004242:	d102      	bne.n	800424a <_write_r+0x1e>
 8004244:	682b      	ldr	r3, [r5, #0]
 8004246:	b103      	cbz	r3, 800424a <_write_r+0x1e>
 8004248:	6023      	str	r3, [r4, #0]
 800424a:	bd38      	pop	{r3, r4, r5, pc}
 800424c:	200001e8 	.word	0x200001e8

08004250 <_close_r>:
 8004250:	b538      	push	{r3, r4, r5, lr}
 8004252:	2300      	movs	r3, #0
 8004254:	4d05      	ldr	r5, [pc, #20]	; (800426c <_close_r+0x1c>)
 8004256:	4604      	mov	r4, r0
 8004258:	4608      	mov	r0, r1
 800425a:	602b      	str	r3, [r5, #0]
 800425c:	f7fc ff82 	bl	8001164 <_close>
 8004260:	1c43      	adds	r3, r0, #1
 8004262:	d102      	bne.n	800426a <_close_r+0x1a>
 8004264:	682b      	ldr	r3, [r5, #0]
 8004266:	b103      	cbz	r3, 800426a <_close_r+0x1a>
 8004268:	6023      	str	r3, [r4, #0]
 800426a:	bd38      	pop	{r3, r4, r5, pc}
 800426c:	200001e8 	.word	0x200001e8

08004270 <_fstat_r>:
 8004270:	b538      	push	{r3, r4, r5, lr}
 8004272:	2300      	movs	r3, #0
 8004274:	4d06      	ldr	r5, [pc, #24]	; (8004290 <_fstat_r+0x20>)
 8004276:	4604      	mov	r4, r0
 8004278:	4608      	mov	r0, r1
 800427a:	4611      	mov	r1, r2
 800427c:	602b      	str	r3, [r5, #0]
 800427e:	f7fc ff7c 	bl	800117a <_fstat>
 8004282:	1c43      	adds	r3, r0, #1
 8004284:	d102      	bne.n	800428c <_fstat_r+0x1c>
 8004286:	682b      	ldr	r3, [r5, #0]
 8004288:	b103      	cbz	r3, 800428c <_fstat_r+0x1c>
 800428a:	6023      	str	r3, [r4, #0]
 800428c:	bd38      	pop	{r3, r4, r5, pc}
 800428e:	bf00      	nop
 8004290:	200001e8 	.word	0x200001e8

08004294 <_isatty_r>:
 8004294:	b538      	push	{r3, r4, r5, lr}
 8004296:	2300      	movs	r3, #0
 8004298:	4d05      	ldr	r5, [pc, #20]	; (80042b0 <_isatty_r+0x1c>)
 800429a:	4604      	mov	r4, r0
 800429c:	4608      	mov	r0, r1
 800429e:	602b      	str	r3, [r5, #0]
 80042a0:	f7fc ff7a 	bl	8001198 <_isatty>
 80042a4:	1c43      	adds	r3, r0, #1
 80042a6:	d102      	bne.n	80042ae <_isatty_r+0x1a>
 80042a8:	682b      	ldr	r3, [r5, #0]
 80042aa:	b103      	cbz	r3, 80042ae <_isatty_r+0x1a>
 80042ac:	6023      	str	r3, [r4, #0]
 80042ae:	bd38      	pop	{r3, r4, r5, pc}
 80042b0:	200001e8 	.word	0x200001e8

080042b4 <_lseek_r>:
 80042b4:	b538      	push	{r3, r4, r5, lr}
 80042b6:	4604      	mov	r4, r0
 80042b8:	4608      	mov	r0, r1
 80042ba:	4611      	mov	r1, r2
 80042bc:	2200      	movs	r2, #0
 80042be:	4d05      	ldr	r5, [pc, #20]	; (80042d4 <_lseek_r+0x20>)
 80042c0:	602a      	str	r2, [r5, #0]
 80042c2:	461a      	mov	r2, r3
 80042c4:	f7fc ff72 	bl	80011ac <_lseek>
 80042c8:	1c43      	adds	r3, r0, #1
 80042ca:	d102      	bne.n	80042d2 <_lseek_r+0x1e>
 80042cc:	682b      	ldr	r3, [r5, #0]
 80042ce:	b103      	cbz	r3, 80042d2 <_lseek_r+0x1e>
 80042d0:	6023      	str	r3, [r4, #0]
 80042d2:	bd38      	pop	{r3, r4, r5, pc}
 80042d4:	200001e8 	.word	0x200001e8

080042d8 <memchr>:
 80042d8:	4603      	mov	r3, r0
 80042da:	b510      	push	{r4, lr}
 80042dc:	b2c9      	uxtb	r1, r1
 80042de:	4402      	add	r2, r0
 80042e0:	4293      	cmp	r3, r2
 80042e2:	4618      	mov	r0, r3
 80042e4:	d101      	bne.n	80042ea <memchr+0x12>
 80042e6:	2000      	movs	r0, #0
 80042e8:	e003      	b.n	80042f2 <memchr+0x1a>
 80042ea:	7804      	ldrb	r4, [r0, #0]
 80042ec:	3301      	adds	r3, #1
 80042ee:	428c      	cmp	r4, r1
 80042f0:	d1f6      	bne.n	80042e0 <memchr+0x8>
 80042f2:	bd10      	pop	{r4, pc}

080042f4 <__malloc_lock>:
 80042f4:	4801      	ldr	r0, [pc, #4]	; (80042fc <__malloc_lock+0x8>)
 80042f6:	f7ff bb13 	b.w	8003920 <__retarget_lock_acquire_recursive>
 80042fa:	bf00      	nop
 80042fc:	200001dc 	.word	0x200001dc

08004300 <__malloc_unlock>:
 8004300:	4801      	ldr	r0, [pc, #4]	; (8004308 <__malloc_unlock+0x8>)
 8004302:	f7ff bb0e 	b.w	8003922 <__retarget_lock_release_recursive>
 8004306:	bf00      	nop
 8004308:	200001dc 	.word	0x200001dc

0800430c <_read_r>:
 800430c:	b538      	push	{r3, r4, r5, lr}
 800430e:	4604      	mov	r4, r0
 8004310:	4608      	mov	r0, r1
 8004312:	4611      	mov	r1, r2
 8004314:	2200      	movs	r2, #0
 8004316:	4d05      	ldr	r5, [pc, #20]	; (800432c <_read_r+0x20>)
 8004318:	602a      	str	r2, [r5, #0]
 800431a:	461a      	mov	r2, r3
 800431c:	f7fc ff05 	bl	800112a <_read>
 8004320:	1c43      	adds	r3, r0, #1
 8004322:	d102      	bne.n	800432a <_read_r+0x1e>
 8004324:	682b      	ldr	r3, [r5, #0]
 8004326:	b103      	cbz	r3, 800432a <_read_r+0x1e>
 8004328:	6023      	str	r3, [r4, #0]
 800432a:	bd38      	pop	{r3, r4, r5, pc}
 800432c:	200001e8 	.word	0x200001e8

08004330 <_init>:
 8004330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004332:	bf00      	nop
 8004334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004336:	bc08      	pop	{r3}
 8004338:	469e      	mov	lr, r3
 800433a:	4770      	bx	lr

0800433c <_fini>:
 800433c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800433e:	bf00      	nop
 8004340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004342:	bc08      	pop	{r3}
 8004344:	469e      	mov	lr, r3
 8004346:	4770      	bx	lr
