Analysis & Synthesis report for RISC_FPGA
Fri May 30 16:14:47 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |RISC_FPGA|LCD_message:mess_01|mLCD_ST
 10. State Machine - |RISC_FPGA|LCD_message:mess_01|lcd_controller:u0|ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4
 19. Parameter Settings for User Entity Instance: LCD_message:mess_01
 20. Parameter Settings for User Entity Instance: LCD_message:mess_01|lcd_controller:u0
 21. Parameter Settings for Inferred Entity Instance: RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0
 22. altshift_taps Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "b2d_ssd:C5"
 24. Port Connectivity Checks: "choose_output:DUT2"
 25. Port Connectivity Checks: "RiscV_Datapath:DUT|Hazard_unit:comp23"
 26. Port Connectivity Checks: "RiscV_Datapath:DUT|mux4_1:comp22"
 27. Port Connectivity Checks: "RiscV_Datapath:DUT|mux4_1:comp14"
 28. Port Connectivity Checks: "RiscV_Datapath:DUT|mux4_1:comp13"
 29. Port Connectivity Checks: "RiscV_Datapath:DUT|Fetch_stage:comp1"
 30. Port Connectivity Checks: "RiscV_Datapath:DUT"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 30 16:14:47 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; RISC_FPGA                                      ;
; Top-level Entity Name              ; RISC_FPGA                                      ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 6,569                                          ;
;     Total combinational functions  ; 3,762                                          ;
;     Dedicated logic registers      ; 3,269                                          ;
; Total registers                    ; 3269                                           ;
; Total pins                         ; 98                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 90                                             ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; RISC_FPGA          ; RISC_FPGA          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-14        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; reset_delay.v                    ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/reset_delay.v             ;         ;
; LCD_message.v                    ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v             ;         ;
; LCD_controller.v                 ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_controller.v          ;         ;
; RiscV_Datapath.v                 ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v          ;         ;
; Register_File.v                  ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Register_File.v           ;         ;
; Program_Counter.v                ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Program_Counter.v         ;         ;
; PC_branch_adder.v                ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/PC_branch_adder.v         ;         ;
; PC_adder4.v                      ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/PC_adder4.v               ;         ;
; mux4_1.v                         ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/mux4_1.v                  ;         ;
; mux2_1.v                         ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/mux2_1.v                  ;         ;
; M_to_W_register.v                ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/M_to_W_register.v         ;         ;
; Instruction_Mem.v                ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v         ;         ;
; Hazard_unit.v                    ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Hazard_unit.v             ;         ;
; hazard_detect.v                  ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/hazard_detect.v           ;         ;
; generate_clk.v                   ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/generate_clk.v            ;         ;
; Fetch_stage.v                    ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v             ;         ;
; F_to_D_register.v                ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v         ;         ;
; extend.v                         ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/extend.v                  ;         ;
; E_to_M_register.v                ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/E_to_M_register.v         ;         ;
; def.v                            ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/def.v                     ;         ;
; Decode_stage.v                   ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v            ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v                ;         ;
; Data_Memory.v                    ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Data_Memory.v             ;         ;
; D_to_E_register.v                ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/D_to_E_register.v         ;         ;
; Control_Unit.v                   ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v            ;         ;
; choose_output.v                  ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v           ;         ;
; b2d_ssd.v                        ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/b2d_ssd.v                 ;         ;
; alu.v                            ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/alu.v                     ;         ;
; RISC_FPGA.v                      ; yes             ; User Verilog HDL File        ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v               ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/quatus_prime_fpga/quartus/libraries/megafunctions/altshift_taps.tdf ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quatus_prime_fpga/quartus/libraries/megafunctions/altdpram.inc      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/quatus_prime_fpga/quartus/libraries/megafunctions/lpm_counter.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/quatus_prime_fpga/quartus/libraries/megafunctions/lpm_compare.inc   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/quatus_prime_fpga/quartus/libraries/megafunctions/lpm_constant.inc  ;         ;
; db/shift_taps_akm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/shift_taps_akm.tdf     ;         ;
; db/altsyncram_p861.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/altsyncram_p861.tdf    ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/add_sub_24e.tdf        ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cntr_6pf.tdf           ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cmpr_ogc.tdf           ;         ;
; db/cntr_p8h.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cntr_p8h.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimated Total logic elements              ; 6,569                          ;
;                                             ;                                ;
; Total combinational functions               ; 3762                           ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 2835                           ;
;     -- 3 input functions                    ; 724                            ;
;     -- <=2 input functions                  ; 203                            ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 3503                           ;
;     -- arithmetic mode                      ; 259                            ;
;                                             ;                                ;
; Total registers                             ; 3269                           ;
;     -- Dedicated logic registers            ; 3269                           ;
;     -- I/O registers                        ; 0                              ;
;                                             ;                                ;
; I/O pins                                    ; 98                             ;
; Total memory bits                           ; 90                             ;
;                                             ;                                ;
; Embedded Multiplier 9-bit elements          ; 0                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; mux2_1_1bit:choose_clk|mux_out ;
; Maximum fan-out                             ; 3206                           ;
; Total fan-out                               ; 24195                          ;
; Average fan-out                             ; 3.33                           ;
+---------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Entity Name             ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |RISC_FPGA                                   ; 3762 (0)            ; 3269 (0)                  ; 90          ; 0            ; 0       ; 0         ; 98   ; 0            ; |RISC_FPGA                                                                                                                                  ; RISC_FPGA               ; work         ;
;    |LCD_message:mess_01|                     ; 19 (0)              ; 16 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|LCD_message:mess_01                                                                                                              ; LCD_message             ; work         ;
;       |lcd_controller:u0|                    ; 19 (19)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|LCD_message:mess_01|lcd_controller:u0                                                                                            ; lcd_controller          ; work         ;
;    |RiscV_Datapath:DUT|                      ; 3446 (1)            ; 3176 (0)                  ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT                                                                                                               ; RiscV_Datapath          ; work         ;
;       |D_to_E_register:comp9|                ; 431 (422)           ; 140 (134)                 ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9                                                                                         ; D_to_E_register         ; work         ;
;          |altshift_taps:PC_plus4E_rtl_0|     ; 9 (0)               ; 6 (0)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0                                                           ; altshift_taps           ; work         ;
;             |shift_taps_akm:auto_generated|  ; 9 (2)               ; 6 (3)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0|shift_taps_akm:auto_generated                             ; shift_taps_akm          ; work         ;
;                |altsyncram_p861:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4 ; altsyncram_p861         ; work         ;
;                |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1              ; cntr_6pf                ; work         ;
;                |cntr_p8h:cntr5|              ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0|shift_taps_akm:auto_generated|cntr_p8h:cntr5              ; cntr_p8h                ; work         ;
;       |Data_Memory:comp20|                   ; 1424 (1424)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Data_Memory:comp20                                                                                            ; Data_Memory             ; work         ;
;       |Decode_stage:comp3|                   ; 413 (0)             ; 728 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3                                                                                            ; Decode_stage            ; work         ;
;          |Control_Unit:comp6|                ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6                                                                         ; Control_Unit            ; work         ;
;          |Register_File:comp7|               ; 395 (395)           ; 728 (728)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7                                                                        ; Register_File           ; work         ;
;       |E_to_M_register:comp19|               ; 1 (1)               ; 75 (75)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|E_to_M_register:comp19                                                                                        ; E_to_M_register         ; work         ;
;       |F_to_D_register:comp2|                ; 72 (72)             ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|F_to_D_register:comp2                                                                                         ; F_to_D_register         ; work         ;
;       |Fetch_stage:comp1|                    ; 93 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1                                                                                             ; Fetch_stage             ; work         ;
;          |Instruction_Memory:comp3|          ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3                                                                    ; Instruction_Memory      ; work         ;
;          |PC_adder:comp2|                    ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|PC_adder:comp2                                                                              ; PC_adder                ; work         ;
;          |Program_Counter:comp1|             ; 2 (2)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|Program_Counter:comp1                                                                       ; Program_Counter         ; work         ;
;          |mux2_1:comp4|                      ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Fetch_stage:comp1|mux2_1:comp4                                                                                ; mux2_1                  ; work         ;
;       |Hazard_unit:comp23|                   ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|Hazard_unit:comp23                                                                                            ; Hazard_unit             ; work         ;
;       |M_to_W_register:comp21|               ; 0 (0)               ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|M_to_W_register:comp21                                                                                        ; M_to_W_register         ; work         ;
;       |PC_branch_adder:comp18|               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|PC_branch_adder:comp18                                                                                        ; PC_branch_adder         ; work         ;
;       |alu:comp15|                           ; 691 (691)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|alu:comp15                                                                                                    ; alu                     ; work         ;
;       |mux2_1:comp10|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|mux2_1:comp10                                                                                                 ; mux2_1                  ; work         ;
;       |mux2_1:comp11|                        ; 68 (68)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|mux2_1:comp11                                                                                                 ; mux2_1                  ; work         ;
;       |mux2_1:comp12|                        ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|mux2_1:comp12                                                                                                 ; mux2_1                  ; work         ;
;       |mux4_1:comp14|                        ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|mux4_1:comp14                                                                                                 ; mux4_1                  ; work         ;
;       |mux4_1:comp22|                        ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|RiscV_Datapath:DUT|mux4_1:comp22                                                                                                 ; mux4_1                  ; work         ;
;    |b2d_ssd:C1|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|b2d_ssd:C1                                                                                                                       ; b2d_ssd                 ; work         ;
;    |b2d_ssd:C2|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|b2d_ssd:C2                                                                                                                       ; b2d_ssd                 ; work         ;
;    |b2d_ssd:C3|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|b2d_ssd:C3                                                                                                                       ; b2d_ssd                 ; work         ;
;    |b2d_ssd:C4|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|b2d_ssd:C4                                                                                                                       ; b2d_ssd                 ; work         ;
;    |b2d_ssd:C5|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|b2d_ssd:C5                                                                                                                       ; b2d_ssd                 ; work         ;
;    |b2d_ssd:C6|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|b2d_ssd:C6                                                                                                                       ; b2d_ssd                 ; work         ;
;    |b2d_ssd:C7|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|b2d_ssd:C7                                                                                                                       ; b2d_ssd                 ; work         ;
;    |b2d_ssd:C8|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|b2d_ssd:C8                                                                                                                       ; b2d_ssd                 ; work         ;
;    |choose_output:DUT2|                      ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|choose_output:DUT2                                                                                                               ; choose_output           ; work         ;
;    |debounce_better_version:debounce1|       ; 40 (1)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|debounce_better_version:debounce1                                                                                                ; debounce_better_version ; work         ;
;       |clock_enable:u1|                      ; 39 (39)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|debounce_better_version:debounce1|clock_enable:u1                                                                                ; clock_enable            ; work         ;
;       |my_dff_en:d0|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|debounce_better_version:debounce1|my_dff_en:d0                                                                                   ; my_dff_en               ; work         ;
;       |my_dff_en:d1|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|debounce_better_version:debounce1|my_dff_en:d1                                                                                   ; my_dff_en               ; work         ;
;       |my_dff_en:d2|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|debounce_better_version:debounce1|my_dff_en:d2                                                                                   ; my_dff_en               ; work         ;
;    |generate_clk:DUT0|                       ; 42 (42)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|generate_clk:DUT0                                                                                                                ; generate_clk            ; work         ;
;    |hazard_detect:DUT1|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|hazard_detect:DUT1                                                                                                               ; hazard_detect           ; work         ;
;    |mux2_1_1bit:choose_clk|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|mux2_1_1bit:choose_clk                                                                                                           ; mux2_1_1bit             ; work         ;
;    |reset_delay:r0|                          ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC_FPGA|reset_delay:r0                                                                                                                   ; reset_delay             ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 30           ; 3            ; 30           ; 90   ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |RISC_FPGA|LCD_message:mess_01|mLCD_ST                             ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |RISC_FPGA|LCD_message:mess_01|lcd_controller:u0|ST ;
+-------+-------+-------+-------+-------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                               ;
+-------+-------+-------+-------+-------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                   ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                   ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                   ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                   ;
+-------+-------+-------+-------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; Latch Name                                                          ; Latch Enable Signal                                                 ; Free of Timing Hazards ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[0] ; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|Selector16 ; yes                    ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[2] ; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|Selector16 ; yes                    ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[1] ; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|Selector16 ; yes                    ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[3] ; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|Selector16 ; yes                    ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[4] ; RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|Selector16 ; yes                    ;
; Number of user-specified and inferred latches = 5                   ;                                                                     ;                        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+----------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                ;
+----------------------------------------------------------------------------+-------------------------------------------------------------------+
; RiscV_Datapath:DUT|F_to_D_register:comp2|PC_nowD[0]                        ; Merged with RiscV_Datapath:DUT|F_to_D_register:comp2|PC_plus4D[0] ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|PC_plus4D[1]                      ; Merged with RiscV_Datapath:DUT|F_to_D_register:comp2|PC_nowD[1]   ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|PC_plus4E[1]                      ; Merged with RiscV_Datapath:DUT|D_to_E_register:comp9|PC_nowE[1]   ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|PC_plus4E[0]                      ; Merged with RiscV_Datapath:DUT|D_to_E_register:comp9|PC_nowE[0]   ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|ResultSrcE[1]                     ; Merged with RiscV_Datapath:DUT|D_to_E_register:comp9|JumpE        ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[3,12,14,17,18,26..31]      ; Stuck at GND due to stuck port data_in                            ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|Rs1E[2,3]                         ; Stuck at GND due to stuck port data_in                            ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[6..10,12,14,17,18,26..31] ; Stuck at GND due to stuck port data_in                            ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[16]                        ; Merged with RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[19]   ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[10]                        ; Merged with RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[15]   ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[22]                        ; Merged with RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[24]   ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[1]                         ; Merged with RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[0]    ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|Rs1E[1]                           ; Merged with RiscV_Datapath:DUT|D_to_E_register:comp9|Rs1E[4]      ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|write_addrE[3]                    ; Merged with RiscV_Datapath:DUT|D_to_E_register:comp9|Rs1E[0]      ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|Rs2E[2]                           ; Merged with RiscV_Datapath:DUT|D_to_E_register:comp9|Rs2E[4]      ;
; LCD_message:mess_01|mLCD_ST~8                                              ; Lost fanout                                                       ;
; LCD_message:mess_01|mLCD_ST~9                                              ; Lost fanout                                                       ;
; LCD_message:mess_01|mLCD_ST~10                                             ; Lost fanout                                                       ;
; LCD_message:mess_01|mLCD_ST~11                                             ; Lost fanout                                                       ;
; LCD_message:mess_01|mLCD_ST~12                                             ; Lost fanout                                                       ;
; LCD_message:mess_01|mLCD_ST~13                                             ; Lost fanout                                                       ;
; LCD_message:mess_01|lcd_controller:u0|ST~8                                 ; Lost fanout                                                       ;
; LCD_message:mess_01|lcd_controller:u0|ST~9                                 ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[24]                       ; Merged with RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[22]  ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[19]                       ; Merged with RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[16]  ;
; LCD_message:mess_01|mLCD_ST.000010                                         ; Stuck at GND due to stuck port data_in                            ;
; LCD_message:mess_01|mLCD_ST.000001                                         ; Stuck at GND due to stuck port data_in                            ;
; LCD_message:mess_01|mDLY[0..17]                                            ; Stuck at GND due to stuck port clock_enable                       ;
; LCD_message:mess_01|mLCD_ST.000011                                         ; Stuck at GND due to stuck port data_in                            ;
; LCD_message:mess_01|LUT_INDEX[0..5]                                        ; Stuck at GND due to stuck port clock_enable                       ;
; LCD_message:mess_01|LUT_DATA[0..2,8]                                       ; Stuck at GND due to stuck port data_in                            ;
; LCD_message:mess_01|LUT_DATA[3..5]                                         ; Stuck at VCC due to stuck port data_in                            ;
; LCD_message:mess_01|LUT_DATA[6,7]                                          ; Stuck at GND due to stuck port data_in                            ;
; LCD_message:mess_01|mLCD_RS                                                ; Stuck at GND due to stuck port data_in                            ;
; LCD_message:mess_01|mLCD_DATA[0..2,6,7]                                    ; Stuck at GND due to stuck port data_in                            ;
; LCD_message:mess_01|mLCD_ST.000000                                         ; Stuck at GND due to stuck port data_in                            ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~800      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~832      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~768      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~864      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~192      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~384      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~128      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~448      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~416      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~224      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~160      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~480      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~544      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~512      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~801      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~545      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~865      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~769      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~513      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~833      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~385      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~161      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~129      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~417      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~225      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~449      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~193      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~481      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~834      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~866      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~770      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~546      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~514      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~802      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~162      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~194      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~130      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~226      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~450      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~418      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~386      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~482      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~803      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~547      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~867      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~771      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~515      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~835      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~387      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~163      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~131      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~419      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~227      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~451      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~195      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~483      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~804      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~836      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~772      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~868      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~548      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~516      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~388      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~196      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~132      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~452      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~228      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~420      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~164      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~484      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~863      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~895      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~799      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~575      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~543      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~831      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~191      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~223      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~159      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~255      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~479      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~447      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~415      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~511      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~830      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~862      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~798      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~894      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~574      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~542      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~222      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~414      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~158      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~478      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~446      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~254      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~190      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~510      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~413      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~189      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~157      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~445      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~253      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~477      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~221      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~509      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~188      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~220      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~156      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~252      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~476      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~444      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~412      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~508      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~219      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~187      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~155      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~251      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~443      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~475      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~411      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~507      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~186      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~218      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~154      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~250      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~474      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~442      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~410      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~506      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~217      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~185      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~153      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~249      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~441      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~473      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~409      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~505      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~184      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~216      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~152      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~248      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~472      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~440      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~408      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~504      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~215      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~183      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~151      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~247      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~439      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~471      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~407      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~503      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~182      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~214      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~150      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~246      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~470      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~438      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~406      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~502      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~213      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~181      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~149      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~245      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~437      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~469      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~405      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~501      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~180      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~212      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~148      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~244      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~468      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~436      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~404      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~500      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~211      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~179      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~147      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~243      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~435      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~467      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~403      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~499      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~178      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~210      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~146      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~242      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~466      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~434      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~402      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~498      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~209      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~177      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~145      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~241      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~433      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~465      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~401      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~497      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~176      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~208      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~144      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~240      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~464      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~432      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~400      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~496      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~207      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~175      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~143      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~239      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~431      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~463      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~399      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~495      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~174      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~206      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~142      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~238      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~462      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~430      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~398      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~494      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~205      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~173      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~141      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~237      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~429      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~461      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~397      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~493      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~203      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~171      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~139      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~235      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~427      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~459      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~395      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~491      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~170      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~202      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~138      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~234      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~458      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~426      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~394      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~490      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~201      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~169      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~137      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~233      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~425      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~457      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~393      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~489      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~168      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~200      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~136      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~232      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~456      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~424      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~392      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~488      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~199      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~167      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~135      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~231      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~423      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~455      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~391      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~487      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~166      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~198      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~134      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~230      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~454      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~422      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~390      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~486      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~197      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~165      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~133      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~229      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~421      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~453      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~389      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~485      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~829      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~573      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~893      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~797      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~541      ; Lost fanout                                                       ;
; RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile~861      ; Lost fanout                                                       ;
; Total Number of Removed Registers = 389                                    ;                                                                   ;
+----------------------------------------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+-----------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-----------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; LCD_message:mess_01|mLCD_ST.000011                  ; Stuck at GND              ; LCD_message:mess_01|LUT_INDEX[5], LCD_message:mess_01|LUT_INDEX[4],  ;
;                                                     ; due to stuck port data_in ; LCD_message:mess_01|LUT_INDEX[3], LCD_message:mess_01|LUT_INDEX[2],  ;
;                                                     ;                           ; LCD_message:mess_01|LUT_INDEX[1], LCD_message:mess_01|LUT_INDEX[0],  ;
;                                                     ;                           ; LCD_message:mess_01|LUT_DATA[8], LCD_message:mess_01|LUT_DATA[0],    ;
;                                                     ;                           ; LCD_message:mess_01|LUT_DATA[1], LCD_message:mess_01|LUT_DATA[2],    ;
;                                                     ;                           ; LCD_message:mess_01|LUT_DATA[3], LCD_message:mess_01|LUT_DATA[4],    ;
;                                                     ;                           ; LCD_message:mess_01|LUT_DATA[5], LCD_message:mess_01|LUT_DATA[6],    ;
;                                                     ;                           ; LCD_message:mess_01|LUT_DATA[7], LCD_message:mess_01|mLCD_RS,        ;
;                                                     ;                           ; LCD_message:mess_01|mLCD_DATA[0], LCD_message:mess_01|mLCD_DATA[1],  ;
;                                                     ;                           ; LCD_message:mess_01|mLCD_DATA[2], LCD_message:mess_01|mLCD_DATA[6],  ;
;                                                     ;                           ; LCD_message:mess_01|mLCD_DATA[7], LCD_message:mess_01|mLCD_ST.000000 ;
; LCD_message:mess_01|mLCD_ST.000010                  ; Stuck at GND              ; LCD_message:mess_01|mDLY[17], LCD_message:mess_01|mDLY[16],          ;
;                                                     ; due to stuck port data_in ; LCD_message:mess_01|mDLY[15], LCD_message:mess_01|mDLY[14],          ;
;                                                     ;                           ; LCD_message:mess_01|mDLY[13], LCD_message:mess_01|mDLY[12],          ;
;                                                     ;                           ; LCD_message:mess_01|mDLY[11], LCD_message:mess_01|mDLY[10],          ;
;                                                     ;                           ; LCD_message:mess_01|mDLY[9], LCD_message:mess_01|mDLY[8],            ;
;                                                     ;                           ; LCD_message:mess_01|mDLY[7], LCD_message:mess_01|mDLY[6],            ;
;                                                     ;                           ; LCD_message:mess_01|mDLY[5], LCD_message:mess_01|mDLY[4],            ;
;                                                     ;                           ; LCD_message:mess_01|mDLY[3], LCD_message:mess_01|mDLY[2],            ;
;                                                     ;                           ; LCD_message:mess_01|mDLY[1], LCD_message:mess_01|mDLY[0]             ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[31] ; Stuck at GND              ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[31],                ;
;                                                     ; due to stuck port data_in ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[30],                ;
;                                                     ;                           ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[29],                ;
;                                                     ;                           ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[28],                ;
;                                                     ;                           ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[27],                ;
;                                                     ;                           ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[26],                ;
;                                                     ;                           ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[14],                ;
;                                                     ;                           ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[12]                 ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[18] ; Stuck at GND              ; RiscV_Datapath:DUT|D_to_E_register:comp9|Rs1E[3],                    ;
;                                                     ; due to stuck port data_in ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[18]                 ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[17] ; Stuck at GND              ; RiscV_Datapath:DUT|D_to_E_register:comp9|Rs1E[2],                    ;
;                                                     ; due to stuck port data_in ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[17]                 ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[30] ; Stuck at GND              ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[10]                 ;
;                                                     ; due to stuck port data_in ;                                                                      ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[29] ; Stuck at GND              ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[9]                  ;
;                                                     ; due to stuck port data_in ;                                                                      ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[28] ; Stuck at GND              ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[8]                  ;
;                                                     ; due to stuck port data_in ;                                                                      ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[27] ; Stuck at GND              ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[7]                  ;
;                                                     ; due to stuck port data_in ;                                                                      ;
; RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[26] ; Stuck at GND              ; RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[6]                  ;
;                                                     ; due to stuck port data_in ;                                                                      ;
+-----------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3269  ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 412   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2920  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                         ;
+------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------+---------+
; RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0|shift_taps_akm:auto_generated|dffe6 ; 30      ;
; generate_clk:DUT0|gen_clk                                                                                  ; 2       ;
; Total number of inverted registers = 2                                                                     ;         ;
+------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                       ;
+------------------------------------------------------------+----------------------------------------------------------+------------+
; Register Name                                              ; Megafunction                                             ; Type       ;
+------------------------------------------------------------+----------------------------------------------------------+------------+
; RiscV_Datapath:DUT|M_to_W_register:comp21|PC_plus4W[2..31] ; RiscV_Datapath:DUT|D_to_E_register:comp9|PC_plus4E_rtl_0 ; SHIFT_TAPS ;
; RiscV_Datapath:DUT|E_to_M_register:comp19|PC_plus4M[2..31] ; RiscV_Datapath:DUT|D_to_E_register:comp9|PC_plus4E_rtl_0 ; SHIFT_TAPS ;
; RiscV_Datapath:DUT|D_to_E_register:comp9|PC_plus4E[2..31]  ; RiscV_Datapath:DUT|D_to_E_register:comp9|PC_plus4E_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------------+----------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 83 bits   ; 166 LEs       ; 83 LEs               ; 83 LEs                 ; Yes        ; |RISC_FPGA|RiscV_Datapath:DUT|F_to_D_register:comp2|PC_nowD[24]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|Read_1E[15]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|Read_2E[30]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RISC_FPGA|LCD_message:mess_01|lcd_controller:u0|mStart                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[20]               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[16]               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |RISC_FPGA|RiscV_Datapath:DUT|D_to_E_register:comp9|ImmExtE[1]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|mux4_1:comp22|mux_out[0]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|mux4_1:comp14|mux_out[30]                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|mux2_1:comp11|mux_out[17]                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|Selector3 ;
; 128:1              ; 26 bits   ; 2210 LEs      ; 78 LEs               ; 2132 LEs               ; No         ; |RISC_FPGA|choose_output:DUT2|Selector13                                      ;
; 128:1              ; 2 bits    ; 170 LEs       ; 8 LEs                ; 162 LEs                ; No         ; |RISC_FPGA|choose_output:DUT2|Selector28                                      ;
; 128:1              ; 2 bits    ; 170 LEs       ; 8 LEs                ; 162 LEs                ; No         ; |RISC_FPGA|choose_output:DUT2|Selector27                                      ;
; 34:1               ; 8 bits    ; 176 LEs       ; 64 LEs               ; 112 LEs                ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|alu:comp15|Mux8                                 ;
; 34:1               ; 7 bits    ; 154 LEs       ; 49 LEs               ; 105 LEs                ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|alu:comp15|Mux19                                ;
; 35:1               ; 4 bits    ; 92 LEs        ; 32 LEs               ; 60 LEs                 ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|alu:comp15|Mux7                                 ;
; 35:1               ; 4 bits    ; 92 LEs        ; 32 LEs               ; 60 LEs                 ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|alu:comp15|Mux24                                ;
; 36:1               ; 2 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|alu:comp15|Mux2                                 ;
; 36:1               ; 2 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |RISC_FPGA|RiscV_Datapath:DUT|alu:comp15|Mux29                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_message:mess_01 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                          ;
; LCD_LINE1      ; 5     ; Signed Integer                          ;
; LCD_CH_LINE    ; 21    ; Signed Integer                          ;
; LCD_LINE2      ; 22    ; Signed Integer                          ;
; LUT_SIZE       ; 38    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_message:mess_01|lcd_controller:u0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                  ;
+----------------+----------------+---------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                               ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                               ;
; WIDTH          ; 30             ; Untyped                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                               ;
; CBXI_PARAMETER ; shift_taps_akm ; Untyped                                                                               ;
+----------------+----------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                 ;
+----------------------------+------------------------------------------------------------------------+
; Name                       ; Value                                                                  ;
+----------------------------+------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                      ;
; Entity Instance            ; RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                      ;
;     -- TAP_DISTANCE        ; 3                                                                      ;
;     -- WIDTH               ; 30                                                                     ;
+----------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "b2d_ssd:C5"                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "choose_output:DUT2"                                                                                                                            ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; RdE   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "RdE[31..1]" will be connected to GND. ;
; X[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV_Datapath:DUT|Hazard_unit:comp23"                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; lwStall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "RiscV_Datapath:DUT|mux4_1:comp22" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; in4  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "RiscV_Datapath:DUT|mux4_1:comp14" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; in4  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "RiscV_Datapath:DUT|mux4_1:comp13" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; in4  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV_Datapath:DUT|Fetch_stage:comp1"                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; PC_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RiscV_Datapath:DUT"                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rs1E ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (32 bits) it drives.  The 27 most-significant bit(s) in the port expression will be connected to GND. ;
; Rs2E ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (32 bits) it drives.  The 27 most-significant bit(s) in the port expression will be connected to GND. ;
; RdE  ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "RdE[4..1]" have no fanouts                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 3269                        ;
;     CLR               ; 289                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 2798                        ;
;     ENA CLR           ; 109                         ;
;     ENA CLR SCLR      ; 13                          ;
;     SCLR              ; 27                          ;
;     plain             ; 32                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 3773                        ;
;     arith             ; 259                         ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 142                         ;
;     normal            ; 3514                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 582                         ;
;         4 data inputs ; 2835                        ;
; cycloneiii_ram_block  ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 9.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri May 30 16:14:34 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_FPGA -c RISC_FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: reset_delay File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/reset_delay.v Line: 1
Warning (10229): Verilog HDL Expression warning at LCD_message.v(58): truncated literal to match 18 bits File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file lcd_message.v
    Info (12023): Found entity 1: LCD_message File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.v
    Info (12023): Found entity 1: lcd_controller File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file riscv_datapath.v
    Info (12023): Found entity 1: RiscV_Datapath File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_File File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Register_File.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: Program_Counter File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Program_Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_branch_adder.v
    Info (12023): Found entity 1: PC_branch_adder File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/PC_branch_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder4.v
    Info (12023): Found entity 1: PC_adder File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/PC_adder4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.v
    Info (12023): Found entity 1: mux4_1 File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/mux4_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.v
    Info (12023): Found entity 1: mux2_1 File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/mux2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file m_to_w_register.v
    Info (12023): Found entity 1: M_to_W_register File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/M_to_W_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem.v
    Info (12023): Found entity 1: Instruction_Memory File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.v
    Info (12023): Found entity 1: Hazard_unit File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Hazard_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detect.v
    Info (12023): Found entity 1: hazard_detect File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/hazard_detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file generate_clk.v
    Info (12023): Found entity 1: generate_clk File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/generate_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_stage.v
    Info (12023): Found entity 1: Fetch_stage File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file f_to_d_register.v
    Info (12023): Found entity 1: F_to_D_register File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend5to32.v
    Info (12023): Found entity 1: extend5to32 File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/extend5to32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.v
    Info (12023): Found entity 1: extend File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file e_to_m_register.v
    Info (12023): Found entity 1: E_to_M_register File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/E_to_M_register.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file def.v
Info (12021): Found 1 design units, including 1 entities, in source file decode_stage.v
    Info (12023): Found entity 1: Decode_stage File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce_better_version File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v Line: 1
    Info (12023): Found entity 2: clock_enable File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v Line: 14
    Info (12023): Found entity 3: my_dff_en File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: Data_Memory File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Data_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_to_e_register.v
    Info (12023): Found entity 1: D_to_E_register File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/D_to_E_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file choose_output.v
    Info (12023): Found entity 1: choose_output File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file b2d_ssd.v
    Info (12023): Found entity 1: b2d_ssd File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/b2d_ssd.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/alu.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file risc_fpga.v
    Info (12023): Found entity 1: RISC_FPGA File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 1
    Info (12023): Found entity 2: mux2_1_1bit File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at RISC_FPGA.v(28): created implicit net for "RdE" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 28
Info (12127): Elaborating entity "RISC_FPGA" for the top level hierarchy
Info (12128): Elaborating entity "generate_clk" for hierarchy "generate_clk:DUT0" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 25
Warning (10230): Verilog HDL assignment warning at generate_clk.v(12): truncated value with size 32 to match size of target (25) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/generate_clk.v Line: 12
Info (12128): Elaborating entity "mux2_1_1bit" for hierarchy "mux2_1_1bit:choose_clk" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 26
Info (12128): Elaborating entity "debounce_better_version" for hierarchy "debounce_better_version:debounce1" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 27
Info (12128): Elaborating entity "clock_enable" for hierarchy "debounce_better_version:debounce1|clock_enable:u1" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v Line: 4
Warning (10230): Verilog HDL assignment warning at debounce.v(18): truncated value with size 32 to match size of target (27) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v Line: 18
Info (12128): Elaborating entity "my_dff_en" for hierarchy "debounce_better_version:debounce1|my_dff_en:d0" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/debounce.v Line: 5
Info (12128): Elaborating entity "RiscV_Datapath" for hierarchy "RiscV_Datapath:DUT" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 28
Info (12128): Elaborating entity "Fetch_stage" for hierarchy "RiscV_Datapath:DUT|Fetch_stage:comp1" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 91
Info (12128): Elaborating entity "Program_Counter" for hierarchy "RiscV_Datapath:DUT|Fetch_stage:comp1|Program_Counter:comp1" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v Line: 15
Info (12128): Elaborating entity "PC_adder" for hierarchy "RiscV_Datapath:DUT|Fetch_stage:comp1|PC_adder:comp2" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v Line: 16
Info (12128): Elaborating entity "Instruction_Memory" for hierarchy "RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v Line: 17
Warning (10030): Net "Imemory.data_a" at Instruction_Mem.v(2) has no driver or initial value, using a default initial value '0' File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v Line: 2
Warning (10030): Net "Imemory.waddr_a" at Instruction_Mem.v(2) has no driver or initial value, using a default initial value '0' File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v Line: 2
Warning (10030): Net "Imemory.we_a" at Instruction_Mem.v(2) has no driver or initial value, using a default initial value '0' File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v Line: 2
Info (12128): Elaborating entity "mux2_1" for hierarchy "RiscV_Datapath:DUT|Fetch_stage:comp1|mux2_1:comp4" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Fetch_stage.v Line: 18
Info (12128): Elaborating entity "F_to_D_register" for hierarchy "RiscV_Datapath:DUT|F_to_D_register:comp2" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 92
Info (12128): Elaborating entity "Decode_stage" for hierarchy "RiscV_Datapath:DUT|Decode_stage:comp3" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 116
Info (12128): Elaborating entity "Control_Unit" for hierarchy "RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(19): inferring latch(es) for variable "ImmSrc", which holds its previous value in one or more paths through the always construct File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.v(19): inferring latch(es) for variable "ALUCtrl", which holds its previous value in one or more paths through the always construct File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (10041): Inferred latch for "ALUCtrl[0]" at Control_Unit.v(19) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (10041): Inferred latch for "ALUCtrl[1]" at Control_Unit.v(19) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (10041): Inferred latch for "ALUCtrl[2]" at Control_Unit.v(19) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (10041): Inferred latch for "ALUCtrl[3]" at Control_Unit.v(19) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (10041): Inferred latch for "ALUCtrl[4]" at Control_Unit.v(19) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (10041): Inferred latch for "ImmSrc[0]" at Control_Unit.v(19) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (10041): Inferred latch for "ImmSrc[1]" at Control_Unit.v(19) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (10041): Inferred latch for "ImmSrc[2]" at Control_Unit.v(19) File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (12128): Elaborating entity "Register_File" for hierarchy "RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v Line: 26
Info (12128): Elaborating entity "extend" for hierarchy "RiscV_Datapath:DUT|Decode_stage:comp3|extend:comp8" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Decode_stage.v Line: 27
Info (12128): Elaborating entity "D_to_E_register" for hierarchy "RiscV_Datapath:DUT|D_to_E_register:comp9" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 119
Info (12128): Elaborating entity "mux4_1" for hierarchy "RiscV_Datapath:DUT|mux4_1:comp13" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 134
Info (12128): Elaborating entity "alu" for hierarchy "RiscV_Datapath:DUT|alu:comp15" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 136
Info (12128): Elaborating entity "PC_branch_adder" for hierarchy "RiscV_Datapath:DUT|PC_branch_adder:comp18" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 139
Info (12128): Elaborating entity "E_to_M_register" for hierarchy "RiscV_Datapath:DUT|E_to_M_register:comp19" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 140
Info (12128): Elaborating entity "Data_Memory" for hierarchy "RiscV_Datapath:DUT|Data_Memory:comp20" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 149
Info (12128): Elaborating entity "M_to_W_register" for hierarchy "RiscV_Datapath:DUT|M_to_W_register:comp21" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 150
Info (12128): Elaborating entity "Hazard_unit" for hierarchy "RiscV_Datapath:DUT|Hazard_unit:comp23" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RiscV_Datapath.v Line: 156
Info (12128): Elaborating entity "hazard_detect" for hierarchy "hazard_detect:DUT1" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 29
Info (12128): Elaborating entity "choose_output" for hierarchy "choose_output:DUT2" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at choose_output.v(9): variable "PC_nowE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 9
Warning (10235): Verilog HDL Always Construct warning at choose_output.v(10): variable "PCTargetE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 10
Warning (10235): Verilog HDL Always Construct warning at choose_output.v(11): variable "Rs1E" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 11
Warning (10235): Verilog HDL Always Construct warning at choose_output.v(12): variable "Rs2E" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at choose_output.v(13): variable "RdE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 13
Warning (10235): Verilog HDL Always Construct warning at choose_output.v(14): variable "ReadDataM" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at choose_output.v(15): variable "WriteDataE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 15
Warning (10235): Verilog HDL Always Construct warning at choose_output.v(16): variable "ALU_outE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 16
Info (10264): Verilog HDL Case Statement information at choose_output.v(8): all case item expressions in this case statement are onehot File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/choose_output.v Line: 8
Info (12128): Elaborating entity "b2d_ssd" for hierarchy "b2d_ssd:C1" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 31
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:r0" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 41
Info (12128): Elaborating entity "LCD_message" for hierarchy "LCD_message:mess_01" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 49
Info (12128): Elaborating entity "lcd_controller" for hierarchy "LCD_message:mess_01|lcd_controller:u0" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/LCD_message.v Line: 137
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Rs1E[31]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[30]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[29]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[28]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[27]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[26]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[25]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[24]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[23]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[22]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[21]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[20]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[19]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[18]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[17]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[16]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[15]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[14]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[13]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[12]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[11]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[10]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[9]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[8]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[7]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[6]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[5]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[31]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[30]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[29]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[28]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[27]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[26]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[25]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[24]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[23]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[22]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[21]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[20]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[19]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[18]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[17]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[16]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[15]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[14]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[13]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[12]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[11]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[10]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[9]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[8]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[7]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[6]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[5]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Rs1E[31]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[30]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[29]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[28]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[27]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[26]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[25]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[24]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[23]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[22]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[21]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[20]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[19]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[18]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[17]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[16]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[15]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[14]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[13]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[12]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[11]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[10]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[9]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[8]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[7]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[6]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[5]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[31]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[30]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[29]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[28]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[27]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[26]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[25]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[24]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[23]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[22]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[21]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[20]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[19]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[18]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[17]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[16]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[15]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[14]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[13]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[12]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[11]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[10]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[9]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[8]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[7]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[6]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[5]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Rs1E[31]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[30]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[29]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[28]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[27]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[26]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[25]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[24]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[23]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[22]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[21]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[20]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[19]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[18]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[17]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[16]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[15]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[14]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[13]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[12]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[11]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[10]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[9]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[8]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[7]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[6]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[5]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[31]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[30]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[29]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[28]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[27]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[26]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[25]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[24]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[23]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[22]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[21]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[20]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[19]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[18]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[17]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[16]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[15]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[14]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[13]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[12]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[11]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[10]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[9]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[8]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[7]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[6]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[5]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Rs1E[31]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[30]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[29]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[28]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[27]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[26]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[25]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[24]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[23]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[22]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[21]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[20]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[19]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[18]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[17]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[16]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[15]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[14]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[13]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[12]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[11]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[10]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[9]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[8]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[7]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[6]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs1E[5]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[31]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[30]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[29]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[28]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[27]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[26]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[25]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[24]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[23]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[22]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[21]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[20]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[19]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[18]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[17]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[16]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[15]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[14]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[13]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[12]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[11]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[10]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[9]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[8]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[7]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[6]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
    Warning (12110): Net "Rs2E[5]" is missing source, defaulting to GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 19
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer mux2_1_1bit:choose_clk|mux_out File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 54
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "RiscV_Datapath:DUT|Data_Memory:comp20|DMemory" is uninferred due to asynchronous read logic File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Data_Memory.v Line: 7
    Info (276007): RAM logic "RiscV_Datapath:DUT|Decode_stage:comp3|Register_File:comp7|Regfile" is uninferred due to asynchronous read logic File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Register_File.v Line: 6
    Info (276007): RAM logic "RiscV_Datapath:DUT|Fetch_stage:comp1|Instruction_Memory:comp3|Imemory" is uninferred due to asynchronous read logic File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Instruction_Mem.v Line: 2
Warning (14026): LATCH primitive "RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ImmSrc[2]" is permanently enabled File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Warning (14026): LATCH primitive "RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ImmSrc[1]" is permanently enabled File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Warning (14026): LATCH primitive "RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ImmSrc[0]" is permanently enabled File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "RiscV_Datapath:DUT|D_to_E_register:comp9|PC_plus4E_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 30
Info (12130): Elaborated megafunction instantiation "RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0"
Info (12133): Instantiated megafunction "RiscV_Datapath:DUT|D_to_E_register:comp9|altshift_taps:PC_plus4E_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "30"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf
    Info (12023): Found entity 1: shift_taps_akm File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/shift_taps_akm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf
    Info (12023): Found entity 1: altsyncram_p861 File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/altsyncram_p861.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/cntr_p8h.tdf Line: 26
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver. File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver. File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver. File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "LCD_DATA[0]" is fed by GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
    Warning (13033): The pin "LCD_DATA[1]" is fed by GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
    Warning (13033): The pin "LCD_DATA[2]" is fed by GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
    Warning (13033): The pin "LCD_DATA[6]" is fed by GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
    Warning (13033): The pin "LCD_DATA[7]" is fed by GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
Warning (13012): Latch RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[0] has unsafe behavior File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[6] File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v Line: 22
Warning (13012): Latch RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[2] has unsafe behavior File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[6] File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v Line: 22
Warning (13012): Latch RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[1] has unsafe behavior File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[6] File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v Line: 22
Warning (13012): Latch RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[3] has unsafe behavior File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[6] File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v Line: 22
Warning (13012): Latch RiscV_Datapath:DUT|Decode_stage:comp3|Control_Unit:comp6|ALUCtrl[4] has unsafe behavior File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/Control_Unit.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RiscV_Datapath:DUT|F_to_D_register:comp2|InstrD[0] File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/F_to_D_register.v Line: 22
Info (13000): Registers with preset signals will power-up high File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/db/shift_taps_akm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[3]~synth" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
    Warning (13010): Node "LCD_DATA[4]~synth" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
    Warning (13010): Node "LCD_DATA[5]~synth" File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 10
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 5
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 6
    Warning (13410): Pin "LCD_RW" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 7
    Warning (13410): Pin "LCD_RS" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 9
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/RISC_FPGA.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 304 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/output_files/RISC_FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6828 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 79 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 6700 logic cells
    Info (21064): Implemented 30 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 284 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Fri May 30 16:14:47 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Verilog/RISC-V design/FPGA_RISC/FPGA_RISC/output_files/RISC_FPGA.map.smsg.


