# Generated by FakeRAM 2.0
VERSION 5.7 ;
BUSBITCHARS "[]" ;
PROPERTYDEFINITIONS
  MACRO width INTEGER ;
  MACRO depth INTEGER ;
  MACRO banks INTEGER ;
END PROPERTYDEFINITIONS
MACRO dpsram_256x32
  PROPERTY width 32 ;
  PROPERTY depth 256 ;
  PROPERTY banks 2 ;
  FOREIGN dpsram_256x32 0 0 ;
  SYMMETRY X Y R90 ;
  SIZE 8.360 BY 42.000 ;
  CLASS BLOCK ;
  PIN dout_a[0]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 0.048 0.024 0.072 ;
    END
  END dout_a[0]
  PIN dout_a[1]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 0.288 0.024 0.312 ;
    END
  END dout_a[1]
  PIN dout_a[2]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 0.528 0.024 0.552 ;
    END
  END dout_a[2]
  PIN dout_a[3]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 0.768 0.024 0.792 ;
    END
  END dout_a[3]
  PIN dout_a[4]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 1.008 0.024 1.032 ;
    END
  END dout_a[4]
  PIN dout_a[5]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 1.248 0.024 1.272 ;
    END
  END dout_a[5]
  PIN dout_a[6]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 1.488 0.024 1.512 ;
    END
  END dout_a[6]
  PIN dout_a[7]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 1.728 0.024 1.752 ;
    END
  END dout_a[7]
  PIN dout_a[8]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 1.968 0.024 1.992 ;
    END
  END dout_a[8]
  PIN dout_a[9]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 2.208 0.024 2.232 ;
    END
  END dout_a[9]
  PIN dout_a[10]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 2.448 0.024 2.472 ;
    END
  END dout_a[10]
  PIN dout_a[11]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 2.688 0.024 2.712 ;
    END
  END dout_a[11]
  PIN dout_a[12]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 2.928 0.024 2.952 ;
    END
  END dout_a[12]
  PIN dout_a[13]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 3.168 0.024 3.192 ;
    END
  END dout_a[13]
  PIN dout_a[14]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 3.408 0.024 3.432 ;
    END
  END dout_a[14]
  PIN dout_a[15]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 3.648 0.024 3.672 ;
    END
  END dout_a[15]
  PIN dout_a[16]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 3.888 0.024 3.912 ;
    END
  END dout_a[16]
  PIN dout_a[17]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 4.128 0.024 4.152 ;
    END
  END dout_a[17]
  PIN dout_a[18]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 4.368 0.024 4.392 ;
    END
  END dout_a[18]
  PIN dout_a[19]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 4.608 0.024 4.632 ;
    END
  END dout_a[19]
  PIN dout_a[20]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 4.848 0.024 4.872 ;
    END
  END dout_a[20]
  PIN dout_a[21]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 5.088 0.024 5.112 ;
    END
  END dout_a[21]
  PIN dout_a[22]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 5.328 0.024 5.352 ;
    END
  END dout_a[22]
  PIN dout_a[23]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 5.568 0.024 5.592 ;
    END
  END dout_a[23]
  PIN dout_a[24]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 5.808 0.024 5.832 ;
    END
  END dout_a[24]
  PIN dout_a[25]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 6.048 0.024 6.072 ;
    END
  END dout_a[25]
  PIN dout_a[26]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 6.288 0.024 6.312 ;
    END
  END dout_a[26]
  PIN dout_a[27]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 6.528 0.024 6.552 ;
    END
  END dout_a[27]
  PIN dout_a[28]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 6.768 0.024 6.792 ;
    END
  END dout_a[28]
  PIN dout_a[29]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 7.008 0.024 7.032 ;
    END
  END dout_a[29]
  PIN dout_a[30]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 7.248 0.024 7.272 ;
    END
  END dout_a[30]
  PIN dout_a[31]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 7.488 0.024 7.512 ;
    END
  END dout_a[31]
  PIN din_a[0]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 9.840 0.024 9.864 ;
    END
  END din_a[0]
  PIN din_a[1]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 10.080 0.024 10.104 ;
    END
  END din_a[1]
  PIN din_a[2]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 10.320 0.024 10.344 ;
    END
  END din_a[2]
  PIN din_a[3]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 10.560 0.024 10.584 ;
    END
  END din_a[3]
  PIN din_a[4]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 10.800 0.024 10.824 ;
    END
  END din_a[4]
  PIN din_a[5]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 11.040 0.024 11.064 ;
    END
  END din_a[5]
  PIN din_a[6]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 11.280 0.024 11.304 ;
    END
  END din_a[6]
  PIN din_a[7]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 11.520 0.024 11.544 ;
    END
  END din_a[7]
  PIN din_a[8]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 11.760 0.024 11.784 ;
    END
  END din_a[8]
  PIN din_a[9]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 12.000 0.024 12.024 ;
    END
  END din_a[9]
  PIN din_a[10]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 12.240 0.024 12.264 ;
    END
  END din_a[10]
  PIN din_a[11]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 12.480 0.024 12.504 ;
    END
  END din_a[11]
  PIN din_a[12]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 12.720 0.024 12.744 ;
    END
  END din_a[12]
  PIN din_a[13]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 12.960 0.024 12.984 ;
    END
  END din_a[13]
  PIN din_a[14]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 13.200 0.024 13.224 ;
    END
  END din_a[14]
  PIN din_a[15]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 13.440 0.024 13.464 ;
    END
  END din_a[15]
  PIN din_a[16]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 13.680 0.024 13.704 ;
    END
  END din_a[16]
  PIN din_a[17]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 13.920 0.024 13.944 ;
    END
  END din_a[17]
  PIN din_a[18]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 14.160 0.024 14.184 ;
    END
  END din_a[18]
  PIN din_a[19]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 14.400 0.024 14.424 ;
    END
  END din_a[19]
  PIN din_a[20]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 14.640 0.024 14.664 ;
    END
  END din_a[20]
  PIN din_a[21]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 14.880 0.024 14.904 ;
    END
  END din_a[21]
  PIN din_a[22]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 15.120 0.024 15.144 ;
    END
  END din_a[22]
  PIN din_a[23]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 15.360 0.024 15.384 ;
    END
  END din_a[23]
  PIN din_a[24]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 15.600 0.024 15.624 ;
    END
  END din_a[24]
  PIN din_a[25]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 15.840 0.024 15.864 ;
    END
  END din_a[25]
  PIN din_a[26]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 16.080 0.024 16.104 ;
    END
  END din_a[26]
  PIN din_a[27]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 16.320 0.024 16.344 ;
    END
  END din_a[27]
  PIN din_a[28]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 16.560 0.024 16.584 ;
    END
  END din_a[28]
  PIN din_a[29]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 16.800 0.024 16.824 ;
    END
  END din_a[29]
  PIN din_a[30]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 17.040 0.024 17.064 ;
    END
  END din_a[30]
  PIN din_a[31]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 17.280 0.024 17.304 ;
    END
  END din_a[31]
  PIN addr_a[0]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 19.632 0.024 19.656 ;
    END
  END addr_a[0]
  PIN addr_a[1]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 19.872 0.024 19.896 ;
    END
  END addr_a[1]
  PIN addr_a[2]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 20.112 0.024 20.136 ;
    END
  END addr_a[2]
  PIN addr_a[3]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 20.352 0.024 20.376 ;
    END
  END addr_a[3]
  PIN addr_a[4]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 20.592 0.024 20.616 ;
    END
  END addr_a[4]
  PIN addr_a[5]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 20.832 0.024 20.856 ;
    END
  END addr_a[5]
  PIN addr_a[6]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 21.072 0.024 21.096 ;
    END
  END addr_a[6]
  PIN addr_a[7]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 21.312 0.024 21.336 ;
    END
  END addr_a[7]
  PIN dout_b[0]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 23.664 0.024 23.688 ;
    END
  END dout_b[0]
  PIN dout_b[1]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 23.904 0.024 23.928 ;
    END
  END dout_b[1]
  PIN dout_b[2]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 24.144 0.024 24.168 ;
    END
  END dout_b[2]
  PIN dout_b[3]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 24.384 0.024 24.408 ;
    END
  END dout_b[3]
  PIN dout_b[4]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 24.624 0.024 24.648 ;
    END
  END dout_b[4]
  PIN dout_b[5]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 24.864 0.024 24.888 ;
    END
  END dout_b[5]
  PIN dout_b[6]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 25.104 0.024 25.128 ;
    END
  END dout_b[6]
  PIN dout_b[7]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 25.344 0.024 25.368 ;
    END
  END dout_b[7]
  PIN dout_b[8]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 25.584 0.024 25.608 ;
    END
  END dout_b[8]
  PIN dout_b[9]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 25.824 0.024 25.848 ;
    END
  END dout_b[9]
  PIN dout_b[10]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 26.064 0.024 26.088 ;
    END
  END dout_b[10]
  PIN dout_b[11]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 26.304 0.024 26.328 ;
    END
  END dout_b[11]
  PIN dout_b[12]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 26.544 0.024 26.568 ;
    END
  END dout_b[12]
  PIN dout_b[13]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 26.784 0.024 26.808 ;
    END
  END dout_b[13]
  PIN dout_b[14]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 27.024 0.024 27.048 ;
    END
  END dout_b[14]
  PIN dout_b[15]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 27.264 0.024 27.288 ;
    END
  END dout_b[15]
  PIN dout_b[16]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 27.504 0.024 27.528 ;
    END
  END dout_b[16]
  PIN dout_b[17]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 27.744 0.024 27.768 ;
    END
  END dout_b[17]
  PIN dout_b[18]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 27.984 0.024 28.008 ;
    END
  END dout_b[18]
  PIN dout_b[19]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 28.224 0.024 28.248 ;
    END
  END dout_b[19]
  PIN dout_b[20]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 28.464 0.024 28.488 ;
    END
  END dout_b[20]
  PIN dout_b[21]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 28.704 0.024 28.728 ;
    END
  END dout_b[21]
  PIN dout_b[22]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 28.944 0.024 28.968 ;
    END
  END dout_b[22]
  PIN dout_b[23]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 29.184 0.024 29.208 ;
    END
  END dout_b[23]
  PIN dout_b[24]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 29.424 0.024 29.448 ;
    END
  END dout_b[24]
  PIN dout_b[25]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 29.664 0.024 29.688 ;
    END
  END dout_b[25]
  PIN dout_b[26]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 29.904 0.024 29.928 ;
    END
  END dout_b[26]
  PIN dout_b[27]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 30.144 0.024 30.168 ;
    END
  END dout_b[27]
  PIN dout_b[28]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 30.384 0.024 30.408 ;
    END
  END dout_b[28]
  PIN dout_b[29]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 30.624 0.024 30.648 ;
    END
  END dout_b[29]
  PIN dout_b[30]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 30.864 0.024 30.888 ;
    END
  END dout_b[30]
  PIN dout_b[31]
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 31.104 0.024 31.128 ;
    END
  END dout_b[31]
  PIN din_b[0]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 33.456 0.024 33.480 ;
    END
  END din_b[0]
  PIN din_b[1]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 33.696 0.024 33.720 ;
    END
  END din_b[1]
  PIN din_b[2]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 33.936 0.024 33.960 ;
    END
  END din_b[2]
  PIN din_b[3]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 34.176 0.024 34.200 ;
    END
  END din_b[3]
  PIN din_b[4]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 34.416 0.024 34.440 ;
    END
  END din_b[4]
  PIN din_b[5]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 34.656 0.024 34.680 ;
    END
  END din_b[5]
  PIN din_b[6]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 34.896 0.024 34.920 ;
    END
  END din_b[6]
  PIN din_b[7]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 35.136 0.024 35.160 ;
    END
  END din_b[7]
  PIN din_b[8]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 35.376 0.024 35.400 ;
    END
  END din_b[8]
  PIN din_b[9]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 35.616 0.024 35.640 ;
    END
  END din_b[9]
  PIN din_b[10]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 35.856 0.024 35.880 ;
    END
  END din_b[10]
  PIN din_b[11]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 36.096 0.024 36.120 ;
    END
  END din_b[11]
  PIN din_b[12]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 36.336 0.024 36.360 ;
    END
  END din_b[12]
  PIN din_b[13]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 36.576 0.024 36.600 ;
    END
  END din_b[13]
  PIN din_b[14]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 36.816 0.024 36.840 ;
    END
  END din_b[14]
  PIN din_b[15]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 37.056 0.024 37.080 ;
    END
  END din_b[15]
  PIN din_b[16]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 37.296 0.024 37.320 ;
    END
  END din_b[16]
  PIN din_b[17]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 37.536 0.024 37.560 ;
    END
  END din_b[17]
  PIN din_b[18]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 37.776 0.024 37.800 ;
    END
  END din_b[18]
  PIN din_b[19]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 38.016 0.024 38.040 ;
    END
  END din_b[19]
  PIN din_b[20]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 38.256 0.024 38.280 ;
    END
  END din_b[20]
  PIN din_b[21]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 38.496 0.024 38.520 ;
    END
  END din_b[21]
  PIN din_b[22]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 38.736 0.024 38.760 ;
    END
  END din_b[22]
  PIN din_b[23]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 38.976 0.024 39.000 ;
    END
  END din_b[23]
  PIN din_b[24]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 39.216 0.024 39.240 ;
    END
  END din_b[24]
  PIN din_b[25]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 39.456 0.024 39.480 ;
    END
  END din_b[25]
  PIN din_b[26]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 39.696 0.024 39.720 ;
    END
  END din_b[26]
  PIN din_b[27]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 39.936 0.024 39.960 ;
    END
  END din_b[27]
  PIN din_b[28]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 40.176 0.024 40.200 ;
    END
  END din_b[28]
  PIN din_b[29]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 40.416 0.024 40.440 ;
    END
  END din_b[29]
  PIN din_b[30]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 40.656 0.024 40.680 ;
    END
  END din_b[30]
  PIN din_b[31]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 40.896 0.024 40.920 ;
    END
  END din_b[31]
  PIN addr_b[0]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 43.248 0.024 43.272 ;
    END
  END addr_b[0]
  PIN addr_b[1]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 43.488 0.024 43.512 ;
    END
  END addr_b[1]
  PIN addr_b[2]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 43.728 0.024 43.752 ;
    END
  END addr_b[2]
  PIN addr_b[3]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 43.968 0.024 43.992 ;
    END
  END addr_b[3]
  PIN addr_b[4]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 44.208 0.024 44.232 ;
    END
  END addr_b[4]
  PIN addr_b[5]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 44.448 0.024 44.472 ;
    END
  END addr_b[5]
  PIN addr_b[6]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 44.688 0.024 44.712 ;
    END
  END addr_b[6]
  PIN addr_b[7]
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 44.928 0.024 44.952 ;
    END
  END addr_b[7]
  PIN we_a
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 47.280 0.024 47.304 ;
    END
  END we_a
  PIN clk_a
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 47.520 0.024 47.544 ;
    END
  END clk_a
  PIN we_b
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 47.760 0.024 47.784 ;
    END
  END we_b
  PIN clk_b
    DIRECTION INPUT ;
    USE SIGNAL ;
    SHAPE ABUTMENT ;
    PORT
      LAYER M4 ;
      RECT 0.000 48.000 0.024 48.024 ;
    END
  END clk_b
  PIN VDD
    DIRECTION INOUT ;
    USE POWER ;
    PORT
      LAYER M4 ;
      RECT 0.048 0.384 8.312 0.480 ;
      RECT 0.048 1.152 8.312 1.248 ;
      RECT 0.048 1.920 8.312 2.016 ;
      RECT 0.048 2.688 8.312 2.784 ;
      RECT 0.048 3.456 8.312 3.552 ;
      RECT 0.048 4.224 8.312 4.320 ;
      RECT 0.048 4.992 8.312 5.088 ;
      RECT 0.048 5.760 8.312 5.856 ;
      RECT 0.048 6.528 8.312 6.624 ;
      RECT 0.048 7.296 8.312 7.392 ;
      RECT 0.048 8.064 8.312 8.160 ;
      RECT 0.048 8.832 8.312 8.928 ;
      RECT 0.048 9.600 8.312 9.696 ;
      RECT 0.048 10.368 8.312 10.464 ;
      RECT 0.048 11.136 8.312 11.232 ;
      RECT 0.048 11.904 8.312 12.000 ;
      RECT 0.048 12.672 8.312 12.768 ;
      RECT 0.048 13.440 8.312 13.536 ;
      RECT 0.048 14.208 8.312 14.304 ;
      RECT 0.048 14.976 8.312 15.072 ;
      RECT 0.048 15.744 8.312 15.840 ;
      RECT 0.048 16.512 8.312 16.608 ;
      RECT 0.048 17.280 8.312 17.376 ;
      RECT 0.048 18.048 8.312 18.144 ;
      RECT 0.048 18.816 8.312 18.912 ;
      RECT 0.048 19.584 8.312 19.680 ;
      RECT 0.048 20.352 8.312 20.448 ;
      RECT 0.048 21.120 8.312 21.216 ;
      RECT 0.048 21.888 8.312 21.984 ;
      RECT 0.048 22.656 8.312 22.752 ;
      RECT 0.048 23.424 8.312 23.520 ;
      RECT 0.048 24.192 8.312 24.288 ;
      RECT 0.048 24.960 8.312 25.056 ;
      RECT 0.048 25.728 8.312 25.824 ;
      RECT 0.048 26.496 8.312 26.592 ;
      RECT 0.048 27.264 8.312 27.360 ;
      RECT 0.048 28.032 8.312 28.128 ;
      RECT 0.048 28.800 8.312 28.896 ;
      RECT 0.048 29.568 8.312 29.664 ;
      RECT 0.048 30.336 8.312 30.432 ;
      RECT 0.048 31.104 8.312 31.200 ;
      RECT 0.048 31.872 8.312 31.968 ;
      RECT 0.048 32.640 8.312 32.736 ;
      RECT 0.048 33.408 8.312 33.504 ;
      RECT 0.048 34.176 8.312 34.272 ;
      RECT 0.048 34.944 8.312 35.040 ;
      RECT 0.048 35.712 8.312 35.808 ;
      RECT 0.048 36.480 8.312 36.576 ;
      RECT 0.048 37.248 8.312 37.344 ;
      RECT 0.048 38.016 8.312 38.112 ;
      RECT 0.048 38.784 8.312 38.880 ;
      RECT 0.048 39.552 8.312 39.648 ;
      RECT 0.048 40.320 8.312 40.416 ;
      RECT 0.048 41.088 8.312 41.184 ;
      RECT 0.048 41.856 8.312 41.952 ;
    END
  END VDD
  PIN VSS
    DIRECTION INOUT ;
    USE GROUND ;
    PORT
      LAYER M4 ;
      RECT 0.048 0.000 8.312 0.096 ;
      RECT 0.048 0.768 8.312 0.864 ;
      RECT 0.048 1.536 8.312 1.632 ;
      RECT 0.048 2.304 8.312 2.400 ;
      RECT 0.048 3.072 8.312 3.168 ;
      RECT 0.048 3.840 8.312 3.936 ;
      RECT 0.048 4.608 8.312 4.704 ;
      RECT 0.048 5.376 8.312 5.472 ;
      RECT 0.048 6.144 8.312 6.240 ;
      RECT 0.048 6.912 8.312 7.008 ;
      RECT 0.048 7.680 8.312 7.776 ;
      RECT 0.048 8.448 8.312 8.544 ;
      RECT 0.048 9.216 8.312 9.312 ;
      RECT 0.048 9.984 8.312 10.080 ;
      RECT 0.048 10.752 8.312 10.848 ;
      RECT 0.048 11.520 8.312 11.616 ;
      RECT 0.048 12.288 8.312 12.384 ;
      RECT 0.048 13.056 8.312 13.152 ;
      RECT 0.048 13.824 8.312 13.920 ;
      RECT 0.048 14.592 8.312 14.688 ;
      RECT 0.048 15.360 8.312 15.456 ;
      RECT 0.048 16.128 8.312 16.224 ;
      RECT 0.048 16.896 8.312 16.992 ;
      RECT 0.048 17.664 8.312 17.760 ;
      RECT 0.048 18.432 8.312 18.528 ;
      RECT 0.048 19.200 8.312 19.296 ;
      RECT 0.048 19.968 8.312 20.064 ;
      RECT 0.048 20.736 8.312 20.832 ;
      RECT 0.048 21.504 8.312 21.600 ;
      RECT 0.048 22.272 8.312 22.368 ;
      RECT 0.048 23.040 8.312 23.136 ;
      RECT 0.048 23.808 8.312 23.904 ;
      RECT 0.048 24.576 8.312 24.672 ;
      RECT 0.048 25.344 8.312 25.440 ;
      RECT 0.048 26.112 8.312 26.208 ;
      RECT 0.048 26.880 8.312 26.976 ;
      RECT 0.048 27.648 8.312 27.744 ;
      RECT 0.048 28.416 8.312 28.512 ;
      RECT 0.048 29.184 8.312 29.280 ;
      RECT 0.048 29.952 8.312 30.048 ;
      RECT 0.048 30.720 8.312 30.816 ;
      RECT 0.048 31.488 8.312 31.584 ;
      RECT 0.048 32.256 8.312 32.352 ;
      RECT 0.048 33.024 8.312 33.120 ;
      RECT 0.048 33.792 8.312 33.888 ;
      RECT 0.048 34.560 8.312 34.656 ;
      RECT 0.048 35.328 8.312 35.424 ;
      RECT 0.048 36.096 8.312 36.192 ;
      RECT 0.048 36.864 8.312 36.960 ;
      RECT 0.048 37.632 8.312 37.728 ;
      RECT 0.048 38.400 8.312 38.496 ;
      RECT 0.048 39.168 8.312 39.264 ;
      RECT 0.048 39.936 8.312 40.032 ;
      RECT 0.048 40.704 8.312 40.800 ;
      RECT 0.048 41.472 8.312 41.568 ;
    END
  END VSS
  OBS
    LAYER M1 ;
    RECT 0 0 8.360 42.000 ;
    LAYER M2 ;
    RECT 0 0 8.360 42.000 ;
    LAYER M3 ;
    RECT 0 0 8.360 42.000 ;
    LAYER M4 ;
    RECT 0 0 8.360 42.000 ;
  END
END dpsram_256x32

END LIBRARY
module dpsram_256x32
(
    we_a,
    addr_a,
    din_a,
    dout_a,
    clk_a,
    we_b,
    addr_b,
    din_b,
    dout_b,
    clk_b
);
    parameter DATA_WIDTH = 32;
    parameter ADDR_WIDTH = 8;

    // Port A
    input  wire                     we_a;
    input  wire [ADDR_WIDTH-1:0]    addr_a;
    input  wire [DATA_WIDTH-1:0]    din_a;
    output reg  [DATA_WIDTH-1:0]    dout_a;
    input  wire                     clk_a;

    // Port B
    input  wire                     we_b;
    input  wire [ADDR_WIDTH-1:0]    addr_b;
    input  wire [DATA_WIDTH-1:0]    din_b;
    output reg  [DATA_WIDTH-1:0]    dout_b;
    input  wire                     clk_b;


    // Memory array: 256 words of 32 bits
    reg [DATA_WIDTH-1:0] mem [0:(1 << ADDR_WIDTH)-1];

    // Registers for synchronous reads
    reg [ADDR_WIDTH-1:0] addr_a_reg;
    reg [ADDR_WIDTH-1:0] addr_b_reg;

    integer i;

    always @(posedge clk_a) begin
        // ==== Port A write ====
        if (^we_a === 1'bx || ^addr_a === 1'bx) begin
            // Unknown write enable or address ? corrupt entire memory
            for (i = 0; i < (1 << ADDR_WIDTH); i = i + 1)
                mem[i] <= {DATA_WIDTH{1'bx}};
        end else if (we_a) begin
            mem[addr_a] <= din_a;
        end
        // ==== Port B write ====
        if (^we_b === 1'bx || ^addr_b === 1'bx) begin
            // Unknown write enable or address ? corrupt entire memory
            for (i = 0; i < (1 << ADDR_WIDTH); i = i + 1)
                mem[i] <= {DATA_WIDTH{1'bx}};
        end else if (we_b) begin
            mem[addr_b] <= din_b;
        end
        // Synchronous readback
        addr_a_reg <= addr_a;
        dout_a <= mem[addr_a_reg];
        addr_b_reg <= addr_b;
        dout_b <= mem[addr_b_reg];
    end
endmodule
(* blackbox *)
module dpsram_256x32 (
    input we_a,
    input [7:0] addr_a,
    input [31:0] din_a,
    output reg [31:0] dout_a,
    input clk_a,
    input we_b,
    input [7:0] addr_b,
    input [31:0] din_b,
    output reg [31:0] dout_b,
    input clk_b
);
endmodule
library(dpsram_256x32) {
    technology (cmos);
    delay_model : table_lookup;
    revision : 1.0;
    comment : "SRAM";
    time_unit : "1ns";
    voltage_unit : "1V";
    current_unit : "1uA";
    leakage_power_unit : "1uW";
    nom_process : 1;
    nom_temperature : 25.000;
    nom_voltage : 0.7;
    capacitive_load_unit (1,pf);

    pulling_resistance_unit : "1kohm";

    operating_conditions(tt_1.0_25.0) {
        process : 1;
        temperature : 25.000;
        voltage : 0.7;
        tree_type : balanced_tree;
    }

    /* default attributes */
    default_cell_leakage_power : 0;
    default_fanout_load : 1;
    default_inout_pin_cap : 0.0;
    default_input_pin_cap : 0.0;
    default_output_pin_cap : 0.0;
    default_input_pin_cap : 0.0;
    default_max_transition : 0.227;

    default_operating_conditions : tt_1.0_25.0;
    default_leakage_power_density : 0.0;

    /* additional header data */
    slew_derate_from_library : 1.000;
    slew_lower_threshold_pct_fall : 20.000;
    slew_upper_threshold_pct_fall : 80.000;
    slew_lower_threshold_pct_rise : 20.000;
    slew_upper_threshold_pct_rise : 80.000;
    input_threshold_pct_fall : 50.000;
    input_threshold_pct_rise : 50.000;
    output_threshold_pct_fall : 50.000;
    output_threshold_pct_rise : 50.000;


    lu_table_template(dpsram_256x32_mem_out_delay_template) {
        variable_1 : input_net_transition;
        variable_2 : total_output_net_capacitance;
            index_1 ("1000, 1001");
            index_2 ("1000, 1001");
    }
    lu_table_template(dpsram_256x32_mem_out_slew_template) {
        variable_1 : total_output_net_capacitance;
            index_1 ("1000, 1001");
    }
    lu_table_template(dpsram_256x32_constraint_template) {
        variable_1 : related_pin_transition;
        variable_2 : constrained_pin_transition;
            index_1 ("1000, 1001");
            index_2 ("1000, 1001");
    }
    power_lut_template(dpsram_256x32_energy_template_clkslew) {
        variable_1 : input_transition_time;
            index_1 ("1000, 1001");
    }
    power_lut_template(dpsram_256x32_energy_template_sigslew) {
        variable_1 : input_transition_time;
            index_1 ("1000, 1001");
    }
    library_features(report_delay_calculation);
    type (dpsram_256x32_DATA) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32;
        bit_from : 31;
        bit_to : 0 ;
        downto : true ;
    }
    type (dpsram_256x32_ADDRESS) {
        base_type : array ;
        data_type : bit ;
        bit_width : 8;
        bit_from : 7;
        bit_to : 0 ;
        downto : true ;
    }
cell(dpsram_256x32) {
    area : 343.985;
    interface_timing : true;
    memory() {
        type : ram;
        address_width : 8;
        word_width : 32;
    }
    pin(we_a){
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : clk_a;
            timing_type : setup_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : clk_a;
            timing_type : hold_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            rise_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(addr_a)   {
        bus_type : dpsram_256x32_ADDRESS;
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : clk_a;
            timing_type : setup_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : clk_a;
            timing_type : hold_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            rise_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(din_a)   {
        bus_type : dpsram_256x32_DATA;
        memory_write() {
            address : addr_in;
            clocked_on : "clk_a";
        }
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : clk_a;
            timing_type : setup_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : clk_a;
            timing_type : hold_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            when : "(! (we_a) )";
            rise_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
        internal_power(){
            when : "(we_a)";
            rise_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(dout_a)   {
        bus_type : dpsram_256x32_DATA;
        direction : output;
        max_capacitance : 0.500;
        memory_read() {
            address : addr_in;
        }
        timing() {
            related_pin : "clk_a" ;
            timing_type : rising_edge;
            timing_sense : non_unate;
            cell_rise(dpsram_256x32_mem_out_delay_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.005, 0.500");
                values ( \
                  "0.218, 0.218", \
                  "0.218, 0.218" \
                )
            }
            cell_fall(dpsram_256x32_mem_out_delay_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.005, 0.500");
                values ( \
                  "0.218, 0.218", \
                  "0.218, 0.218" \
                )
            }
            rise_transition(dpsram_256x32_mem_out_slew_template) {
                index_1 ("0.005, 0.500");
                values ("0.009, 0.227")
            }
            fall_transition(dpsram_256x32_mem_out_slew_template) {
                index_1 ("0.005, 0.500");
                values ("0.009, 0.227")
            }
        }
    }
    pin(clk_a)   {
        direction : input;
        capacitance : 0.025;
        clock : true;
        min_period           : 0.157 ;
        internal_power(){
            rise_power(dpsram_256x32_energy_template_clkslew) {
                index_1 ("0.009, 0.227");
                values ("1.345, 1.345")
            }
            fall_power(dpsram_256x32_energy_template_clkslew) {
                index_1 ("0.009, 0.227");
                values ("1.345, 1.345")
            }
        }
    }

    pin(we_b){
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : clk_b;
            timing_type : setup_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : clk_b;
            timing_type : hold_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            rise_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(addr_b)   {
        bus_type : dpsram_256x32_ADDRESS;
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : clk_b;
            timing_type : setup_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : clk_b;
            timing_type : hold_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            rise_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(din_b)   {
        bus_type : dpsram_256x32_DATA;
        memory_write() {
            address : addr_in;
            clocked_on : "clk_b";
        }
        direction : input;
        capacitance : 0.005;
        timing() {
            related_pin : clk_b;
            timing_type : setup_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        } 
        timing() {
            related_pin : clk_b;
            timing_type : hold_rising ;
            rise_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
            fall_constraint(dpsram_256x32_constraint_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.009, 0.227");
                values ( \
                  "0.050, 0.050", \
                  "0.050, 0.050" \
                )
            }
        }
        internal_power(){
            when : "(! (we_b) )";
            rise_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
        internal_power(){
            when : "(we_b)";
            rise_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
            fall_power(dpsram_256x32_energy_template_sigslew) {
                index_1 ("0.009, 0.227");
                values ("0.013, 0.013")
            }
        }
    }
    bus(dout_b)   {
        bus_type : dpsram_256x32_DATA;
        direction : output;
        max_capacitance : 0.500;
        memory_read() {
            address : addr_in;
        }
        timing() {
            related_pin : "clk_b" ;
            timing_type : rising_edge;
            timing_sense : non_unate;
            cell_rise(dpsram_256x32_mem_out_delay_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.005, 0.500");
                values ( \
                  "0.218, 0.218", \
                  "0.218, 0.218" \
                )
            }
            cell_fall(dpsram_256x32_mem_out_delay_template) {
                index_1 ("0.009, 0.227");
                index_2 ("0.005, 0.500");
                values ( \
                  "0.218, 0.218", \
                  "0.218, 0.218" \
                )
            }
            rise_transition(dpsram_256x32_mem_out_slew_template) {
                index_1 ("0.005, 0.500");
                values ("0.009, 0.227")
            }
            fall_transition(dpsram_256x32_mem_out_slew_template) {
                index_1 ("0.005, 0.500");
                values ("0.009, 0.227")
            }
        }
    }
    pin(clk_b)   {
        direction : input;
        capacitance : 0.025;
        clock : true;
        min_period           : 0.157 ;
        internal_power(){
            rise_power(dpsram_256x32_energy_template_clkslew) {
                index_1 ("0.009, 0.227");
                values ("1.345, 1.345")
            }
            fall_power(dpsram_256x32_energy_template_clkslew) {
                index_1 ("0.009, 0.227");
                values ("1.345, 1.345")
            }
        }
    }

    cell_leakage_power : 128.900;
}

}
