{"Source Block": ["hdl/library/axi_dmac/request_generator.v@102:112@HdlStmAssign", "wire [ID_WIDTH-1:0] id_next = inc_id(id);\nwire incr_en;\nwire incr_id;\n\nassign eot = burst_count == 'h00;\nassign request_id = id;\n\nassign incr_en = (response_id != id_next) && (enable == 1'b1);\nassign incr_id = (state == STATE_GEN_ID) && (incr_en == 1'b1);\n\nalways @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_generator.v@101:111", "reg [ID_WIDTH-1:0] id;\nwire [ID_WIDTH-1:0] id_next = inc_id(id);\nwire incr_en;\nwire incr_id;\n\nassign eot = burst_count == 'h00;\nassign request_id = id;\n\nassign incr_en = (response_id != id_next) && (enable == 1'b1);\nassign incr_id = (state == STATE_GEN_ID) && (incr_en == 1'b1);\n\n"], ["hdl/library/axi_dmac/request_generator.v@104:114", "wire incr_id;\n\nassign eot = burst_count == 'h00;\nassign request_id = id;\n\nassign incr_en = (response_id != id_next) && (enable == 1'b1);\nassign incr_id = (state == STATE_GEN_ID) && (incr_en == 1'b1);\n\nalways @(posedge clk) begin\n  if (state == STATE_IDLE) begin\n    burst_count <= req_burst_count;\n"], ["hdl/library/axi_dmac/request_generator.v@105:115", "\nassign eot = burst_count == 'h00;\nassign request_id = id;\n\nassign incr_en = (response_id != id_next) && (enable == 1'b1);\nassign incr_id = (state == STATE_GEN_ID) && (incr_en == 1'b1);\n\nalways @(posedge clk) begin\n  if (state == STATE_IDLE) begin\n    burst_count <= req_burst_count;\n  end else if (state == STATE_REWIND_ID) begin\n"]], "Diff Content": {"Delete": [[107, "assign request_id = id;\n"]], "Add": []}}