   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 4
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "main.c"
  20              		.section	.text.wait_ms,"ax",%progbits
  21              		.align	1
  22              		.global	wait_ms
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	wait_ms:
  28              	.LVL0:
  29              	.LFB123:
   1:main.c        **** /********************************************************************************/
   2:main.c        **** /* main.c                                                                       */
   3:main.c        **** /* STM32F407ZGT6                                                                */
   4:main.c        **** /* (Lee ChangWoo HL2IRW  hl2irw@daum.net 010-8573-6860)                 	*/
   5:main.c        **** /* stm32f4x_test								*/
   6:main.c        **** /********************************************************************************/
   7:main.c        **** #include "hwdefs.h"
   8:main.c        **** #include "source/prototype.h"
   9:main.c        **** #include "source/color.h"
  10:main.c        **** 
  11:main.c        **** 
  12:main.c        **** volatile unsigned short tick,jiffes;
  13:main.c        **** volatile unsigned char time_led,read_key,old_key,volume,volume_flag;
  14:main.c        **** volatile short mx,my,old_x,old_y,pen_x,pen_y,pen_x2,pen_y2;
  15:main.c        **** volatile unsigned short tpad_press;
  16:main.c        **** 
  17:main.c        **** FLASH_Status FLASHStatus = FLASH_COMPLETE;
  18:main.c        **** 
  19:main.c        **** 
  20:main.c        **** extern volatile unsigned char rxck1,rxck2,rxck3,rx_led,tx_led;
  21:main.c        **** extern volatile unsigned short rxcnt1,rxcnt2,rxcnt3;
  22:main.c        **** extern volatile unsigned char play_key,play_audio;
  23:main.c        **** extern unsigned char display_line_flag,audio_delay,audio_pause;
  24:main.c        **** extern volatile unsigned char audio_run;
  25:main.c        **** 
  26:main.c        **** 
  27:main.c        **** 
  28:main.c        **** void wait_ms (unsigned short delay)
  29:main.c        **** {
  30              		.loc 1 29 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  30:main.c        ****       unsigned short old_jiffes;
  34              		.loc 1 30 7 view .LVU1
  31:main.c        ****       jiffes = 0;
  35              		.loc 1 31 7 view .LVU2
  29:main.c        ****       unsigned short old_jiffes;
  36              		.loc 1 29 1 is_stmt 0 view .LVU3
  37 0000 70B5     		push	{r4, r5, r6, lr}
  38              		.cfi_def_cfa_offset 16
  39              		.cfi_offset 4, -16
  40              		.cfi_offset 5, -12
  41              		.cfi_offset 6, -8
  42              		.cfi_offset 14, -4
  43              		.loc 1 31 14 view .LVU4
  44 0002 094D     		ldr	r5, .L6
  45 0004 0024     		movs	r4, #0
  29:main.c        ****       unsigned short old_jiffes;
  46              		.loc 1 29 1 view .LVU5
  47 0006 0646     		mov	r6, r0
  48              		.loc 1 31 14 view .LVU6
  49 0008 2C80     		strh	r4, [r5]	@ movhi
  32:main.c        ****       old_jiffes = 0;
  50              		.loc 1 32 7 is_stmt 1 view .LVU7
  51              	.LVL1:
  33:main.c        ****       while (jiffes < delay) {
  52              		.loc 1 33 7 view .LVU8
  53              	.L3:
  54              		.loc 1 33 21 view .LVU9
  55 000a 2B88     		ldrh	r3, [r5]
  56 000c 9BB2     		uxth	r3, r3
  57 000e B342     		cmp	r3, r6
  58 0010 00D3     		bcc	.L4
  34:main.c        ****       	    if (old_jiffes != jiffes) {
  35:main.c        ****       	       old_jiffes = jiffes;
  36:main.c        ****                /* Reload IWDG counter */
  37:main.c        ****                IWDG_ReloadCounter();
  38:main.c        ****             }
  39:main.c        ****       }
  40:main.c        **** }
  59              		.loc 1 40 1 is_stmt 0 view .LVU10
  60 0012 70BD     		pop	{r4, r5, r6, pc}
  61              	.L4:
  34:main.c        ****       	    if (old_jiffes != jiffes) {
  62              		.loc 1 34 12 is_stmt 1 view .LVU11
  34:main.c        ****       	    if (old_jiffes != jiffes) {
  63              		.loc 1 34 27 is_stmt 0 view .LVU12
  64 0014 2B88     		ldrh	r3, [r5]
  65 0016 9BB2     		uxth	r3, r3
  34:main.c        ****       	    if (old_jiffes != jiffes) {
  66              		.loc 1 34 15 view .LVU13
  67 0018 A342     		cmp	r3, r4
  68 001a F6D0     		beq	.L3
  35:main.c        ****                /* Reload IWDG counter */
  69              		.loc 1 35 15 is_stmt 1 view .LVU14
  35:main.c        ****                /* Reload IWDG counter */
  70              		.loc 1 35 26 is_stmt 0 view .LVU15
  71 001c 2C88     		ldrh	r4, [r5]
  72 001e A4B2     		uxth	r4, r4
  73              	.LVL2:
  37:main.c        ****             }
  74              		.loc 1 37 16 is_stmt 1 view .LVU16
  75 0020 FFF7FEFF 		bl	IWDG_ReloadCounter
  76              	.LVL3:
  77 0024 F1E7     		b	.L3
  78              	.L7:
  79 0026 00BF     		.align	2
  80              	.L6:
  81 0028 00000000 		.word	jiffes
  82              		.cfi_endproc
  83              	.LFE123:
  85              		.section	.text.hex2dec,"ax",%progbits
  86              		.align	1
  87              		.global	hex2dec
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  92              	hex2dec:
  93              	.LVL4:
  94              	.LFB124:
  41:main.c        **** 
  42:main.c        **** 
  43:main.c        **** char hex2dec (const char ch)
  44:main.c        **** {
  95              		.loc 1 44 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
  45:main.c        ****       if (ch <= '9') return (ch - '0');
 100              		.loc 1 45 7 view .LVU18
 101              		.loc 1 45 10 is_stmt 0 view .LVU19
 102 0000 3928     		cmp	r0, #57
 103 0002 02D8     		bhi	.L9
 104              		.loc 1 45 22 is_stmt 1 discriminator 1 view .LVU20
 105              		.loc 1 45 33 is_stmt 0 discriminator 1 view .LVU21
 106 0004 3038     		subs	r0, r0, #48
 107              	.LVL5:
 108              	.L13:
  46:main.c        ****       if (ch >= 'a' && ch <= 'f') return (ch - 'a' + 10);
 109              		.loc 1 46 52 discriminator 1 view .LVU22
 110 0006 C0B2     		uxtb	r0, r0
 111 0008 7047     		bx	lr
 112              	.LVL6:
 113              	.L9:
 114              		.loc 1 46 7 is_stmt 1 view .LVU23
 115              		.loc 1 46 10 is_stmt 0 view .LVU24
 116 000a A0F16103 		sub	r3, r0, #97
 117 000e 052B     		cmp	r3, #5
 118 0010 01D8     		bhi	.L11
 119              		.loc 1 46 35 is_stmt 1 discriminator 1 view .LVU25
 120              		.loc 1 46 52 is_stmt 0 discriminator 1 view .LVU26
 121 0012 5738     		subs	r0, r0, #87
 122              	.LVL7:
 123              		.loc 1 46 52 discriminator 1 view .LVU27
 124 0014 F7E7     		b	.L13
 125              	.LVL8:
 126              	.L11:
  47:main.c        ****       if (ch >= 'A' && ch <= 'F') return (ch - 'A' + 10);
 127              		.loc 1 47 7 is_stmt 1 view .LVU28
 128              		.loc 1 47 10 is_stmt 0 view .LVU29
 129 0016 A0F14103 		sub	r3, r0, #65
 130 001a 052B     		cmp	r3, #5
 131 001c 01D8     		bhi	.L12
 132              		.loc 1 47 35 is_stmt 1 discriminator 1 view .LVU30
 133              		.loc 1 47 52 is_stmt 0 discriminator 1 view .LVU31
 134 001e 3738     		subs	r0, r0, #55
 135              	.LVL9:
 136              		.loc 1 47 52 discriminator 1 view .LVU32
 137 0020 F1E7     		b	.L13
 138              	.LVL10:
 139              	.L12:
  48:main.c        ****       return 0;
 140              		.loc 1 48 14 view .LVU33
 141 0022 0020     		movs	r0, #0
 142              	.LVL11:
  49:main.c        **** }
 143              		.loc 1 49 1 view .LVU34
 144 0024 7047     		bx	lr
 145              		.cfi_endproc
 146              	.LFE124:
 148              		.section	.text.dec2hex,"ax",%progbits
 149              		.align	1
 150              		.global	dec2hex
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	dec2hex:
 156              	.LVL12:
 157              	.LFB125:
  50:main.c        **** 
  51:main.c        **** 
  52:main.c        **** char dec2hex (const char ch)
  53:main.c        **** {
 158              		.loc 1 53 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
  54:main.c        ****       if (ch <= 9) return (ch + '0');
 163              		.loc 1 54 7 view .LVU36
 164              		.loc 1 54 10 is_stmt 0 view .LVU37
 165 0000 0928     		cmp	r0, #9
 166 0002 02D8     		bhi	.L15
 167              		.loc 1 54 20 is_stmt 1 discriminator 1 view .LVU38
 168              		.loc 1 54 31 is_stmt 0 discriminator 1 view .LVU39
 169 0004 3030     		adds	r0, r0, #48
 170              	.LVL13:
 171              	.L18:
  55:main.c        ****       if (ch >= 10 && ch <= 15) return (ch + 'A' - 10);
 172              		.loc 1 55 50 discriminator 1 view .LVU40
 173 0006 C0B2     		uxtb	r0, r0
 174 0008 7047     		bx	lr
 175              	.LVL14:
 176              	.L15:
 177              		.loc 1 55 7 is_stmt 1 view .LVU41
 178              		.loc 1 55 10 is_stmt 0 view .LVU42
 179 000a A0F10A03 		sub	r3, r0, #10
 180 000e 052B     		cmp	r3, #5
 181 0010 01D8     		bhi	.L17
 182              		.loc 1 55 33 is_stmt 1 discriminator 1 view .LVU43
 183              		.loc 1 55 50 is_stmt 0 discriminator 1 view .LVU44
 184 0012 3730     		adds	r0, r0, #55
 185              	.LVL15:
 186              		.loc 1 55 50 discriminator 1 view .LVU45
 187 0014 F7E7     		b	.L18
 188              	.LVL16:
 189              	.L17:
  56:main.c        ****       return 0;
 190              		.loc 1 56 14 view .LVU46
 191 0016 0020     		movs	r0, #0
 192              	.LVL17:
  57:main.c        **** }
 193              		.loc 1 57 1 view .LVU47
 194 0018 7047     		bx	lr
 195              		.cfi_endproc
 196              	.LFE125:
 198              		.section	.text.Periph_Configuration,"ax",%progbits
 199              		.align	1
 200              		.global	Periph_Configuration
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	Periph_Configuration:
 206              	.LFB126:
  58:main.c        **** 
  59:main.c        **** 
  60:main.c        **** void Periph_Configuration (void)
  61:main.c        **** {
 207              		.loc 1 61 1 is_stmt 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
  62:main.c        ****       /* Enable GPIO clocks */
  63:main.c        ****       RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOB | RCC_AHB1Periph_GPIOC | R
 211              		.loc 1 63 7 view .LVU49
  61:main.c        ****       /* Enable GPIO clocks */
 212              		.loc 1 61 1 is_stmt 0 view .LVU50
 213 0000 08B5     		push	{r3, lr}
 214              		.cfi_def_cfa_offset 8
 215              		.cfi_offset 3, -8
 216              		.cfi_offset 14, -4
 217              		.loc 1 63 7 view .LVU51
 218 0002 0121     		movs	r1, #1
 219 0004 7F20     		movs	r0, #127
 220 0006 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 221              	.LVL18:
  64:main.c        ****       /* Enable USART1 clock */
  65:main.c        ****       RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 222              		.loc 1 65 7 is_stmt 1 view .LVU52
 223 000a 0121     		movs	r1, #1
 224 000c 1020     		movs	r0, #16
 225 000e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 226              	.LVL19:
  66:main.c        ****       /* Enable USART2 clock */
  67:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 227              		.loc 1 67 7 view .LVU53
 228 0012 0121     		movs	r1, #1
 229 0014 4FF40030 		mov	r0, #131072
 230 0018 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 231              	.LVL20:
  68:main.c        ****       /* Enable USART3 clock */
  69:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 232              		.loc 1 69 7 view .LVU54
 233 001c 0121     		movs	r1, #1
 234 001e 4FF48020 		mov	r0, #262144
 235 0022 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 236              	.LVL21:
  70:main.c        ****       /* Enable PWR and BKP clocks */
  71:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR | RCC_AHB1Periph_BKPSRAM | RCC_AHB1Periph_SRAM1 | R
 237              		.loc 1 71 7 view .LVU55
  72:main.c        **** }
 238              		.loc 1 72 1 is_stmt 0 view .LVU56
 239 0026 BDE80840 		pop	{r3, lr}
 240              		.cfi_restore 14
 241              		.cfi_restore 3
 242              		.cfi_def_cfa_offset 0
  71:main.c        **** }
 243              		.loc 1 71 7 view .LVU57
 244 002a 0248     		ldr	r0, .L20
 245 002c 0121     		movs	r1, #1
 246 002e FFF7FEBF 		b	RCC_APB1PeriphClockCmd
 247              	.LVL22:
 248              	.L21:
 249 0032 00BF     		.align	2
 250              	.L20:
 251 0034 00000710 		.word	268894208
 252              		.cfi_endproc
 253              	.LFE126:
 255              		.section	.text.GPIO_Configuration,"ax",%progbits
 256              		.align	1
 257              		.global	GPIO_Configuration
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	GPIO_Configuration:
 263              	.LFB127:
  73:main.c        **** 
  74:main.c        **** 
  75:main.c        **** void GPIO_Configuration (void)
  76:main.c        **** {
 264              		.loc 1 76 1 is_stmt 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
  77:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource2,GPIO_AF_USART2);
 268              		.loc 1 77 7 view .LVU59
  76:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource2,GPIO_AF_USART2);
 269              		.loc 1 76 1 is_stmt 0 view .LVU60
 270 0000 10B5     		push	{r4, lr}
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 4, -8
 273              		.cfi_offset 14, -4
 274              		.loc 1 77 7 view .LVU61
 275 0002 364C     		ldr	r4, .L23
 276 0004 0722     		movs	r2, #7
 277 0006 2046     		mov	r0, r4
 278 0008 0221     		movs	r1, #2
 279 000a FFF7FEFF 		bl	GPIO_PinAFConfig
 280              	.LVL23:
  78:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource3,GPIO_AF_USART2);
 281              		.loc 1 78 7 is_stmt 1 view .LVU62
 282 000e 2046     		mov	r0, r4
 283 0010 0722     		movs	r2, #7
 284 0012 0321     		movs	r1, #3
 285 0014 FFF7FEFF 		bl	GPIO_PinAFConfig
 286              	.LVL24:
  79:main.c        ****       GPIO_Init_Pin(GPIOA,TXD2,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 287              		.loc 1 79 7 view .LVU63
 288 0018 2046     		mov	r0, r4
 289 001a 1223     		movs	r3, #18
 290 001c 0322     		movs	r2, #3
 291 001e 0421     		movs	r1, #4
 292 0020 FFF7FEFF 		bl	GPIO_Init_Pin
 293              	.LVL25:
  80:main.c        ****       GPIO_Init_Pin(GPIOA,RXD2,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 294              		.loc 1 80 7 view .LVU64
 295 0024 1223     		movs	r3, #18
 296 0026 2046     		mov	r0, r4
 297 0028 0322     		movs	r2, #3
 298 002a 0821     		movs	r1, #8
 299 002c FFF7FEFF 		bl	GPIO_Init_Pin
 300              	.LVL26:
  81:main.c        **** 
  82:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1);
 301              		.loc 1 82 7 view .LVU65
 302 0030 2046     		mov	r0, r4
 303 0032 0722     		movs	r2, #7
 304 0034 0921     		movs	r1, #9
 305 0036 FFF7FEFF 		bl	GPIO_PinAFConfig
 306              	.LVL27:
  83:main.c        ****       GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1);
 307              		.loc 1 83 7 view .LVU66
 308 003a 2046     		mov	r0, r4
 309 003c 0722     		movs	r2, #7
 310 003e 0A21     		movs	r1, #10
 311 0040 FFF7FEFF 		bl	GPIO_PinAFConfig
 312              	.LVL28:
  84:main.c        ****       GPIO_Init_Pin(GPIOA,TXD1,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 313              		.loc 1 84 7 view .LVU67
 314 0044 2046     		mov	r0, r4
 315 0046 1223     		movs	r3, #18
 316 0048 0322     		movs	r2, #3
 317 004a 4FF40071 		mov	r1, #512
 318 004e FFF7FEFF 		bl	GPIO_Init_Pin
 319              	.LVL29:
  85:main.c        ****       GPIO_Init_Pin(GPIOA,RXD1,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 320              		.loc 1 85 7 view .LVU68
 321 0052 1223     		movs	r3, #18
 322 0054 2046     		mov	r0, r4
 323 0056 0322     		movs	r2, #3
  86:main.c        **** 
  87:main.c        ****       GPIO_PinAFConfig(GPIOB,GPIO_PinSource10,GPIO_AF_USART3);
 324              		.loc 1 87 7 is_stmt 0 view .LVU69
 325 0058 04F58064 		add	r4, r4, #1024
  85:main.c        ****       GPIO_Init_Pin(GPIOA,RXD1,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 326              		.loc 1 85 7 view .LVU70
 327 005c 4FF48061 		mov	r1, #1024
 328 0060 FFF7FEFF 		bl	GPIO_Init_Pin
 329              	.LVL30:
 330              		.loc 1 87 7 is_stmt 1 view .LVU71
 331 0064 2046     		mov	r0, r4
 332 0066 0722     		movs	r2, #7
 333 0068 0A21     		movs	r1, #10
 334 006a FFF7FEFF 		bl	GPIO_PinAFConfig
 335              	.LVL31:
  88:main.c        ****       GPIO_PinAFConfig(GPIOB,GPIO_PinSource11,GPIO_AF_USART3);
 336              		.loc 1 88 7 view .LVU72
 337 006e 2046     		mov	r0, r4
 338 0070 0722     		movs	r2, #7
 339 0072 0B21     		movs	r1, #11
 340 0074 FFF7FEFF 		bl	GPIO_PinAFConfig
 341              	.LVL32:
  89:main.c        ****       GPIO_Init_Pin(GPIOB,TXD3,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 342              		.loc 1 89 7 view .LVU73
 343 0078 2046     		mov	r0, r4
 344 007a 1223     		movs	r3, #18
 345 007c 0322     		movs	r2, #3
 346 007e 4FF48061 		mov	r1, #1024
 347 0082 FFF7FEFF 		bl	GPIO_Init_Pin
 348              	.LVL33:
  90:main.c        ****       GPIO_Init_Pin(GPIOB,RXD3,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 349              		.loc 1 90 7 view .LVU74
 350 0086 2046     		mov	r0, r4
 351 0088 1223     		movs	r3, #18
 352 008a 0322     		movs	r2, #3
 353 008c 4FF40061 		mov	r1, #2048
  91:main.c        **** 
  92:main.c        ****       GPIO_Init_Pin(GPIOF,LED0,GPIO_Speed_100MHz,GPIO_Mode_Out_PP);
 354              		.loc 1 92 7 is_stmt 0 view .LVU75
 355 0090 04F58054 		add	r4, r4, #4096
  90:main.c        ****       GPIO_Init_Pin(GPIOB,RXD3,GPIO_Speed_100MHz,GPIO_Mode_AF_PP_PU);
 356              		.loc 1 90 7 view .LVU76
 357 0094 FFF7FEFF 		bl	GPIO_Init_Pin
 358              	.LVL34:
 359              		.loc 1 92 7 is_stmt 1 view .LVU77
 360 0098 0123     		movs	r3, #1
 361 009a 0322     		movs	r2, #3
 362 009c 4FF40071 		mov	r1, #512
 363 00a0 2046     		mov	r0, r4
 364 00a2 FFF7FEFF 		bl	GPIO_Init_Pin
 365              	.LVL35:
  93:main.c        ****       GPIO_Init_Pin(GPIOF,LED1,GPIO_Speed_100MHz,GPIO_Mode_Out_PP);
 366              		.loc 1 93 7 view .LVU78
 367 00a6 0123     		movs	r3, #1
 368 00a8 0322     		movs	r2, #3
 369 00aa 4FF48061 		mov	r1, #1024
 370 00ae 2046     		mov	r0, r4
 371 00b0 FFF7FEFF 		bl	GPIO_Init_Pin
 372              	.LVL36:
  94:main.c        ****       GPIO_Init_Pin(GPIOG,TXEN,GPIO_Speed_100MHz,GPIO_Mode_Out_PP);
 373              		.loc 1 94 7 view .LVU79
 374 00b4 0123     		movs	r3, #1
 375 00b6 0322     		movs	r2, #3
 376 00b8 0948     		ldr	r0, .L23+4
 377 00ba 4FF48071 		mov	r1, #256
 378 00be FFF7FEFF 		bl	GPIO_Init_Pin
 379              	.LVL37:
  95:main.c        **** 
  96:main.c        ****       LED_OUT0 = 1;
 380              		.loc 1 96 7 view .LVU80
 381              		.loc 1 96 16 is_stmt 0 view .LVU81
 382 00c2 084B     		ldr	r3, .L23+8
 383 00c4 0122     		movs	r2, #1
 384 00c6 C3F8A422 		str	r2, [r3, #676]
  97:main.c        ****       LED_OUT1 = 1;
 385              		.loc 1 97 7 is_stmt 1 view .LVU82
 386              		.loc 1 97 16 is_stmt 0 view .LVU83
 387 00ca C3F8A822 		str	r2, [r3, #680]
  98:main.c        ****       TXEN_485 = 0;
 388              		.loc 1 98 7 is_stmt 1 view .LVU84
 389              		.loc 1 98 16 is_stmt 0 view .LVU85
 390 00ce 03F50043 		add	r3, r3, #32768
 391 00d2 0022     		movs	r2, #0
 392 00d4 C3F8A022 		str	r2, [r3, #672]
  99:main.c        **** }
 393              		.loc 1 99 1 view .LVU86
 394 00d8 10BD     		pop	{r4, pc}
 395              	.L24:
 396 00da 00BF     		.align	2
 397              	.L23:
 398 00dc 00000240 		.word	1073872896
 399 00e0 00180240 		.word	1073879040
 400 00e4 00804242 		.word	1111654400
 401              		.cfi_endproc
 402              	.LFE127:
 404              		.section	.text.NVIC_Configuration,"ax",%progbits
 405              		.align	1
 406              		.global	NVIC_Configuration
 407              		.syntax unified
 408              		.thumb
 409              		.thumb_func
 411              	NVIC_Configuration:
 412              	.LFB128:
 100:main.c        **** 
 101:main.c        **** 
 102:main.c        **** #ifdef VECT_TAB_RAM
 103:main.c        **** /* vector-offset (TBLOFF) from bottom of SRAM. defined in linker script */
 104:main.c        **** extern unsigned int _isr_vectorsram_offs;
 105:main.c        **** void NVIC_Configuration (void)
 106:main.c        **** {
 107:main.c        ****       /* Set the Vector Table base location at 0x20000000 +_isr_vectorsram_offs */
 108:main.c        ****       NVIC_SetVectorTable(NVIC_VectTab_RAM, (unsigned int)&_isr_vectorsram_offs);
 109:main.c        **** }
 110:main.c        **** #else
 111:main.c        **** extern unsigned int _isr_vectorsflash_offs;
 112:main.c        **** void NVIC_Configuration (void)
 113:main.c        **** {
 413              		.loc 1 113 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417              		@ link register save eliminated.
 114:main.c        ****       /* Set the Vector Table base location at 0x08000000 +_isr_vectorsflash_offs */
 115:main.c        ****       NVIC_SetVectorTable(NVIC_VectTab_FLASH, (unsigned int)&_isr_vectorsflash_offs);
 418              		.loc 1 115 7 view .LVU88
 419 0000 0249     		ldr	r1, .L26
 420 0002 4FF00060 		mov	r0, #134217728
 421 0006 FFF7FEBF 		b	NVIC_SetVectorTable
 422              	.LVL38:
 423              	.L27:
 424 000a 00BF     		.align	2
 425              	.L26:
 426 000c 00000000 		.word	_isr_vectorsflash_offs
 427              		.cfi_endproc
 428              	.LFE128:
 430              		.section	.ramfunc,"ax",%progbits
 431              		.align	1
 432              		.global	SysTick_Handler
 433              		.syntax unified
 434              		.thumb
 435              		.thumb_func
 437              	SysTick_Handler:
 438              	.LFB129:
 116:main.c        **** }
 117:main.c        **** #endif /* VECT_TAB_RAM */
 118:main.c        **** 
 119:main.c        **** 
 120:main.c        **** RAMFUNC void SysTick_Handler (void)
 121:main.c        **** {
 439              		.loc 1 121 1 view -0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 0
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		@ link register save eliminated.
 122:main.c        ****       static unsigned short cnt = 0;
 444              		.loc 1 122 7 view .LVU90
 123:main.c        ****       static unsigned char flip = 0;
 445              		.loc 1 123 7 view .LVU91
 124:main.c        ****       cnt++;
 446              		.loc 1 124 7 view .LVU92
 447              		.loc 1 124 10 is_stmt 0 view .LVU93
 448 0000 204A     		ldr	r2, .L45
 449 0002 1388     		ldrh	r3, [r2]
 450 0004 0133     		adds	r3, r3, #1
 451 0006 9BB2     		uxth	r3, r3
 125:main.c        ****       if (cnt >= 500) {
 452              		.loc 1 125 7 is_stmt 1 view .LVU94
 453              		.loc 1 125 10 is_stmt 0 view .LVU95
 454 0008 B3F5FA7F 		cmp	r3, #500
 455 000c 2AD2     		bcs	.L29
 124:main.c        ****       cnt++;
 456              		.loc 1 124 10 view .LVU96
 457 000e 1380     		strh	r3, [r2]	@ movhi
 458              	.L30:
 126:main.c        ****          cnt = 0;
 127:main.c        ****          /* alive sign */
 128:main.c        ****          if (flip) {
 129:main.c        ****             time_led = ON;
 130:main.c        ****          } else {
 131:main.c        ****             time_led = OFF;
 132:main.c        ****          }
 133:main.c        ****       	 flip = !flip;
 134:main.c        ****       }
 135:main.c        ****       tick++;
 459              		.loc 1 135 7 is_stmt 1 view .LVU97
 460              		.loc 1 135 11 is_stmt 0 view .LVU98
 461 0010 1D4A     		ldr	r2, .L45+4
 462 0012 1388     		ldrh	r3, [r2]
 463 0014 0133     		adds	r3, r3, #1
 464 0016 9BB2     		uxth	r3, r3
 465 0018 1380     		strh	r3, [r2]	@ movhi
 136:main.c        ****       jiffes++;
 466              		.loc 1 136 7 is_stmt 1 view .LVU99
 467              		.loc 1 136 13 is_stmt 0 view .LVU100
 468 001a 1C4A     		ldr	r2, .L45+8
 469 001c 1388     		ldrh	r3, [r2]
 470 001e 0133     		adds	r3, r3, #1
 471 0020 9BB2     		uxth	r3, r3
 472 0022 1380     		strh	r3, [r2]	@ movhi
 137:main.c        ****       if (rxcnt1) rxck1++;
 473              		.loc 1 137 7 is_stmt 1 view .LVU101
 474              		.loc 1 137 11 is_stmt 0 view .LVU102
 475 0024 1A4B     		ldr	r3, .L45+12
 476 0026 1B88     		ldrh	r3, [r3]
 477 0028 9BB2     		uxth	r3, r3
 478              		.loc 1 137 10 view .LVU103
 479 002a 23B1     		cbz	r3, .L33
 480              		.loc 1 137 19 is_stmt 1 discriminator 1 view .LVU104
 481              		.loc 1 137 24 is_stmt 0 discriminator 1 view .LVU105
 482 002c 194A     		ldr	r2, .L45+16
 483 002e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 484 0030 0133     		adds	r3, r3, #1
 485 0032 DBB2     		uxtb	r3, r3
 486 0034 1370     		strb	r3, [r2]
 487              	.L33:
 138:main.c        ****       if (rxcnt2) rxck2++;
 488              		.loc 1 138 7 is_stmt 1 view .LVU106
 489              		.loc 1 138 11 is_stmt 0 view .LVU107
 490 0036 184B     		ldr	r3, .L45+20
 491 0038 1B88     		ldrh	r3, [r3]
 492 003a 9BB2     		uxth	r3, r3
 493              		.loc 1 138 10 view .LVU108
 494 003c 23B1     		cbz	r3, .L34
 495              		.loc 1 138 19 is_stmt 1 discriminator 1 view .LVU109
 496              		.loc 1 138 24 is_stmt 0 discriminator 1 view .LVU110
 497 003e 174A     		ldr	r2, .L45+24
 498 0040 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 499 0042 0133     		adds	r3, r3, #1
 500 0044 DBB2     		uxtb	r3, r3
 501 0046 1370     		strb	r3, [r2]
 502              	.L34:
 139:main.c        ****       if (rxcnt3) rxck3++;
 503              		.loc 1 139 7 is_stmt 1 view .LVU111
 504              		.loc 1 139 11 is_stmt 0 view .LVU112
 505 0048 154B     		ldr	r3, .L45+28
 506 004a 1B88     		ldrh	r3, [r3]
 507 004c 9BB2     		uxth	r3, r3
 508              		.loc 1 139 10 view .LVU113
 509 004e 23B1     		cbz	r3, .L35
 510              		.loc 1 139 19 is_stmt 1 discriminator 1 view .LVU114
 511              		.loc 1 139 24 is_stmt 0 discriminator 1 view .LVU115
 512 0050 144A     		ldr	r2, .L45+32
 513 0052 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 514 0054 0133     		adds	r3, r3, #1
 515 0056 DBB2     		uxtb	r3, r3
 516 0058 1370     		strb	r3, [r2]
 517              	.L35:
 140:main.c        ****       audio_delay++;
 518              		.loc 1 140 7 is_stmt 1 view .LVU116
 519              		.loc 1 140 18 is_stmt 0 view .LVU117
 520 005a 134A     		ldr	r2, .L45+36
 521 005c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 522 005e 0133     		adds	r3, r3, #1
 523 0060 1370     		strb	r3, [r2]
 141:main.c        **** }
 524              		.loc 1 141 1 view .LVU118
 525 0062 7047     		bx	lr
 526              	.L29:
 126:main.c        ****          /* alive sign */
 527              		.loc 1 126 10 is_stmt 1 view .LVU119
 126:main.c        ****          /* alive sign */
 528              		.loc 1 126 14 is_stmt 0 view .LVU120
 529 0064 0023     		movs	r3, #0
 530 0066 1380     		strh	r3, [r2]	@ movhi
 128:main.c        ****             time_led = ON;
 531              		.loc 1 128 10 is_stmt 1 view .LVU121
 128:main.c        ****             time_led = ON;
 532              		.loc 1 128 14 is_stmt 0 view .LVU122
 533 0068 104A     		ldr	r2, .L45+40
 534 006a 1149     		ldr	r1, .L45+44
 535 006c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 128:main.c        ****             time_led = ON;
 536              		.loc 1 128 13 view .LVU123
 537 006e 33B1     		cbz	r3, .L31
 129:main.c        ****          } else {
 538              		.loc 1 129 13 is_stmt 1 view .LVU124
 129:main.c        ****          } else {
 539              		.loc 1 129 22 is_stmt 0 view .LVU125
 540 0070 0120     		movs	r0, #1
 541 0072 0870     		strb	r0, [r1]
 542              	.L32:
 133:main.c        ****       }
 543              		.loc 1 133 9 is_stmt 1 view .LVU126
 133:main.c        ****       }
 544              		.loc 1 133 16 is_stmt 0 view .LVU127
 545 0074 B3FA83F3 		clz	r3, r3
 546 0078 5B09     		lsrs	r3, r3, #5
 547 007a 1370     		strb	r3, [r2]
 548 007c C8E7     		b	.L30
 549              	.L31:
 131:main.c        ****          }
 550              		.loc 1 131 13 is_stmt 1 view .LVU128
 131:main.c        ****          }
 551              		.loc 1 131 22 is_stmt 0 view .LVU129
 552 007e 0B70     		strb	r3, [r1]
 553 0080 F8E7     		b	.L32
 554              	.L46:
 555 0082 00BF     		.align	2
 556              	.L45:
 557 0084 00000000 		.word	cnt.1
 558 0088 00000000 		.word	tick
 559 008c 00000000 		.word	jiffes
 560 0090 00000000 		.word	rxcnt1
 561 0094 00000000 		.word	rxck1
 562 0098 00000000 		.word	rxcnt2
 563 009c 00000000 		.word	rxck2
 564 00a0 00000000 		.word	rxcnt3
 565 00a4 00000000 		.word	rxck3
 566 00a8 00000000 		.word	audio_delay
 567 00ac 00000000 		.word	flip.0
 568 00b0 00000000 		.word	time_led
 569              		.cfi_endproc
 570              	.LFE129:
 572              		.section	.text.watch_dog_init,"ax",%progbits
 573              		.align	1
 574              		.global	watch_dog_init
 575              		.syntax unified
 576              		.thumb
 577              		.thumb_func
 579              	watch_dog_init:
 580              	.LFB130:
 142:main.c        **** 
 143:main.c        **** 
 144:main.c        **** void watch_dog_init (void)
 145:main.c        **** {
 581              		.loc 1 145 1 is_stmt 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 0
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 146:main.c        ****       /* Enable write access to IWDG_PR and IWDG_RLR registers */
 147:main.c        ****       IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 585              		.loc 1 147 7 view .LVU131
 145:main.c        ****       /* Enable write access to IWDG_PR and IWDG_RLR registers */
 586              		.loc 1 145 1 is_stmt 0 view .LVU132
 587 0000 08B5     		push	{r3, lr}
 588              		.cfi_def_cfa_offset 8
 589              		.cfi_offset 3, -8
 590              		.cfi_offset 14, -4
 591              		.loc 1 147 7 view .LVU133
 592 0002 45F25550 		movw	r0, #21845
 593 0006 FFF7FEFF 		bl	IWDG_WriteAccessCmd
 594              	.LVL39:
 148:main.c        ****       /* IWDG counter clock: LSI/32 */
 149:main.c        ****       IWDG_SetPrescaler(IWDG_Prescaler_32);
 595              		.loc 1 149 7 is_stmt 1 view .LVU134
 596 000a 0320     		movs	r0, #3
 597 000c FFF7FEFF 		bl	IWDG_SetPrescaler
 598              	.LVL40:
 150:main.c        ****       /* Set counter reload value to obtain 250ms IWDG TimeOut. */
 151:main.c        ****       IWDG_SetReload(2048);
 599              		.loc 1 151 7 view .LVU135
 600 0010 4FF40060 		mov	r0, #2048
 601 0014 FFF7FEFF 		bl	IWDG_SetReload
 602              	.LVL41:
 152:main.c        ****       /* Reload IWDG counter */
 153:main.c        ****       IWDG_ReloadCounter();
 603              		.loc 1 153 7 view .LVU136
 604 0018 FFF7FEFF 		bl	IWDG_ReloadCounter
 605              	.LVL42:
 154:main.c        ****       /* Enable IWDG (the LSI oscillator will be enabled by hardware) */
 155:main.c        ****       IWDG_Enable();
 606              		.loc 1 155 7 view .LVU137
 156:main.c        **** }
 607              		.loc 1 156 1 is_stmt 0 view .LVU138
 608 001c BDE80840 		pop	{r3, lr}
 609              		.cfi_restore 14
 610              		.cfi_restore 3
 611              		.cfi_def_cfa_offset 0
 155:main.c        **** }
 612              		.loc 1 155 7 view .LVU139
 613 0020 FFF7FEBF 		b	IWDG_Enable
 614              	.LVL43:
 615              		.cfi_endproc
 616              	.LFE130:
 618              		.section	.rodata.tick_process.str1.1,"aMS",%progbits,1
 619              	.LC0:
 620 0000 566F6C75 		.ascii	"Volume: %2d \000"
 620      6D653A20 
 620      25326420 
 620      00
 621              		.section	.text.tick_process,"ax",%progbits
 622              		.align	1
 623              		.global	tick_process
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	tick_process:
 629              	.LFB131:
 157:main.c        **** 
 158:main.c        **** 
 159:main.c        **** void tick_process (void)
 160:main.c        **** {
 630              		.loc 1 160 1 is_stmt 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 161:main.c        ****       /* Reload IWDG counter */
 162:main.c        ****       IWDG_ReloadCounter();
 634              		.loc 1 162 7 view .LVU141
 160:main.c        ****       /* Reload IWDG counter */
 635              		.loc 1 160 1 is_stmt 0 view .LVU142
 636 0000 10B5     		push	{r4, lr}
 637              		.cfi_def_cfa_offset 8
 638              		.cfi_offset 4, -8
 639              		.cfi_offset 14, -4
 640              		.loc 1 162 7 view .LVU143
 641 0002 FFF7FEFF 		bl	IWDG_ReloadCounter
 642              	.LVL44:
 163:main.c        ****       read_key = key_read();
 643              		.loc 1 163 7 is_stmt 1 view .LVU144
 644              		.loc 1 163 18 is_stmt 0 view .LVU145
 645 0006 FFF7FEFF 		bl	key_read
 646              	.LVL45:
 647              		.loc 1 163 16 view .LVU146
 648 000a 574C     		ldr	r4, .L88
 164:main.c        ****       if (read_key != old_key) {
 649              		.loc 1 164 20 view .LVU147
 650 000c 574A     		ldr	r2, .L88+4
 163:main.c        ****       read_key = key_read();
 651              		.loc 1 163 16 view .LVU148
 652 000e 2070     		strb	r0, [r4]
 653              		.loc 1 164 7 is_stmt 1 view .LVU149
 654              		.loc 1 164 20 is_stmt 0 view .LVU150
 655 0010 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 656 0012 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 657              		.loc 1 164 10 view .LVU151
 658 0014 9942     		cmp	r1, r3
 659 0016 7BD0     		beq	.L50
 165:main.c        ****       	  old_key = read_key;
 660              		.loc 1 165 10 is_stmt 1 view .LVU152
 661              		.loc 1 165 18 is_stmt 0 view .LVU153
 662 0018 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 663 001a DBB2     		uxtb	r3, r3
 664 001c 1370     		strb	r3, [r2]
 166:main.c        ****       	  //key...
 167:main.c        ****       	  //TP_Drow_Touch_Point(old_x,old_y,background_color);
 168:main.c        ****       	  if (read_key & K_UP) {
 665              		.loc 1 168 10 is_stmt 1 view .LVU154
 666              		.loc 1 168 23 is_stmt 0 view .LVU155
 667 001e 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 668              		.loc 1 168 13 view .LVU156
 669 0020 1807     		lsls	r0, r3, #28
 670 0022 1FD5     		bpl	.L51
 169:main.c        ****       	     if (my > 5) my -= 5;else my = 0;
 671              		.loc 1 169 13 is_stmt 1 view .LVU157
 672              		.loc 1 169 20 is_stmt 0 view .LVU158
 673 0024 524B     		ldr	r3, .L88+8
 674 0026 1A88     		ldrh	r2, [r3]
 675 0028 12B2     		sxth	r2, r2
 676              		.loc 1 169 16 view .LVU159
 677 002a 052A     		cmp	r2, #5
 678              		.loc 1 169 25 is_stmt 1 view .LVU160
 679              		.loc 1 169 28 is_stmt 0 view .LVU161
 680 002c C3BF     		ittte	gt
 681 002e 1A88     		ldrhgt	r2, [r3]
 682 0030 053A     		subgt	r2, r2, #5
 683 0032 12B2     		sxthgt	r2, r2
 684              		.loc 1 169 38 is_stmt 1 view .LVU162
 685              		.loc 1 169 41 is_stmt 0 view .LVU163
 686 0034 0022     		movle	r2, #0
 687 0036 1A80     		strh	r2, [r3]	@ movhi
 170:main.c        ****       	     old_y = my;
 688              		.loc 1 170 13 is_stmt 1 view .LVU164
 689              		.loc 1 170 19 is_stmt 0 view .LVU165
 690 0038 1A88     		ldrh	r2, [r3]
 691 003a 4E4B     		ldr	r3, .L88+12
 692 003c 1A80     		strh	r2, [r3]	@ movhi
 171:main.c        ****       	     volume++;
 693              		.loc 1 171 13 is_stmt 1 view .LVU166
 694              		.loc 1 171 19 is_stmt 0 view .LVU167
 695 003e 4E4B     		ldr	r3, .L88+16
 696 0040 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 697 0042 0132     		adds	r2, r2, #1
 698 0044 D2B2     		uxtb	r2, r2
 699 0046 1A70     		strb	r2, [r3]
 172:main.c        ****       	     if (volume >= 63) volume = 63;
 700              		.loc 1 172 13 is_stmt 1 view .LVU168
 701              		.loc 1 172 24 is_stmt 0 view .LVU169
 702 0048 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 703              		.loc 1 172 16 view .LVU170
 704 004a 3E2A     		cmp	r2, #62
 705              		.loc 1 172 31 is_stmt 1 view .LVU171
 706              		.loc 1 172 38 is_stmt 0 view .LVU172
 707 004c 84BF     		itt	hi
 708 004e 3F22     		movhi	r2, #63
 709 0050 1A70     		strbhi	r2, [r3]
 173:main.c        ****       	     volume_flag = 1;
 710              		.loc 1 173 13 is_stmt 1 view .LVU173
 711              		.loc 1 173 25 is_stmt 0 view .LVU174
 712 0052 4A4A     		ldr	r2, .L88+20
 713 0054 0121     		movs	r1, #1
 714 0056 1170     		strb	r1, [r2]
 174:main.c        ****       	     lcd_printf(20,28,"Volume: %2d ",volume);
 715              		.loc 1 174 13 is_stmt 1 view .LVU175
 716 0058 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 717 005a 494A     		ldr	r2, .L88+24
 718 005c 1C21     		movs	r1, #28
 719 005e 1420     		movs	r0, #20
 720 0060 FFF7FEFF 		bl	lcd_printf
 721              	.LVL46:
 722              	.L51:
 175:main.c        ****       	  }
 176:main.c        ****       	  if (read_key & K_DOWN) {
 723              		.loc 1 176 10 view .LVU176
 724              		.loc 1 176 23 is_stmt 0 view .LVU177
 725 0064 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 726              		.loc 1 176 13 view .LVU178
 727 0066 9907     		lsls	r1, r3, #30
 728 0068 23D5     		bpl	.L55
 177:main.c        ****       	     if (my < (maxy - 6)) my += 5;else my = maxy - 1;
 729              		.loc 1 177 13 is_stmt 1 view .LVU179
 730              		.loc 1 177 20 is_stmt 0 view .LVU180
 731 006a 414A     		ldr	r2, .L88+8
 732              		.loc 1 177 28 view .LVU181
 733 006c 454B     		ldr	r3, .L88+28
 734              		.loc 1 177 20 view .LVU182
 735 006e 1188     		ldrh	r1, [r2]
 736              		.loc 1 177 28 view .LVU183
 737 0070 1B88     		ldrh	r3, [r3]
 738              		.loc 1 177 20 view .LVU184
 739 0072 09B2     		sxth	r1, r1
 740              		.loc 1 177 28 view .LVU185
 741 0074 981F     		subs	r0, r3, #6
 742              		.loc 1 177 16 view .LVU186
 743 0076 8142     		cmp	r1, r0
 744              		.loc 1 177 34 is_stmt 1 view .LVU187
 745              		.loc 1 177 37 is_stmt 0 view .LVU188
 746 0078 B6BF     		itet	lt
 747 007a 1388     		ldrhlt	r3, [r2]
 748              		.loc 1 177 57 view .LVU189
 749 007c 03F1FF33 		addge	r3, r3, #-1
 750              		.loc 1 177 37 view .LVU190
 751 0080 0533     		addlt	r3, r3, #5
 752              		.loc 1 177 47 is_stmt 1 view .LVU191
 753              		.loc 1 177 57 is_stmt 0 view .LVU192
 754 0082 1BB2     		sxth	r3, r3
 755              		.loc 1 177 50 view .LVU193
 756 0084 1380     		strh	r3, [r2]	@ movhi
 178:main.c        ****       	     old_y = my;
 757              		.loc 1 178 13 is_stmt 1 view .LVU194
 758              		.loc 1 178 19 is_stmt 0 view .LVU195
 759 0086 3B4B     		ldr	r3, .L88+12
 760 0088 1288     		ldrh	r2, [r2]
 761 008a 1A80     		strh	r2, [r3]	@ movhi
 179:main.c        ****       	     if (volume) volume--;else volume = 0;
 762              		.loc 1 179 13 is_stmt 1 view .LVU196
 763              		.loc 1 179 17 is_stmt 0 view .LVU197
 764 008c 3A4B     		ldr	r3, .L88+16
 765 008e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 766              		.loc 1 179 16 view .LVU198
 767 0090 02F0FF01 		and	r1, r2, #255
 768 0094 002A     		cmp	r2, #0
 769 0096 5ED0     		beq	.L58
 770              		.loc 1 179 25 is_stmt 1 discriminator 1 view .LVU199
 771              		.loc 1 179 31 is_stmt 0 discriminator 1 view .LVU200
 772 0098 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 773 009a 013A     		subs	r2, r2, #1
 774 009c D2B2     		uxtb	r2, r2
 775 009e 1A70     		strb	r2, [r3]
 776              	.L59:
 180:main.c        ****       	     volume_flag = 1;
 777              		.loc 1 180 13 is_stmt 1 view .LVU201
 778              		.loc 1 180 25 is_stmt 0 view .LVU202
 779 00a0 364A     		ldr	r2, .L88+20
 780 00a2 0121     		movs	r1, #1
 781 00a4 1170     		strb	r1, [r2]
 181:main.c        ****       	     lcd_printf(20,28,"Volume: %2d ",volume);
 782              		.loc 1 181 13 is_stmt 1 view .LVU203
 783 00a6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 784 00a8 354A     		ldr	r2, .L88+24
 785 00aa 1C21     		movs	r1, #28
 786 00ac 1420     		movs	r0, #20
 787 00ae FFF7FEFF 		bl	lcd_printf
 788              	.LVL47:
 789              	.L55:
 182:main.c        ****       	  }
 183:main.c        ****       	  if (read_key & K_RIGHT) {
 790              		.loc 1 183 10 view .LVU204
 791              		.loc 1 183 23 is_stmt 0 view .LVU205
 792 00b2 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 793              		.loc 1 183 13 view .LVU206
 794 00b4 DA07     		lsls	r2, r3, #31
 795 00b6 16D5     		bpl	.L60
 184:main.c        ****       	     if (mx < (maxx - 6)) mx += 5;else mx = maxx - 1;
 796              		.loc 1 184 13 is_stmt 1 view .LVU207
 797              		.loc 1 184 20 is_stmt 0 view .LVU208
 798 00b8 334A     		ldr	r2, .L88+32
 799              		.loc 1 184 28 view .LVU209
 800 00ba 344B     		ldr	r3, .L88+36
 801              		.loc 1 184 20 view .LVU210
 802 00bc 1188     		ldrh	r1, [r2]
 803              		.loc 1 184 28 view .LVU211
 804 00be 1B88     		ldrh	r3, [r3]
 805              		.loc 1 184 20 view .LVU212
 806 00c0 09B2     		sxth	r1, r1
 807              		.loc 1 184 28 view .LVU213
 808 00c2 981F     		subs	r0, r3, #6
 809              		.loc 1 184 16 view .LVU214
 810 00c4 8142     		cmp	r1, r0
 811              		.loc 1 184 34 is_stmt 1 view .LVU215
 812              		.loc 1 184 37 is_stmt 0 view .LVU216
 813 00c6 B6BF     		itet	lt
 814 00c8 1388     		ldrhlt	r3, [r2]
 815              		.loc 1 184 57 view .LVU217
 816 00ca 03F1FF33 		addge	r3, r3, #-1
 817              		.loc 1 184 37 view .LVU218
 818 00ce 0533     		addlt	r3, r3, #5
 819              		.loc 1 184 47 is_stmt 1 view .LVU219
 820              		.loc 1 184 57 is_stmt 0 view .LVU220
 821 00d0 1BB2     		sxth	r3, r3
 822              		.loc 1 184 50 view .LVU221
 823 00d2 1380     		strh	r3, [r2]	@ movhi
 185:main.c        ****       	     old_x = mx;
 824              		.loc 1 185 13 is_stmt 1 view .LVU222
 825              		.loc 1 185 19 is_stmt 0 view .LVU223
 826 00d4 2E4B     		ldr	r3, .L88+40
 827 00d6 1288     		ldrh	r2, [r2]
 828 00d8 1A80     		strh	r2, [r3]	@ movhi
 186:main.c        ****              if (play_audio == 0) {
 829              		.loc 1 186 14 is_stmt 1 view .LVU224
 830              		.loc 1 186 29 is_stmt 0 view .LVU225
 831 00da 2E4B     		ldr	r3, .L88+44
 832 00dc 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 833              		.loc 1 186 17 view .LVU226
 834 00de 002A     		cmp	r2, #0
 835 00e0 3BD1     		bne	.L63
 187:main.c        ****               	 play_audio = 1;
 836              		.loc 1 187 17 is_stmt 1 view .LVU227
 837              		.loc 1 187 28 is_stmt 0 view .LVU228
 838 00e2 0122     		movs	r2, #1
 839 00e4 1A70     		strb	r2, [r3]
 840              	.L60:
 188:main.c        ****              } else {
 189:main.c        ****              	 play_key |= 0x02;
 190:main.c        ****              }
 191:main.c        ****       	  }
 192:main.c        ****       	  if (read_key & K_LEFT) {
 841              		.loc 1 192 10 is_stmt 1 view .LVU229
 842              		.loc 1 192 23 is_stmt 0 view .LVU230
 843 00e6 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 844              		.loc 1 192 13 view .LVU231
 845 00e8 5B07     		lsls	r3, r3, #29
 846 00ea 11D5     		bpl	.L50
 193:main.c        ****       	     if (mx > 5) mx -= 5;else mx = 0;
 847              		.loc 1 193 13 is_stmt 1 view .LVU232
 848              		.loc 1 193 20 is_stmt 0 view .LVU233
 849 00ec 264B     		ldr	r3, .L88+32
 850 00ee 1A88     		ldrh	r2, [r3]
 851 00f0 12B2     		sxth	r2, r2
 852              		.loc 1 193 16 view .LVU234
 853 00f2 052A     		cmp	r2, #5
 854              		.loc 1 193 25 is_stmt 1 view .LVU235
 855              		.loc 1 193 28 is_stmt 0 view .LVU236
 856 00f4 C3BF     		ittte	gt
 857 00f6 1A88     		ldrhgt	r2, [r3]
 858 00f8 053A     		subgt	r2, r2, #5
 859 00fa 12B2     		sxthgt	r2, r2
 860              		.loc 1 193 38 is_stmt 1 view .LVU237
 861              		.loc 1 193 41 is_stmt 0 view .LVU238
 862 00fc 0022     		movle	r2, #0
 863 00fe 1A80     		strh	r2, [r3]	@ movhi
 194:main.c        ****       	     old_x = mx;
 864              		.loc 1 194 13 is_stmt 1 view .LVU239
 865              		.loc 1 194 19 is_stmt 0 view .LVU240
 866 0100 1A88     		ldrh	r2, [r3]
 867 0102 234B     		ldr	r3, .L88+40
 868 0104 1A80     		strh	r2, [r3]	@ movhi
 195:main.c        ****              play_key |= 0x04;
 869              		.loc 1 195 14 is_stmt 1 view .LVU241
 870              		.loc 1 195 23 is_stmt 0 view .LVU242
 871 0106 244A     		ldr	r2, .L88+48
 872 0108 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 873 010a 43F00403 		orr	r3, r3, #4
 874 010e 1370     		strb	r3, [r2]
 875              	.L50:
 196:main.c        ****       	  }
 197:main.c        ****       	  //TP_Drow_Touch_Point(mx,my,YELLOW);
 198:main.c        ****       }
 199:main.c        ****       serial_check();
 876              		.loc 1 199 7 is_stmt 1 view .LVU243
 877 0110 FFF7FEFF 		bl	serial_check
 878              	.LVL48:
 200:main.c        ****       TP_Scan(0);
 879              		.loc 1 200 7 view .LVU244
 880 0114 0020     		movs	r0, #0
 881 0116 FFF7FEFF 		bl	TP_Scan
 882              	.LVL49:
 201:main.c        **** 	if ((tp_dev.sta & 0xC0) == TP_CATH_PRES) {
 883              		.loc 1 201 2 view .LVU245
 884              		.loc 1 201 13 is_stmt 0 view .LVU246
 885 011a 204B     		ldr	r3, .L88+52
 886 011c 1A7D     		ldrb	r2, [r3, #20]	@ zero_extendqisi2
 887              		.loc 1 201 5 view .LVU247
 888 011e 02F0C001 		and	r1, r2, #192
 889 0122 4029     		cmp	r1, #64
 890 0124 0AD1     		bne	.L67
 202:main.c        ****          tp_dev.sta &= ~(TP_CATH_PRES);
 891              		.loc 1 202 10 is_stmt 1 view .LVU248
 892              		.loc 1 202 21 is_stmt 0 view .LVU249
 893 0126 22F04002 		bic	r2, r2, #64
 894 012a 1A75     		strb	r2, [r3, #20]
 203:main.c        ****          pen_x = tp_dev.x[0];
 895              		.loc 1 203 10 is_stmt 1 view .LVU250
 896              		.loc 1 203 16 is_stmt 0 view .LVU251
 897 012c 1C4A     		ldr	r2, .L88+56
 898              		.loc 1 203 26 view .LVU252
 899 012e B3F90010 		ldrsh	r1, [r3]
 900              		.loc 1 203 16 view .LVU253
 901 0132 1180     		strh	r1, [r2]	@ movhi
 204:main.c        ****          pen_y = tp_dev.y[0];
 902              		.loc 1 204 10 is_stmt 1 view .LVU254
 903              		.loc 1 204 26 is_stmt 0 view .LVU255
 904 0134 B3F90A20 		ldrsh	r2, [r3, #10]
 905              		.loc 1 204 16 view .LVU256
 906 0138 1A4B     		ldr	r3, .L88+60
 907 013a 1A80     		strh	r2, [r3]	@ movhi
 908              	.L67:
 205:main.c        **** 		 
 206:main.c        ****          //lcd_printf(1,1,"TP_X: %3d TP_Y: %3d ",pen_x,pen_y);
 207:main.c        ****          //TP_Drow_Touch_Point(pen_x,pen_y,foreground_color);
 208:main.c        **** 		 //TP_Drow_Touch_Point2(pen_x,pen_y,pen_x2,pen_y2,foreground_color);
 209:main.c        ****       }
 210:main.c        **** 	  
 211:main.c        ****       ir_process();
 909              		.loc 1 211 7 is_stmt 1 view .LVU257
 910 013c FFF7FEFF 		bl	ir_process
 911              	.LVL50:
 212:main.c        ****       //if (TPAD_Scan(0)) {
 213:main.c        ****       //	  tpad_press++;
 214:main.c        ****       //	  lcd_printf(1,1,"Touch_pad press %5d ",tpad_press);
 215:main.c        ****       //}
 216:main.c        ****       adc_process();
 912              		.loc 1 216 7 view .LVU258
 913 0140 FFF7FEFF 		bl	adc_process
 914              	.LVL51:
 217:main.c        ****       if (display_line_flag) {
 915              		.loc 1 217 7 view .LVU259
 916              		.loc 1 217 11 is_stmt 0 view .LVU260
 917 0144 184B     		ldr	r3, .L88+64
 918              		.loc 1 217 10 view .LVU261
 919 0146 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 920 0148 0BB1     		cbz	r3, .L68
 218:main.c        ****          audio_file_list();
 921              		.loc 1 218 10 is_stmt 1 view .LVU262
 922 014a FFF7FEFF 		bl	audio_file_list
 923              	.LVL52:
 924              	.L68:
 219:main.c        ****       }
 220:main.c        ****       //if (time_led == ON) LED_OUT0 = 0;else LED_OUT0 = 1;
 221:main.c        ****       //if ((tx_led) || (rx_led)) LED_OUT1 = 0;
 222:main.c        ****       //if ((tx_led == 0) && (rx_led == 0)) LED_OUT1 = 1;
 223:main.c        ****       audio_process();
 925              		.loc 1 223 7 view .LVU263
 224:main.c        **** 	  
 225:main.c        **** 	  
 226:main.c        **** 	  
 227:main.c        **** }
 926              		.loc 1 227 1 is_stmt 0 view .LVU264
 927 014e BDE81040 		pop	{r4, lr}
 928              		.cfi_remember_state
 929              		.cfi_restore 14
 930              		.cfi_restore 4
 931              		.cfi_def_cfa_offset 0
 223:main.c        **** 	  
 932              		.loc 1 223 7 view .LVU265
 933 0152 FFF7FEBF 		b	audio_process
 934              	.LVL53:
 935              	.L58:
 936              		.cfi_restore_state
 179:main.c        ****       	     volume_flag = 1;
 937              		.loc 1 179 39 is_stmt 1 discriminator 2 view .LVU266
 179:main.c        ****       	     volume_flag = 1;
 938              		.loc 1 179 46 is_stmt 0 discriminator 2 view .LVU267
 939 0156 1970     		strb	r1, [r3]
 940 0158 A2E7     		b	.L59
 941              	.L63:
 189:main.c        ****              }
 942              		.loc 1 189 16 is_stmt 1 view .LVU268
 189:main.c        ****              }
 943              		.loc 1 189 25 is_stmt 0 view .LVU269
 944 015a 0F4A     		ldr	r2, .L88+48
 945 015c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 946 015e 43F00203 		orr	r3, r3, #2
 947 0162 1370     		strb	r3, [r2]
 948 0164 BFE7     		b	.L60
 949              	.L89:
 950 0166 00BF     		.align	2
 951              	.L88:
 952 0168 00000000 		.word	read_key
 953 016c 00000000 		.word	old_key
 954 0170 00000000 		.word	my
 955 0174 00000000 		.word	old_y
 956 0178 00000000 		.word	volume
 957 017c 00000000 		.word	volume_flag
 958 0180 00000000 		.word	.LC0
 959 0184 00000000 		.word	maxy
 960 0188 00000000 		.word	mx
 961 018c 00000000 		.word	maxx
 962 0190 00000000 		.word	old_x
 963 0194 00000000 		.word	play_audio
 964 0198 00000000 		.word	play_key
 965 019c 00000000 		.word	tp_dev
 966 01a0 00000000 		.word	pen_x
 967 01a4 00000000 		.word	pen_y
 968 01a8 00000000 		.word	display_line_flag
 969              		.cfi_endproc
 970              	.LFE131:
 972              		.section	.text.memo_process,"ax",%progbits
 973              		.align	1
 974              		.global	memo_process
 975              		.syntax unified
 976              		.thumb
 977              		.thumb_func
 979              	memo_process:
 980              	.LFB132:
 228:main.c        **** 
 229:main.c        **** void memo_process (void)
 230:main.c        **** {
 981              		.loc 1 230 1 is_stmt 1 view -0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 0
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 231:main.c        **** 	/*
 232:main.c        **** 	TP_Scan(0);
 233:main.c        **** 	if ((tp_dev.sta & 0xC0) == TP_CATH_PRES) {
 234:main.c        ****          tp_dev.sta &= ~(TP_CATH_PRES);
 235:main.c        ****          pen_x = tp_dev.x[0];
 236:main.c        ****          pen_y = tp_dev.y[0];
 237:main.c        **** 		 if(pen_y<280) TP_Drow_Touch_Point2(pen_x,pen_y,pen_x2,pen_y2,foreground_color);
 238:main.c        **** 		 pen_x2 = pen_x;
 239:main.c        **** 		 pen_y2 = pen_y;
 240:main.c        ****          lcd_printf(1,1,"TP_X: %3d TP_Y: %3d ",pen_x,pen_y);
 241:main.c        ****          //TP_Drow_Touch_Point(pen_x,pen_y,foreground_color);
 242:main.c        **** 		 //TP_Drow_Touch_Point2(pen_x,pen_y,pen_x2,pen_y2,foreground_color);
 243:main.c        ****       }
 244:main.c        **** 	  */
 245:main.c        **** 	if(pen_y<280&&pen_y2<280&&pen_y>20&&pen_y2>20) TP_Drow_Touch_Point2(pen_x,pen_y,pen_x2,pen_y2,fore
 985              		.loc 1 245 2 view .LVU271
 230:main.c        **** 	/*
 986              		.loc 1 230 1 is_stmt 0 view .LVU272
 987 0000 F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 988              		.cfi_def_cfa_offset 32
 989              		.cfi_offset 4, -20
 990              		.cfi_offset 5, -16
 991              		.cfi_offset 6, -12
 992              		.cfi_offset 7, -8
 993              		.cfi_offset 14, -4
 994              		.loc 1 245 10 view .LVU273
 995 0002 164D     		ldr	r5, .L92
 996 0004 164C     		ldr	r4, .L92+4
 997 0006 2B88     		ldrh	r3, [r5]
 998 0008 164F     		ldr	r7, .L92+8
 999 000a 174E     		ldr	r6, .L92+12
 1000 000c 1BB2     		sxth	r3, r3
 1001              		.loc 1 245 4 view .LVU274
 1002 000e B3F58C7F 		cmp	r3, #280
 1003 0012 1CDA     		bge	.L91
 1004              		.loc 1 245 22 discriminator 1 view .LVU275
 1005 0014 2388     		ldrh	r3, [r4]
 1006 0016 1BB2     		sxth	r3, r3
 1007              		.loc 1 245 14 discriminator 1 view .LVU276
 1008 0018 B3F58C7F 		cmp	r3, #280
 1009 001c 17DA     		bge	.L91
 1010              		.loc 1 245 33 discriminator 2 view .LVU277
 1011 001e 2B88     		ldrh	r3, [r5]
 1012 0020 1BB2     		sxth	r3, r3
 1013              		.loc 1 245 26 discriminator 2 view .LVU278
 1014 0022 142B     		cmp	r3, #20
 1015 0024 13DD     		ble	.L91
 1016              		.loc 1 245 44 discriminator 3 view .LVU279
 1017 0026 2388     		ldrh	r3, [r4]
 1018 0028 1BB2     		sxth	r3, r3
 1019              		.loc 1 245 36 discriminator 3 view .LVU280
 1020 002a 142B     		cmp	r3, #20
 1021 002c 0FDD     		ble	.L91
 1022              		.loc 1 245 49 is_stmt 1 discriminator 4 view .LVU281
 1023 002e DFF83CC0 		ldr	ip, .L92+16
 1024 0032 3888     		ldrh	r0, [r7]
 1025 0034 2988     		ldrh	r1, [r5]
 1026 0036 3288     		ldrh	r2, [r6]
 1027 0038 2388     		ldrh	r3, [r4]
 1028 003a BCF800C0 		ldrh	ip, [ip]
 1029 003e CDF800C0 		str	ip, [sp]
 1030 0042 9BB2     		uxth	r3, r3
 1031 0044 92B2     		uxth	r2, r2
 1032 0046 89B2     		uxth	r1, r1
 1033 0048 80B2     		uxth	r0, r0
 1034 004a FFF7FEFF 		bl	TP_Drow_Touch_Point2
 1035              	.LVL54:
 1036              	.L91:
 246:main.c        **** 	pen_x2 = pen_x;
 1037              		.loc 1 246 2 view .LVU282
 1038              		.loc 1 246 9 is_stmt 0 view .LVU283
 1039 004e 3B88     		ldrh	r3, [r7]
 1040 0050 3380     		strh	r3, [r6]	@ movhi
 247:main.c        **** 	pen_y2 = pen_y;
 1041              		.loc 1 247 2 is_stmt 1 view .LVU284
 1042              		.loc 1 247 9 is_stmt 0 view .LVU285
 1043 0052 2B88     		ldrh	r3, [r5]
 1044 0054 2380     		strh	r3, [r4]	@ movhi
 248:main.c        **** 	
 249:main.c        **** }
 1045              		.loc 1 249 1 view .LVU286
 1046 0056 03B0     		add	sp, sp, #12
 1047              		.cfi_def_cfa_offset 20
 1048              		@ sp needed
 1049 0058 F0BD     		pop	{r4, r5, r6, r7, pc}
 1050              	.L93:
 1051 005a 00BF     		.align	2
 1052              	.L92:
 1053 005c 00000000 		.word	pen_y
 1054 0060 00000000 		.word	pen_y2
 1055 0064 00000000 		.word	pen_x
 1056 0068 00000000 		.word	pen_x2
 1057 006c 00000000 		.word	foreground_color
 1058              		.cfi_endproc
 1059              	.LFE132:
 1061              		.section	.rodata.main.str1.1,"aMS",%progbits,1
 1062              	.LC1:
 1063 0000 54505F49 		.ascii	"TP_Info.\000"
 1063      6E666F2E 
 1063      00
 1064              	.LC2:
 1065 0009 78666163 		.ascii	"xfac: %d\000"
 1065      3A202564 
 1065      00
 1066              		.global	__aeabi_f2d
 1067              	.LC3:
 1068 0012 79666163 		.ascii	"yfac: %d\000"
 1068      3A202564 
 1068      00
 1069              	.LC4:
 1070 001b 786F6666 		.ascii	"xoffset: %d yoffset:%d\000"
 1070      7365743A 
 1070      20256420 
 1070      796F6666 
 1070      7365743A 
 1071              	.LC5:
 1072 0032 73746174 		.ascii	"status: %d type: %d\000"
 1072      75733A20 
 1072      25642074 
 1072      7970653A 
 1072      20256400 
 1073              	.LC6:
 1074 0046 706C6179 		.ascii	"play_list\000"
 1074      5F6C6973 
 1074      7400
 1075              	.LC7:
 1076 0050 6261636B 		.ascii	"back\000"
 1076      00
 1077              	.LC8:
 1078 0055 6D656D6F 		.ascii	"memo\000"
 1078      00
 1079              	.LC9:
 1080 005a 616D00   		.ascii	"am\000"
 1081              	.LC10:
 1082 005d 706D00   		.ascii	"pm\000"
 1083              	.LC11:
 1084 0060 253464B3 		.ascii	"%4d\263\342%2d\277\371%2d\300\317\000"
 1084      E2253264 
 1084      BFF92532 
 1084      64C0CF00 
 1085              	.LC12:
 1086 0070 2532643A 		.ascii	"%2d:%2d:%2d\000"
 1086      2532643A 
 1086      25326400 
 1087              	.LC13:
 1088 007c 6D703320 		.ascii	"mp3 player  \000"
 1088      706C6179 
 1088      65722020 
 1088      00
 1089              	.LC14:
 1090 0089 20202020 		.ascii	"                                             \000"
 1090      20202020 
 1090      20202020 
 1090      20202020 
 1090      20202020 
 1091              	.LC15:
 1092 00b7 20202020 		.ascii	"                                                   "
 1092      20202020 
 1092      20202020 
 1092      20202020 
 1092      20202020 
 1093 00ea 20202020 		.ascii	"    \000"
 1093      00
 1094              	.LC16:
 1095 00ef 20202020 		.ascii	"                                                   "
 1095      20202020 
 1095      20202020 
 1095      20202020 
 1095      20202020 
 1096 0122 20202000 		.ascii	"   \000"
 1097              	.LC17:
 1098 0126 706C6179 		.ascii	"play_list       \000"
 1098      5F6C6973 
 1098      74202020 
 1098      20202020 
 1098      00
 1099              	.LC18:
 1100 0137 6261636B 		.ascii	"back        \000"
 1100      20202020 
 1100      20202020 
 1100      00
 1101              	.LC19:
 1102 0144 6D656D6F 		.ascii	"memo      \000"
 1102      20202020 
 1102      202000
 1103              		.section	.text.startup.main,"ax",%progbits
 1104              		.align	1
 1105              		.global	main
 1106              		.syntax unified
 1107              		.thumb
 1108              		.thumb_func
 1110              	main:
 1111              	.LFB133:
 250:main.c        **** 
 251:main.c        **** 
 252:main.c        **** int main (void)
 253:main.c        **** {
 1112              		.loc 1 253 1 is_stmt 1 view -0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 32
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 254:main.c        ****       RCC_ClocksTypeDef RCC_Clocks;
 1116              		.loc 1 254 7 view .LVU288
 255:main.c        ****       /* System Clocks Configuration */
 256:main.c        ****       Periph_Configuration();
 1117              		.loc 1 256 7 view .LVU289
 253:main.c        ****       RCC_ClocksTypeDef RCC_Clocks;
 1118              		.loc 1 253 1 is_stmt 0 view .LVU290
 1119 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1120              		.cfi_def_cfa_offset 36
 1121              		.cfi_offset 4, -36
 1122              		.cfi_offset 5, -32
 1123              		.cfi_offset 6, -28
 1124              		.cfi_offset 7, -24
 1125              		.cfi_offset 8, -20
 1126              		.cfi_offset 9, -16
 1127              		.cfi_offset 10, -12
 1128              		.cfi_offset 11, -8
 1129              		.cfi_offset 14, -4
 1130 0004 8BB0     		sub	sp, sp, #44
 1131              		.cfi_def_cfa_offset 80
 1132              		.loc 1 256 7 view .LVU291
 1133 0006 FFF7FEFF 		bl	Periph_Configuration
 1134              	.LVL55:
 257:main.c        ****       /* NVIC configuration */
 258:main.c        ****       NVIC_Configuration();
 1135              		.loc 1 258 7 is_stmt 1 view .LVU292
 1136 000a FFF7FEFF 		bl	NVIC_Configuration
 1137              	.LVL56:
 259:main.c        ****       /* Configure the GPIO ports */
 260:main.c        ****       GPIO_Configuration();
 1138              		.loc 1 260 7 view .LVU293
 1139 000e FFF7FEFF 		bl	GPIO_Configuration
 1140              	.LVL57:
 261:main.c        ****       RCC_GetClocksFreq(&RCC_Clocks);
 1141              		.loc 1 261 7 view .LVU294
 1142 0012 06A8     		add	r0, sp, #24
 1143 0014 FFF7FEFF 		bl	RCC_GetClocksFreq
 1144              	.LVL58:
 262:main.c        ****       /* Setup SysTick Timer for 1 millisecond interrupts, also enables Systick and Systick-Interru
 263:main.c        ****       if (SysTick_Config(SystemCoreClock / 1000)) {
 1145              		.loc 1 263 7 view .LVU295
 1146              	.LBB22:
 1147              	.LBI22:
 1148              		.file 2 "c:/project/stm32fx_iolib/stm32fxxx/cmsis/core_cm4.h"
   1:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**************************************************************************//**
   2:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  * @file     core_cm4.h
   3:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  * @version  V4.30
   5:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  * @date     20. October 2015
   6:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  ******************************************************************************/
   7:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
   9:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    All rights reserved.
  10:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****      to endorse or promote products derived from this software without
  19:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****      specific prior written permission.
  20:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    *
  21:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  34:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  35:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
  40:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  41:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  44:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #include <stdint.h>
  45:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  46:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #ifdef __cplusplus
  47:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  extern "C" {
  48:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
  49:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  50:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
  51:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  54:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  57:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  60:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
  63:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  64:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  65:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*******************************************************************************
  66:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  *                 CMSIS definitions
  67:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  ******************************************************************************/
  68:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
  69:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup Cortex_M4
  70:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
  71:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
  72:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  73:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  79:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  81:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  82:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #if   defined ( __CC_ARM )
  83:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  87:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  92:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __GNUC__ )
  93:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
  97:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 102:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __TMS470__ )
 103:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 106:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __TASKING__ )
 107:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 111:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __CSMC__ )
 112:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __packed
 113:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 117:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #else
 118:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #error Unknown compiler
 119:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
 120:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 121:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** */
 124:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #if defined ( __CC_ARM )
 125:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 128:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #else
 129:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 131:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #endif
 132:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #else
 133:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 134:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 135:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 136:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 140:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #else
 141:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 143:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #endif
 144:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #else
 145:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 146:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 147:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 148:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __GNUC__ )
 149:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 152:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #else
 153:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 155:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #endif
 156:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #else
 157:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 158:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 159:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 160:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #if defined __ARMVFP__
 162:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 164:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #else
 165:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 167:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #endif
 168:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #else
 169:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 170:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 171:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 172:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __TMS470__ )
 173:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 176:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #else
 177:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 179:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #endif
 180:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #else
 181:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 182:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 183:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 184:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __TASKING__ )
 185:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #if defined __FPU_VFP__
 186:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 188:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #else
 189:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 191:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #endif
 192:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #else
 193:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 194:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 195:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 196:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #elif defined ( __CSMC__ )
 197:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       1U
 200:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #else
 201:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****       #define __FPU_USED       0U
 203:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #endif
 204:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #else
 205:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __FPU_USED         0U
 206:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 207:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 208:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
 209:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 210:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 214:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #ifdef __cplusplus
 215:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
 216:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
 217:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 218:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 220:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 222:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 225:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #ifdef __cplusplus
 226:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  extern "C" {
 227:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
 228:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 229:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* check device defines and use defaults */
 230:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #ifndef __CM4_REV
 232:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 235:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 236:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 240:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 241:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 245:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 246:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 250:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 251:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #endif
 255:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
 256:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 257:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 259:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 261:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** */
 265:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #ifdef __cplusplus
 266:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #else
 268:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
 270:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 273:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* following defines should be used for structure members */
 274:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 278:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 280:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 281:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 282:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*******************************************************************************
 283:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  *                 Register Abstraction
 284:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   Core Register contain:
 285:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core Register
 286:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core NVIC Register
 287:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core SCB Register
 288:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core SysTick Register
 289:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core Debug Register
 290:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core MPU Register
 291:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core FPU Register
 292:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  ******************************************************************************/
 293:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 294:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** */
 297:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 298:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 299:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief      Core Register type definitions.
 302:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
 303:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 304:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 305:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 306:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 308:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef union
 309:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 310:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   struct
 311:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
 312:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } APSR_Type;
 323:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 324:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* APSR Register Definitions */
 325:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 328:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 331:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 334:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 337:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 340:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 343:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 344:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 345:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 347:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef union
 348:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 349:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   struct
 350:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
 351:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } IPSR_Type;
 356:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 357:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* IPSR Register Definitions */
 358:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 361:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 362:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 363:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 365:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef union
 366:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 367:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   struct
 368:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
 369:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } xPSR_Type;
 383:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 384:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* xPSR Register Definitions */
 385:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 388:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 391:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 394:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 397:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 400:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 403:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 406:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 409:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 412:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 413:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 414:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 416:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef union
 417:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 418:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   struct
 419:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
 420:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } CONTROL_Type;
 427:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 428:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* CONTROL Register Definitions */
 429:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 432:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 435:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 438:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 440:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 441:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 442:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
 446:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 447:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 448:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 449:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 451:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
 452:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 453:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }  NVIC_Type;
 467:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 468:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 472:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 474:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 475:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 476:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
 480:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 481:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 482:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 483:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 485:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
 486:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 487:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } SCB_Type;
 509:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 510:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 514:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 517:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 520:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 523:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 526:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 530:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 533:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 536:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 539:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 542:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 545:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 548:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 551:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 554:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 557:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 561:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 565:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 568:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 571:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 574:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 577:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 580:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 583:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB System Control Register Definitions */
 584:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 587:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 590:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 593:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 597:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 600:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 603:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 606:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 609:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 612:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 616:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 619:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 622:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 625:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 628:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 631:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 634:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 637:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 640:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 643:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 646:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 649:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 652:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 655:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 659:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 662:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 665:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 669:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 672:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 675:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 679:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 682:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 685:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 688:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 691:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 693:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 694:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 695:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
 699:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 700:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 701:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 702:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 704:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
 705:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 706:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } SCnSCB_Type;
 710:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 711:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 715:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 719:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 722:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 725:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 728:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 731:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 733:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 734:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 735:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
 739:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 740:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 741:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 742:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 744:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
 745:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 746:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } SysTick_Type;
 751:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 752:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 756:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 759:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 762:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 765:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 769:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SysTick Current Register Definitions */
 770:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 773:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 777:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 780:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 783:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 785:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 786:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 787:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
 791:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 792:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 793:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 794:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 796:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
 797:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 798:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __OM  union
 799:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
 800:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } ITM_Type;
 831:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 832:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 836:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 840:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 843:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 846:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 849:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 852:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 855:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 858:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 861:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 864:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 868:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 872:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 876:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 880:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 883:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 886:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 888:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 889:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 890:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
 894:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 895:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 896:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
 897:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
 899:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
 900:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 901:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } DWT_Type;
 925:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 926:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* DWT Control Register Definitions */
 927:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 930:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 933:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 936:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 939:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 942:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 945:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 948:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 951:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 954:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 957:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 960:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 963:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 966:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 969:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 972:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 975:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 978:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 981:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 985:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 989:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 993:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 997:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1001:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1005:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1009:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1012:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1015:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1018:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1021:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1024:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1027:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1030:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1033:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1035:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1036:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1037:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
1041:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1042:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1043:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1044:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1046:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
1047:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1048:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } TPI_Type;
1073:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1074:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1078:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1082:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1086:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1089:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1092:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1095:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1099:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1102:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1106:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1110:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1113:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1116:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1119:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1122:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1125:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1128:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1132:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1136:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1139:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1142:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1145:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1148:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1151:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1154:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1158:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1162:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1166:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1169:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1172:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1175:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1178:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1181:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1185:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1188:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1190:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1191:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1193:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
1197:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1198:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1199:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1200:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1202:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
1203:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1204:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } MPU_Type;
1216:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1217:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* MPU Type Register Definitions */
1218:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1221:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1224:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1227:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* MPU Control Register Definitions */
1228:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1231:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1234:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1237:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1241:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1245:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1248:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1251:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1255:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1258:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1261:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1264:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1267:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1270:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1273:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1276:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1279:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1282:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
1284:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1285:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1286:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1288:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
1292:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1293:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1294:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1295:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1297:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
1298:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1299:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } FPU_Type;
1306:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1307:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1311:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1314:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1317:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1320:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1323:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1326:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1329:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1332:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1335:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1339:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1343:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1346:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1349:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1352:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1356:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1359:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1362:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1365:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1368:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1371:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1374:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1377:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1381:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1384:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1387:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1390:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
1392:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1393:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1394:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1395:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
1399:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1400:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1401:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1402:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1404:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** typedef struct
1405:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1406:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** } CoreDebug_Type;
1411:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1412:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1416:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1419:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1422:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1425:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1428:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1431:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1434:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1437:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1440:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1443:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1446:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1449:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1453:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1456:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1460:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1463:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1466:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1469:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1472:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1475:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1478:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1481:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1484:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1487:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1490:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1493:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1496:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1498:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1499:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1500:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
1504:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1505:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1506:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1507:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return           Masked and shifted value.
1511:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** */
1512:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1514:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1515:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param[in] value  Value of register.
1518:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** */
1520:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1522:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1524:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1525:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1526:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
1530:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1531:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1532:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1542:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1551:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
1555:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1556:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #endif
1560:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1561:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} */
1562:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1563:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1564:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1565:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*******************************************************************************
1566:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  *                Hardware Abstraction Layer
1567:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   Core Function Interface contains:
1568:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core NVIC Functions
1569:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core SysTick Functions
1570:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core Debug Functions
1571:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   - Core Register Access Functions
1572:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  ******************************************************************************/
1573:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1574:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** */
1576:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1577:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1578:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1579:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1581:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
1585:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1586:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1587:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1588:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Set Priority Grouping
1589:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            Only values from 0..7 are used.
1592:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1596:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1598:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t reg_value;
1599:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1601:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1608:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1609:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1610:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1611:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Get Priority Grouping
1612:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1615:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1617:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1619:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1620:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1621:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1622:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Enable External Interrupt
1623:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1626:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1628:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1629:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1630:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1631:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1632:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1633:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Disable External Interrupt
1634:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1637:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1639:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1641:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1642:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1643:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1644:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Get Pending Interrupt
1645:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return             1  Interrupt status is pending.
1649:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1650:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1652:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1654:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1655:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1656:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1657:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Set Pending Interrupt
1658:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1661:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1663:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1665:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1666:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1667:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1668:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Clear Pending Interrupt
1669:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1672:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1674:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1676:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1677:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1678:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1679:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Get Active Interrupt
1680:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return             0  Interrupt status is not active.
1683:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return             1  Interrupt status is active.
1684:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1685:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1687:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1689:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1690:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1691:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1692:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Set Interrupt Priority
1693:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Sets the priority of an interrupt.
1694:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]  priority  Priority to set.
1697:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1698:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1700:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1701:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
1702:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1703:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
1704:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   else
1705:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
1706:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
1708:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1709:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1710:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1711:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1712:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Get Interrupt Priority
1713:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Reads the priority of an interrupt.
1714:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return             Interrupt Priority.
1718:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1720:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1722:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1723:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
1725:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
1727:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   else
1728:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
1729:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
1731:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1732:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1733:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1734:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1735:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Encode Priority
1736:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            preemptive priority value, and subpriority value.
1738:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            In case of a conflict between priority grouping and available
1739:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1745:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1746:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1747:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1748:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t PreemptPriorityBits;
1749:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t SubPriorityBits;
1750:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1751:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1752:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1753:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1754:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   return (
1755:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1756:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1757:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****          );
1758:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1759:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1760:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1761:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1762:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   Decode Priority
1763:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1764:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            preemptive priority value and subpriority value.
1765:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            In case of a conflict between priority grouping and available
1766:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1767:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1768:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1769:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1770:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1771:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1772:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1773:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1774:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1775:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t PreemptPriorityBits;
1776:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   uint32_t SubPriorityBits;
1777:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1778:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1779:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1780:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1781:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1782:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1783:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1784:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1785:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1786:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1787:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   System Reset
1788:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1789:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1790:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1791:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1792:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1793:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                                                                        buffered write are completed
1794:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1795:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1796:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1797:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1798:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1799:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   for(;;)                                                           /* wait until reset */
1800:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
1801:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     __NOP();
1802:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
1803:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** }
1804:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1805:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1806:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1807:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1808:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1809:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /* ##################################    SysTick function  ########################################
1810:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1811:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1812:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1813:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief    Functions that configure the System.
1814:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   @{
1815:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1816:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1817:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** #if (__Vendor_SysTickConfig == 0U)
1818:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1819:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** /**
1820:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \brief   System Tick Configuration
1821:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1822:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1823:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1824:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return          0  Function succeeded.
1825:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \return          1  Function failed.
1826:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1827:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1828:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****            must contain a vendor-specific implementation of this function.
1829:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****  */
1830:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 1149              		.loc 2 1830 26 view .LVU296
 1150              	.LBB23:
1831:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
1832:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 1151              		.loc 2 1832 3 view .LVU297
 1152              	.LBE23:
 1153              	.LBE22:
 1154              		.loc 1 263 11 is_stmt 0 view .LVU298
 1155 0018 C44B     		ldr	r3, .L135
 1156              	.LVL59:
 1157              		.loc 1 263 11 view .LVU299
 1158 001a 4FF47A72 		mov	r2, #1000
 1159 001e 1B68     		ldr	r3, [r3]
 1160              	.LVL60:
 1161              		.loc 1 263 11 view .LVU300
 1162 0020 B3FBF2F3 		udiv	r3, r3, r2
 1163              	.LVL61:
 1164              	.LBB34:
 1165              	.LBB32:
 1166              		.loc 2 1832 14 view .LVU301
 1167 0024 013B     		subs	r3, r3, #1
 1168              	.LVL62:
 1169              		.loc 2 1832 6 view .LVU302
 1170 0026 B3F1807F 		cmp	r3, #16777216
 1171 002a 80F0E681 		bcs	.L95
1833:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
1834:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
1835:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
1836:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
1837:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 1172              		.loc 2 1837 3 is_stmt 1 view .LVU303
 1173              		.loc 2 1837 18 is_stmt 0 view .LVU304
 1174 002e 4FF0E022 		mov	r2, #-536813568
 1175              	.LBB24:
 1176              	.LBB25:
1702:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
 1177              		.loc 2 1702 55 view .LVU305
 1178 0032 BF4D     		ldr	r5, .L135+4
 1179              	.LBE25:
 1180              	.LBE24:
 1181              		.loc 2 1837 18 view .LVU306
 1182 0034 5361     		str	r3, [r2, #20]
1838:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 1183              		.loc 2 1838 3 is_stmt 1 view .LVU307
 1184              	.LVL63:
 1185              	.LBB29:
 1186              	.LBI24:
1698:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 1187              		.loc 2 1698 22 view .LVU308
 1188              	.LBB26:
1700:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
 1189              		.loc 2 1700 3 view .LVU309
1702:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
 1190              		.loc 2 1702 5 view .LVU310
 1191              	.LBE26:
 1192              	.LBE29:
1839:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 1193              		.loc 2 1839 18 is_stmt 0 view .LVU311
 1194 0036 0026     		movs	r6, #0
 1195              	.LBB30:
 1196              	.LBB27:
1702:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
 1197              		.loc 2 1702 55 view .LVU312
 1198 0038 F023     		movs	r3, #240
 1199              	.LVL64:
1702:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
 1200              		.loc 2 1702 55 view .LVU313
 1201              	.LBE27:
 1202              	.LBE30:
1840:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 1203              		.loc 2 1840 18 view .LVU314
 1204 003a 0727     		movs	r7, #7
 1205              	.LBB31:
 1206              	.LBB28:
1702:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
 1207              		.loc 2 1702 55 view .LVU315
 1208 003c 85F82330 		strb	r3, [r5, #35]
 1209              	.LVL65:
1702:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
 1210              		.loc 2 1702 55 view .LVU316
 1211              	.LBE28:
 1212              	.LBE31:
1839:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 1213              		.loc 2 1839 3 is_stmt 1 view .LVU317
 1214              	.LBE32:
 1215              	.LBE34:
 264:main.c        ****          /* Capture error */
 265:main.c        ****          while (1);
 266:main.c        ****       }
 267:main.c        ****       /* 4 bit for pre-emption priority, 0 bits for subpriority */
 268:main.c        ****       NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 1216              		.loc 1 268 7 is_stmt 0 view .LVU318
 1217 0040 4FF44070 		mov	r0, #768
 1218              	.LBB35:
 1219              	.LBB33:
1839:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 1220              		.loc 2 1839 18 view .LVU319
 1221 0044 9661     		str	r6, [r2, #24]
 1222              		.loc 2 1840 3 is_stmt 1 view .LVU320
 1223              		.loc 2 1840 18 is_stmt 0 view .LVU321
 1224 0046 1761     		str	r7, [r2, #16]
1841:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1842:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1843:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   return (0UL);                                                     /* Function successful */
 1225              		.loc 2 1843 3 is_stmt 1 view .LVU322
 1226              	.LVL66:
 1227              		.loc 2 1843 3 is_stmt 0 view .LVU323
 1228              	.LBE33:
 1229              	.LBE35:
 1230              		.loc 1 268 7 is_stmt 1 view .LVU324
 1231 0048 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 1232              	.LVL67:
 269:main.c        ****       if (FLASH_OB_GetRDP() != SET) {
 1233              		.loc 1 269 7 view .LVU325
 1234              		.loc 1 269 11 is_stmt 0 view .LVU326
 1235 004c FFF7FEFF 		bl	FLASH_OB_GetRDP
 1236              	.LVL68:
 1237              		.loc 1 269 10 view .LVU327
 1238 0050 0128     		cmp	r0, #1
 1239              		.loc 1 269 11 view .LVU328
 1240 0052 0446     		mov	r4, r0
 1241              		.loc 1 269 10 view .LVU329
 1242 0054 40F0D281 		bne	.L96
 270:main.c        ****          FLASH_Unlock();                           // this line is critical!
 271:main.c        ****          FLASH_OB_Unlock();
 272:main.c        ****          FLASH_OB_RDPConfig(OB_RDP_Level_1);
 273:main.c        ****          FLASH_OB_Launch();                        // Option Bytes programming
 274:main.c        ****          FLASH_OB_Lock();
 275:main.c        ****          FLASH_Lock();
 276:main.c        ****          NVIC_SystemReset();
 277:main.c        ****       }
 278:main.c        ****       serial_init();
 1243              		.loc 1 278 7 is_stmt 1 view .LVU330
 1244 0058 FFF7FEFF 		bl	serial_init
 1245              	.LVL69:
 279:main.c        ****       watch_dog_init();
 1246              		.loc 1 279 7 view .LVU331
 280:main.c        ****       init_i2c_24xx();
 281:main.c        ****       key_init();
 282:main.c        ****       LCD_Init();
 283:main.c        ****       TP_Init();
 284:main.c        ****       ir_remocon_init();
 285:main.c        ****       set_color(GREEN);
 286:main.c        ****       lcd_printf(1,7,"TP_Info.");
 287:main.c        ****       lcd_printf(1,8,"xfac: %d",tp_dev.xfac * 100);
 1247              		.loc 1 287 39 is_stmt 0 view .LVU332
 1248 005c B54D     		ldr	r5, .L135+8
 279:main.c        ****       watch_dog_init();
 1249              		.loc 1 279 7 view .LVU333
 1250 005e FFF7FEFF 		bl	watch_dog_init
 1251              	.LVL70:
 280:main.c        ****       init_i2c_24xx();
 1252              		.loc 1 280 7 is_stmt 1 view .LVU334
 1253 0062 FFF7FEFF 		bl	init_i2c_24xx
 1254              	.LVL71:
 281:main.c        ****       LCD_Init();
 1255              		.loc 1 281 7 view .LVU335
 1256 0066 FFF7FEFF 		bl	key_init
 1257              	.LVL72:
 282:main.c        ****       TP_Init();
 1258              		.loc 1 282 7 view .LVU336
 1259 006a FFF7FEFF 		bl	LCD_Init
 1260              	.LVL73:
 283:main.c        ****       ir_remocon_init();
 1261              		.loc 1 283 7 view .LVU337
 1262 006e FFF7FEFF 		bl	TP_Init
 1263              	.LVL74:
 284:main.c        ****       set_color(GREEN);
 1264              		.loc 1 284 7 view .LVU338
 1265 0072 FFF7FEFF 		bl	ir_remocon_init
 1266              	.LVL75:
 285:main.c        ****       lcd_printf(1,7,"TP_Info.");
 1267              		.loc 1 285 7 view .LVU339
 1268 0076 4FF48060 		mov	r0, #1024
 1269 007a FFF7FEFF 		bl	set_color
 1270              	.LVL76:
 286:main.c        ****       lcd_printf(1,8,"xfac: %d",tp_dev.xfac * 100);
 1271              		.loc 1 286 7 view .LVU340
 1272 007e AE4A     		ldr	r2, .L135+12
 1273 0080 3946     		mov	r1, r7
 1274 0082 2046     		mov	r0, r4
 1275 0084 FFF7FEFF 		bl	lcd_printf
 1276              	.LVL77:
 1277              		.loc 1 287 7 view .LVU341
 1278              		.loc 1 287 45 is_stmt 0 view .LVU342
 1279 0088 95ED067A 		vldr.32	s14, [r5, #24]
 1280              		.loc 1 287 7 view .LVU343
 1281 008c DFEDAB7A 		vldr.32	s15, .L135+16
 1282 0090 67EE277A 		vmul.f32	s15, s14, s15
 1283 0094 17EE900A 		vmov	r0, s15
 1284 0098 FFF7FEFF 		bl	__aeabi_f2d
 1285              	.LVL78:
 1286 009c A84A     		ldr	r2, .L135+20
 1287 009e CDE90001 		strd	r0, [sp]
 1288 00a2 0821     		movs	r1, #8
 1289 00a4 2046     		mov	r0, r4
 1290 00a6 FFF7FEFF 		bl	lcd_printf
 1291              	.LVL79:
 288:main.c        ****       lcd_printf(1,9,"yfac: %d",tp_dev.yfac);
 1292              		.loc 1 288 7 is_stmt 1 view .LVU344
 1293 00aa E869     		ldr	r0, [r5, #28]	@ float
 1294 00ac FFF7FEFF 		bl	__aeabi_f2d
 1295              	.LVL80:
 1296 00b0 A44A     		ldr	r2, .L135+24
 1297 00b2 CDE90001 		strd	r0, [sp]
 1298 00b6 0921     		movs	r1, #9
 1299 00b8 2046     		mov	r0, r4
 1300 00ba FFF7FEFF 		bl	lcd_printf
 1301              	.LVL81:
 289:main.c        ****       lcd_printf(1,10,"xoffset: %d yoffset:%d",tp_dev.xoff,tp_dev.yoff);
 1302              		.loc 1 289 7 view .LVU345
 1303 00be B5F92230 		ldrsh	r3, [r5, #34]
 1304 00c2 0093     		str	r3, [sp]
 1305 00c4 B5F92030 		ldrsh	r3, [r5, #32]
 1306 00c8 9F4A     		ldr	r2, .L135+28
 1307 00ca 0A21     		movs	r1, #10
 1308 00cc 2046     		mov	r0, r4
 1309 00ce FFF7FEFF 		bl	lcd_printf
 1310              	.LVL82:
 290:main.c        ****       lcd_printf(1,11,"status: %d type: %d",tp_dev.sta,tp_dev.touchtype);
 1311              		.loc 1 290 7 view .LVU346
 1312 00d2 95F82430 		ldrb	r3, [r5, #36]	@ zero_extendqisi2
 1313 00d6 0093     		str	r3, [sp]
 1314 00d8 2046     		mov	r0, r4
 1315 00da 2B7D     		ldrb	r3, [r5, #20]	@ zero_extendqisi2
 1316 00dc 9B4A     		ldr	r2, .L135+32
 1317 00de 0B21     		movs	r1, #11
 1318 00e0 FFF7FEFF 		bl	lcd_printf
 1319              	.LVL83:
 291:main.c        ****       mx = maxx / 2;
 1320              		.loc 1 291 7 view .LVU347
 1321              		.loc 1 291 10 is_stmt 0 view .LVU348
 1322 00e4 9A4B     		ldr	r3, .L135+36
 1323 00e6 9B49     		ldr	r1, .L135+40
 1324 00e8 1B88     		ldrh	r3, [r3]
 292:main.c        ****       my = maxy / 2;
 1325              		.loc 1 292 10 view .LVU349
 1326 00ea 9B4A     		ldr	r2, .L135+44
 291:main.c        ****       mx = maxx / 2;
 1327              		.loc 1 291 10 view .LVU350
 1328 00ec 5B08     		lsrs	r3, r3, #1
 1329 00ee 0B80     		strh	r3, [r1]	@ movhi
 1330              		.loc 1 292 7 is_stmt 1 view .LVU351
 1331              		.loc 1 292 10 is_stmt 0 view .LVU352
 1332 00f0 9A4B     		ldr	r3, .L135+48
 1333 00f2 1B88     		ldrh	r3, [r3]
 1334 00f4 5B08     		lsrs	r3, r3, #1
 1335 00f6 1380     		strh	r3, [r2]	@ movhi
 293:main.c        ****       old_x = mx;
 1336              		.loc 1 293 7 is_stmt 1 view .LVU353
 1337              		.loc 1 293 13 is_stmt 0 view .LVU354
 1338 00f8 994B     		ldr	r3, .L135+52
 1339 00fa 0988     		ldrh	r1, [r1]
 1340 00fc 1980     		strh	r1, [r3]	@ movhi
 294:main.c        ****       old_y = my;
 1341              		.loc 1 294 7 is_stmt 1 view .LVU355
 1342              		.loc 1 294 13 is_stmt 0 view .LVU356
 1343 00fe 994B     		ldr	r3, .L135+56
 1344 0100 1288     		ldrh	r2, [r2]
 1345 0102 1A80     		strh	r2, [r3]	@ movhi
 295:main.c        ****       //TP_Drow_Touch_Point(mx,my,YELLOW);
 296:main.c        ****       tpad_press = 0;
 1346              		.loc 1 296 7 is_stmt 1 view .LVU357
 1347              		.loc 1 296 18 is_stmt 0 view .LVU358
 1348 0104 984B     		ldr	r3, .L135+60
 1349 0106 1E80     		strh	r6, [r3]	@ movhi
 297:main.c        ****       ADC_Config();
 1350              		.loc 1 297 7 is_stmt 1 view .LVU359
 1351 0108 FFF7FEFF 		bl	ADC_Config
 1352              	.LVL84:
 298:main.c        ****       Dac1_Init();
 1353              		.loc 1 298 7 view .LVU360
 1354 010c FFF7FEFF 		bl	Dac1_Init
 1355              	.LVL85:
 299:main.c        ****       //TPAD_Init(8);
 300:main.c        ****       audio_init();
 1356              		.loc 1 300 7 view .LVU361
 1357 0110 FFF7FEFF 		bl	audio_init
 1358              	.LVL86:
 301:main.c        ****       volume = 30;
 1359              		.loc 1 301 7 view .LVU362
 1360              		.loc 1 301 14 is_stmt 0 view .LVU363
 1361 0114 954B     		ldr	r3, .L135+64
 1362 0116 1E22     		movs	r2, #30
 1363 0118 1A70     		strb	r2, [r3]
 302:main.c        **** 	  
 303:main.c        **** 	  lcd_printf(0,18,"play_list");
 1364              		.loc 1 303 4 is_stmt 1 view .LVU364
 1365 011a 1221     		movs	r1, #18
 1366 011c 944A     		ldr	r2, .L135+68
 1367 011e 3046     		mov	r0, r6
 1368 0120 FFF7FEFF 		bl	lcd_printf
 1369              	.LVL87:
 304:main.c        **** 	  lcd_printf(16,18,"back");
 1370              		.loc 1 304 4 view .LVU365
 1371 0124 934A     		ldr	r2, .L135+72
 1372 0126 1221     		movs	r1, #18
 1373 0128 1020     		movs	r0, #16
 1374 012a FFF7FEFF 		bl	lcd_printf
 1375              	.LVL88:
 305:main.c        **** 	  lcd_printf(28,18,"memo");
 1376              		.loc 1 305 4 view .LVU366
 1377 012e 924A     		ldr	r2, .L135+76
 1378 0130 1221     		movs	r1, #18
 1379 0132 1C20     		movs	r0, #28
 1380 0134 FFF7FEFF 		bl	lcd_printf
 1381              	.LVL89:
 306:main.c        **** 	  int i=0;
 1382              		.loc 1 306 4 view .LVU367
 307:main.c        **** 	  int memo_flag=0;
 1383              		.loc 1 307 4 view .LVU368
 308:main.c        **** 	  rtc_init();
 1384              		.loc 1 308 4 view .LVU369
 1385 0138 FFF7FEFF 		bl	rtc_init
 1386              	.LVL90:
 309:main.c        **** 	  unsigned char hour, min, sec, ampm, year, month,date,week;
 1387              		.loc 1 309 4 view .LVU370
 310:main.c        **** 	  RTC_DateTypeDef RTC_DateTypeInitStructure;
 1388              		.loc 1 310 4 view .LVU371
 311:main.c        ****       RTC_DateTypeInitStructure.RTC_Date = 11;
 1389              		.loc 1 311 7 view .LVU372
 312:main.c        ****       RTC_DateTypeInitStructure.RTC_Month = 12;
 1390              		.loc 1 312 7 view .LVU373
 313:main.c        ****       RTC_DateTypeInitStructure.RTC_WeekDay = week;
 1391              		.loc 1 313 7 view .LVU374
 1392              		.loc 1 313 45 is_stmt 0 view .LVU375
 1393 013c 9DF81330 		ldrb	r3, [sp, #19]	@ zero_extendqisi2
 1394 0140 8DF81430 		strb	r3, [sp, #20]
 314:main.c        ****       RTC_DateTypeInitStructure.RTC_Year = 23;
 1395              		.loc 1 314 7 is_stmt 1 view .LVU376
 312:main.c        ****       RTC_DateTypeInitStructure.RTC_Month = 12;
 1396              		.loc 1 312 43 is_stmt 0 view .LVU377
 1397 0144 0C23     		movs	r3, #12
 1398 0146 8DF81530 		strb	r3, [sp, #21]
 315:main.c        ****       RTC_SetDate(RTC_Format_BIN,&RTC_DateTypeInitStructure);
 1399              		.loc 1 315 7 view .LVU378
 1400 014a 05A9     		add	r1, sp, #20
 311:main.c        ****       RTC_DateTypeInitStructure.RTC_Month = 12;
 1401              		.loc 1 311 42 view .LVU379
 1402 014c 41F20B73 		movw	r3, #5899
 1403              		.loc 1 315 7 view .LVU380
 1404 0150 3046     		mov	r0, r6
 311:main.c        ****       RTC_DateTypeInitStructure.RTC_Month = 12;
 1405              		.loc 1 311 42 view .LVU381
 1406 0152 ADF81630 		strh	r3, [sp, #22]	@ movhi
 1407              		.loc 1 315 7 is_stmt 1 view .LVU382
 1408 0156 FFF7FEFF 		bl	RTC_SetDate
 1409              	.LVL91:
 316:main.c        **** 	  if (ampm==0) lcd_printf(38,0,"am");
 1410              		.loc 1 316 4 view .LVU383
 1411              		.loc 1 316 7 is_stmt 0 view .LVU384
 1412 015a 9DF80F10 		ldrb	r1, [sp, #15]	@ zero_extendqisi2
 1413 015e 0029     		cmp	r1, #0
 1414 0160 40F06581 		bne	.L99
 1415              		.loc 1 316 17 is_stmt 1 discriminator 1 view .LVU385
 1416 0164 854A     		ldr	r2, .L135+80
 1417              	.L134:
 317:main.c        **** 	  else lcd_printf(38,0,"pm");
 318:main.c        ****       while (1) {
 319:main.c        **** 			RTC_Get_Time(&hour, &min, &sec, &ampm);
 320:main.c        **** 			RTC_Get_Date(&year,&month,&date,&week);
 321:main.c        **** 			lcd_printf(12,0,"%4d%2d%2d",year,month,date);
 322:main.c        **** 			lcd_printf(28,0,"%2d:%2d:%2d",hour,min,sec);
 323:main.c        **** 			
 324:main.c        **** 			if (tick) {
 1418              		.loc 1 324 8 is_stmt 0 discriminator 1 view .LVU386
 1419 0166 864F     		ldr	r7, .L135+84
 316:main.c        **** 	  if (ampm==0) lcd_printf(38,0,"am");
 1420              		.loc 1 316 17 discriminator 1 view .LVU387
 1421 0168 2620     		movs	r0, #38
 1422 016a FFF7FEFF 		bl	lcd_printf
 1423              	.LVL92:
 325:main.c        **** 				tick = 0;
 326:main.c        **** 				tick_process();
 327:main.c        **** 				}
 328:main.c        ****       	    if (pen_x>0 && pen_x<100 && pen_y>280 && pen_y<300) {
 329:main.c        **** 				display_line_flag=1;
 330:main.c        **** 				audio_run=0;
 331:main.c        **** 				if (tick) {
 332:main.c        **** 					tick = 0;
 333:main.c        **** 					tick_process();
 334:main.c        **** 				}
 335:main.c        **** 				
 336:main.c        **** 				i++;
 337:main.c        **** 				if (i>16){
 338:main.c        **** 					display_line_flag=0;
 339:main.c        **** 					lcd_printf(0,18,"play_list");
 340:main.c        **** 					lcd_printf(16,18,"back");
 341:main.c        **** 					lcd_printf(28,18,"memo");
 342:main.c        **** 					pen_x=0;
 343:main.c        **** 					pen_y=0;
 344:main.c        **** 				}
 345:main.c        **** 				
 346:main.c        **** 			}
 347:main.c        **** 			
 348:main.c        **** 			if (pen_x>100 && pen_x<200 && pen_y>280 && pen_y<300) {
 349:main.c        **** 				i=0;
 1424              		.loc 1 349 6 discriminator 1 view .LVU388
 1425 016e 0024     		movs	r4, #0
 1426 0170 2646     		mov	r6, r4
 1427              	.LVL93:
 1428              	.L100:
 318:main.c        **** 			RTC_Get_Time(&hour, &min, &sec, &ampm);
 1429              		.loc 1 318 7 is_stmt 1 view .LVU389
 319:main.c        **** 			RTC_Get_Date(&year,&month,&date,&week);
 1430              		.loc 1 319 4 view .LVU390
 1431 0172 0DF10F03 		add	r3, sp, #15
 1432 0176 0DF10E02 		add	r2, sp, #14
 1433 017a 0DF10D01 		add	r1, sp, #13
 1434 017e 03A8     		add	r0, sp, #12
 1435 0180 FFF7FEFF 		bl	RTC_Get_Time
 1436              	.LVL94:
 320:main.c        **** 			lcd_printf(12,0,"%4d%2d%2d",year,month,date);
 1437              		.loc 1 320 4 view .LVU391
 1438 0184 0DF11303 		add	r3, sp, #19
 1439 0188 0DF11202 		add	r2, sp, #18
 1440 018c 0DF11101 		add	r1, sp, #17
 1441 0190 04A8     		add	r0, sp, #16
 1442 0192 FFF7FEFF 		bl	RTC_Get_Date
 1443              	.LVL95:
 321:main.c        **** 			lcd_printf(28,0,"%2d:%2d:%2d",hour,min,sec);
 1444              		.loc 1 321 4 view .LVU392
 1445 0196 9DF81230 		ldrb	r3, [sp, #18]	@ zero_extendqisi2
 1446 019a 0193     		str	r3, [sp, #4]
 1447 019c 9DF81130 		ldrb	r3, [sp, #17]	@ zero_extendqisi2
 1448 01a0 784A     		ldr	r2, .L135+88
 1449 01a2 0093     		str	r3, [sp]
 1450 01a4 0021     		movs	r1, #0
 1451 01a6 9DF81030 		ldrb	r3, [sp, #16]	@ zero_extendqisi2
 1452 01aa 0C20     		movs	r0, #12
 1453 01ac FFF7FEFF 		bl	lcd_printf
 1454              	.LVL96:
 322:main.c        **** 			
 1455              		.loc 1 322 4 view .LVU393
 1456 01b0 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 1457 01b4 0193     		str	r3, [sp, #4]
 1458 01b6 9DF80D30 		ldrb	r3, [sp, #13]	@ zero_extendqisi2
 1459 01ba 0093     		str	r3, [sp]
 1460 01bc 724A     		ldr	r2, .L135+92
 1461 01be 9DF80C30 		ldrb	r3, [sp, #12]	@ zero_extendqisi2
 1462 01c2 0021     		movs	r1, #0
 1463 01c4 1C20     		movs	r0, #28
 1464 01c6 FFF7FEFF 		bl	lcd_printf
 1465              	.LVL97:
 324:main.c        **** 				tick = 0;
 1466              		.loc 1 324 4 view .LVU394
 324:main.c        **** 				tick = 0;
 1467              		.loc 1 324 8 is_stmt 0 view .LVU395
 1468 01ca 3B88     		ldrh	r3, [r7]
 1469 01cc 9BB2     		uxth	r3, r3
 324:main.c        **** 				tick = 0;
 1470              		.loc 1 324 7 view .LVU396
 1471 01ce 1BB1     		cbz	r3, .L102
 325:main.c        **** 				tick_process();
 1472              		.loc 1 325 5 is_stmt 1 view .LVU397
 325:main.c        **** 				tick_process();
 1473              		.loc 1 325 10 is_stmt 0 view .LVU398
 1474 01d0 0023     		movs	r3, #0
 1475 01d2 3B80     		strh	r3, [r7]	@ movhi
 326:main.c        **** 				}
 1476              		.loc 1 326 5 is_stmt 1 view .LVU399
 1477 01d4 FFF7FEFF 		bl	tick_process
 1478              	.LVL98:
 1479              	.L102:
 328:main.c        **** 				display_line_flag=1;
 1480              		.loc 1 328 12 view .LVU400
 328:main.c        **** 				display_line_flag=1;
 1481              		.loc 1 328 21 is_stmt 0 view .LVU401
 1482 01d8 6C4D     		ldr	r5, .L135+96
 1483 01da DFF8C481 		ldr	r8, .L135+116
 1484 01de 2B88     		ldrh	r3, [r5]
 1485 01e0 1BB2     		sxth	r3, r3
 328:main.c        **** 				display_line_flag=1;
 1486              		.loc 1 328 15 view .LVU402
 1487 01e2 002B     		cmp	r3, #0
 1488 01e4 39DD     		ble	.L103
 328:main.c        **** 				display_line_flag=1;
 1489              		.loc 1 328 32 discriminator 1 view .LVU403
 1490 01e6 2B88     		ldrh	r3, [r5]
 1491 01e8 1BB2     		sxth	r3, r3
 328:main.c        **** 				display_line_flag=1;
 1492              		.loc 1 328 24 discriminator 1 view .LVU404
 1493 01ea 632B     		cmp	r3, #99
 1494 01ec 35DC     		bgt	.L103
 328:main.c        **** 				display_line_flag=1;
 1495              		.loc 1 328 45 discriminator 2 view .LVU405
 1496 01ee DFF8A0B1 		ldr	fp, .L135+100
 1497 01f2 BBF80030 		ldrh	r3, [fp]
 1498 01f6 1BB2     		sxth	r3, r3
 328:main.c        **** 				display_line_flag=1;
 1499              		.loc 1 328 37 discriminator 2 view .LVU406
 1500 01f8 B3F58C7F 		cmp	r3, #280
 1501 01fc 2DDD     		ble	.L103
 328:main.c        **** 				display_line_flag=1;
 1502              		.loc 1 328 58 discriminator 3 view .LVU407
 1503 01fe BBF80030 		ldrh	r3, [fp]
 1504 0202 1BB2     		sxth	r3, r3
 328:main.c        **** 				display_line_flag=1;
 1505              		.loc 1 328 50 discriminator 3 view .LVU408
 1506 0204 B3F5967F 		cmp	r3, #300
 1507 0208 27DA     		bge	.L103
 329:main.c        **** 				audio_run=0;
 1508              		.loc 1 329 5 is_stmt 1 view .LVU409
 329:main.c        **** 				audio_run=0;
 1509              		.loc 1 329 22 is_stmt 0 view .LVU410
 1510 020a DFF898A1 		ldr	r10, .L135+120
 330:main.c        **** 				if (tick) {
 1511              		.loc 1 330 14 view .LVU411
 1512 020e 0021     		movs	r1, #0
 329:main.c        **** 				audio_run=0;
 1513              		.loc 1 329 22 view .LVU412
 1514 0210 0123     		movs	r3, #1
 330:main.c        **** 				if (tick) {
 1515              		.loc 1 330 14 view .LVU413
 1516 0212 88F80010 		strb	r1, [r8]
 329:main.c        **** 				audio_run=0;
 1517              		.loc 1 329 22 view .LVU414
 1518 0216 8AF80030 		strb	r3, [r10]
 330:main.c        **** 				if (tick) {
 1519              		.loc 1 330 5 is_stmt 1 view .LVU415
 331:main.c        **** 					tick = 0;
 1520              		.loc 1 331 5 view .LVU416
 331:main.c        **** 					tick = 0;
 1521              		.loc 1 331 9 is_stmt 0 view .LVU417
 1522 021a 3B88     		ldrh	r3, [r7]
 1523 021c 9BB2     		uxth	r3, r3
 331:main.c        **** 					tick = 0;
 1524              		.loc 1 331 8 view .LVU418
 1525 021e 13B1     		cbz	r3, .L104
 332:main.c        **** 					tick_process();
 1526              		.loc 1 332 6 is_stmt 1 view .LVU419
 332:main.c        **** 					tick_process();
 1527              		.loc 1 332 11 is_stmt 0 view .LVU420
 1528 0220 3980     		strh	r1, [r7]	@ movhi
 333:main.c        **** 				}
 1529              		.loc 1 333 6 is_stmt 1 view .LVU421
 1530 0222 FFF7FEFF 		bl	tick_process
 1531              	.LVL99:
 1532              	.L104:
 336:main.c        **** 				if (i>16){
 1533              		.loc 1 336 5 view .LVU422
 336:main.c        **** 				if (i>16){
 1534              		.loc 1 336 6 is_stmt 0 view .LVU423
 1535 0226 0136     		adds	r6, r6, #1
 1536              	.LVL100:
 337:main.c        **** 					display_line_flag=0;
 1537              		.loc 1 337 5 is_stmt 1 view .LVU424
 337:main.c        **** 					display_line_flag=0;
 1538              		.loc 1 337 8 is_stmt 0 view .LVU425
 1539 0228 102E     		cmp	r6, #16
 1540 022a 16DD     		ble	.L103
 338:main.c        **** 					lcd_printf(0,18,"play_list");
 1541              		.loc 1 338 6 is_stmt 1 view .LVU426
 338:main.c        **** 					lcd_printf(0,18,"play_list");
 1542              		.loc 1 338 23 is_stmt 0 view .LVU427
 1543 022c 4FF00009 		mov	r9, #0
 339:main.c        **** 					lcd_printf(16,18,"back");
 1544              		.loc 1 339 6 view .LVU428
 1545 0230 4F4A     		ldr	r2, .L135+68
 338:main.c        **** 					lcd_printf(0,18,"play_list");
 1546              		.loc 1 338 23 view .LVU429
 1547 0232 8AF80090 		strb	r9, [r10]
 339:main.c        **** 					lcd_printf(16,18,"back");
 1548              		.loc 1 339 6 is_stmt 1 view .LVU430
 1549 0236 1221     		movs	r1, #18
 1550 0238 4846     		mov	r0, r9
 1551 023a FFF7FEFF 		bl	lcd_printf
 1552              	.LVL101:
 340:main.c        **** 					lcd_printf(28,18,"memo");
 1553              		.loc 1 340 6 view .LVU431
 1554 023e 4D4A     		ldr	r2, .L135+72
 1555 0240 1221     		movs	r1, #18
 1556 0242 1020     		movs	r0, #16
 1557 0244 FFF7FEFF 		bl	lcd_printf
 1558              	.LVL102:
 341:main.c        **** 					pen_x=0;
 1559              		.loc 1 341 6 view .LVU432
 1560 0248 4B4A     		ldr	r2, .L135+76
 1561 024a 1221     		movs	r1, #18
 1562 024c 1C20     		movs	r0, #28
 1563 024e FFF7FEFF 		bl	lcd_printf
 1564              	.LVL103:
 342:main.c        **** 					pen_y=0;
 1565              		.loc 1 342 6 view .LVU433
 342:main.c        **** 					pen_y=0;
 1566              		.loc 1 342 11 is_stmt 0 view .LVU434
 1567 0252 A5F80090 		strh	r9, [r5]	@ movhi
 343:main.c        **** 				}
 1568              		.loc 1 343 6 is_stmt 1 view .LVU435
 343:main.c        **** 				}
 1569              		.loc 1 343 11 is_stmt 0 view .LVU436
 1570 0256 ABF80090 		strh	r9, [fp]	@ movhi
 1571              	.L103:
 348:main.c        **** 				i=0;
 1572              		.loc 1 348 4 is_stmt 1 view .LVU437
 348:main.c        **** 				i=0;
 1573              		.loc 1 348 13 is_stmt 0 view .LVU438
 1574 025a 2B88     		ldrh	r3, [r5]
 1575 025c 1BB2     		sxth	r3, r3
 348:main.c        **** 				i=0;
 1576              		.loc 1 348 7 view .LVU439
 1577 025e 642B     		cmp	r3, #100
 1578 0260 40F3E880 		ble	.L106
 348:main.c        **** 				i=0;
 1579              		.loc 1 348 26 discriminator 1 view .LVU440
 1580 0264 2B88     		ldrh	r3, [r5]
 1581 0266 1BB2     		sxth	r3, r3
 348:main.c        **** 				i=0;
 1582              		.loc 1 348 18 discriminator 1 view .LVU441
 1583 0268 C72B     		cmp	r3, #199
 1584 026a 00F3E380 		bgt	.L106
 348:main.c        **** 				i=0;
 1585              		.loc 1 348 39 discriminator 2 view .LVU442
 1586 026e 484A     		ldr	r2, .L135+100
 1587 0270 1388     		ldrh	r3, [r2]
 1588 0272 1BB2     		sxth	r3, r3
 348:main.c        **** 				i=0;
 1589              		.loc 1 348 31 discriminator 2 view .LVU443
 1590 0274 B3F58C7F 		cmp	r3, #280
 1591 0278 40F3DC80 		ble	.L106
 348:main.c        **** 				i=0;
 1592              		.loc 1 348 52 discriminator 3 view .LVU444
 1593 027c 1388     		ldrh	r3, [r2]
 1594 027e 1BB2     		sxth	r3, r3
 348:main.c        **** 				i=0;
 1595              		.loc 1 348 44 discriminator 3 view .LVU445
 1596 0280 B3F5967F 		cmp	r3, #300
 1597 0284 80F2D680 		bge	.L106
 1598              		.loc 1 349 5 is_stmt 1 view .LVU446
 1599              	.LVL104:
 350:main.c        **** 				memo_flag=0;
 1600              		.loc 1 350 5 view .LVU447
 351:main.c        **** 				lcd_printf(0,0,"mp3 player  ");
 1601              		.loc 1 351 5 view .LVU448
 1602 0288 0021     		movs	r1, #0
 1603 028a 0846     		mov	r0, r1
 1604 028c 414A     		ldr	r2, .L135+104
 1605 028e FFF7FEFF 		bl	lcd_printf
 1606              	.LVL105:
 352:main.c        **** 				lcd_printf(0,1,"                                             ");
 1607              		.loc 1 352 5 view .LVU449
 1608 0292 414A     		ldr	r2, .L135+108
 1609 0294 0121     		movs	r1, #1
 1610 0296 0020     		movs	r0, #0
 1611 0298 FFF7FEFF 		bl	lcd_printf
 1612              	.LVL106:
 353:main.c        **** 				lcd_printf(0,2,"                                             ");
 1613              		.loc 1 353 5 view .LVU450
 1614 029c 3E4A     		ldr	r2, .L135+108
 1615 029e 0221     		movs	r1, #2
 1616 02a0 0020     		movs	r0, #0
 1617 02a2 FFF7FEFF 		bl	lcd_printf
 1618              	.LVL107:
 354:main.c        **** 				lcd_printf(0,3,"                                             ");
 1619              		.loc 1 354 5 view .LVU451
 1620 02a6 3C4A     		ldr	r2, .L135+108
 1621 02a8 0321     		movs	r1, #3
 1622 02aa 0020     		movs	r0, #0
 1623 02ac FFF7FEFF 		bl	lcd_printf
 1624              	.LVL108:
 355:main.c        **** 				lcd_printf(0,4,"                                                       ");
 1625              		.loc 1 355 5 view .LVU452
 1626 02b0 3A4A     		ldr	r2, .L135+112
 1627 02b2 0421     		movs	r1, #4
 1628 02b4 0020     		movs	r0, #0
 1629 02b6 FFF7FEFF 		bl	lcd_printf
 1630              	.LVL109:
 356:main.c        **** 				lcd_printf(0,5,"                                                       ");
 1631              		.loc 1 356 5 view .LVU453
 1632 02ba 384A     		ldr	r2, .L135+112
 1633 02bc 0521     		movs	r1, #5
 1634 02be 0020     		movs	r0, #0
 1635 02c0 FFF7FEFF 		bl	lcd_printf
 1636              	.LVL110:
 357:main.c        **** 				lcd_printf(0,6,"                                                       ");
 1637              		.loc 1 357 5 view .LVU454
 1638 02c4 354A     		ldr	r2, .L135+112
 1639 02c6 0621     		movs	r1, #6
 1640 02c8 0020     		movs	r0, #0
 1641 02ca FFF7FEFF 		bl	lcd_printf
 1642              	.LVL111:
 358:main.c        **** 				lcd_printf(0,7,"                                                       ");
 1643              		.loc 1 358 5 view .LVU455
 1644 02ce 334A     		ldr	r2, .L135+112
 1645 02d0 0721     		movs	r1, #7
 1646 02d2 0020     		movs	r0, #0
 1647 02d4 FFF7FEFF 		bl	lcd_printf
 1648              	.LVL112:
 359:main.c        **** 				lcd_printf(0,8,"                                                       ");
 1649              		.loc 1 359 5 view .LVU456
 1650 02d8 304A     		ldr	r2, .L135+112
 1651 02da 0821     		movs	r1, #8
 1652 02dc 0020     		movs	r0, #0
 1653 02de FFF7FEFF 		bl	lcd_printf
 1654              	.LVL113:
 360:main.c        **** 				lcd_printf(0,9,"                                                       ");
 1655              		.loc 1 360 5 view .LVU457
 1656 02e2 2E4A     		ldr	r2, .L135+112
 1657 02e4 0921     		movs	r1, #9
 1658 02e6 0020     		movs	r0, #0
 1659 02e8 FFF7FEFF 		bl	lcd_printf
 1660              	.LVL114:
 361:main.c        **** 				lcd_printf(0,10,"                                                       ");
 1661              		.loc 1 361 5 view .LVU458
 1662 02ec 2B4A     		ldr	r2, .L135+112
 1663 02ee 0A21     		movs	r1, #10
 1664 02f0 0020     		movs	r0, #0
 1665 02f2 FFF7FEFF 		bl	lcd_printf
 1666              	.LVL115:
 362:main.c        **** 				lcd_printf(0,11,"                                                       ");
 1667              		.loc 1 362 5 view .LVU459
 1668 02f6 294A     		ldr	r2, .L135+112
 1669 02f8 0B21     		movs	r1, #11
 1670 02fa 0020     		movs	r0, #0
 1671 02fc FFF7FEFF 		bl	lcd_printf
 1672              	.LVL116:
 363:main.c        **** 				lcd_printf(0,12,"                                                       ");
 1673              		.loc 1 363 5 view .LVU460
 1674 0300 264A     		ldr	r2, .L135+112
 1675 0302 0C21     		movs	r1, #12
 1676 0304 0020     		movs	r0, #0
 1677 0306 FFF7FEFF 		bl	lcd_printf
 1678              	.LVL117:
 364:main.c        **** 				lcd_printf(0,13,"                                                       ");
 1679              		.loc 1 364 5 view .LVU461
 1680 030a 244A     		ldr	r2, .L135+112
 1681 030c 0D21     		movs	r1, #13
 1682 030e 0020     		movs	r0, #0
 1683 0310 FFF7FEFF 		bl	lcd_printf
 1684              	.LVL118:
 365:main.c        **** 				lcd_printf(0,14,"                                                       ");
 1685              		.loc 1 365 5 view .LVU462
 1686 0314 214A     		ldr	r2, .L135+112
 1687 0316 0E21     		movs	r1, #14
 1688 0318 0020     		movs	r0, #0
 1689 031a FFF7FEFF 		bl	lcd_printf
 1690              	.LVL119:
 366:main.c        **** 				lcd_printf(0,15,"                                                       ");
 1691              		.loc 1 366 5 view .LVU463
 1692 031e 1F4A     		ldr	r2, .L135+112
 1693 0320 0F21     		movs	r1, #15
 1694 0322 0020     		movs	r0, #0
 1695 0324 FFF7FEFF 		bl	lcd_printf
 1696              	.LVL120:
 1697 0328 3EE0     		b	.L136
 1698              	.L137:
 1699 032a 00BF     		.align	2
 1700              	.L135:
 1701 032c 00000000 		.word	SystemCoreClock
 1702 0330 00ED00E0 		.word	-536810240
 1703 0334 00000000 		.word	tp_dev
 1704 0338 00000000 		.word	.LC1
 1705 033c 0000C842 		.word	1120403456
 1706 0340 09000000 		.word	.LC2
 1707 0344 12000000 		.word	.LC3
 1708 0348 1B000000 		.word	.LC4
 1709 034c 32000000 		.word	.LC5
 1710 0350 00000000 		.word	maxx
 1711 0354 00000000 		.word	mx
 1712 0358 00000000 		.word	my
 1713 035c 00000000 		.word	maxy
 1714 0360 00000000 		.word	old_x
 1715 0364 00000000 		.word	old_y
 1716 0368 00000000 		.word	tpad_press
 1717 036c 00000000 		.word	volume
 1718 0370 46000000 		.word	.LC6
 1719 0374 50000000 		.word	.LC7
 1720 0378 55000000 		.word	.LC8
 1721 037c 5A000000 		.word	.LC9
 1722 0380 00000000 		.word	tick
 1723 0384 60000000 		.word	.LC11
 1724 0388 70000000 		.word	.LC12
 1725 038c 00000000 		.word	pen_x
 1726 0390 00000000 		.word	pen_y
 1727 0394 7C000000 		.word	.LC13
 1728 0398 89000000 		.word	.LC14
 1729 039c B7000000 		.word	.LC15
 1730 03a0 00000000 		.word	audio_run
 1731 03a4 00000000 		.word	display_line_flag
 1732              	.L136:
 367:main.c        **** 				lcd_printf(0,16,"                                                       ");
 1733              		.loc 1 367 5 view .LVU464
 1734 03a8 434A     		ldr	r2, .L138
 1735 03aa 1021     		movs	r1, #16
 1736 03ac 0020     		movs	r0, #0
 1737 03ae FFF7FEFF 		bl	lcd_printf
 1738              	.LVL121:
 368:main.c        **** 				display_line_flag=0;
 1739              		.loc 1 368 5 view .LVU465
 1740              		.loc 1 368 22 is_stmt 0 view .LVU466
 1741 03b2 0024     		movs	r4, #0
 1742 03b4 414B     		ldr	r3, .L138+4
 369:main.c        **** 				lcd_printf(0,17,"                                                      ");
 1743              		.loc 1 369 5 view .LVU467
 1744 03b6 424A     		ldr	r2, .L138+8
 368:main.c        **** 				display_line_flag=0;
 1745              		.loc 1 368 22 view .LVU468
 1746 03b8 1C70     		strb	r4, [r3]
 1747              		.loc 1 369 5 is_stmt 1 view .LVU469
 1748 03ba 1121     		movs	r1, #17
 1749 03bc 2046     		mov	r0, r4
 1750 03be FFF7FEFF 		bl	lcd_printf
 1751              	.LVL122:
 370:main.c        **** 				lcd_printf(0,18,"play_list       ");
 1752              		.loc 1 370 5 view .LVU470
 1753 03c2 404A     		ldr	r2, .L138+12
 1754 03c4 1221     		movs	r1, #18
 1755 03c6 2046     		mov	r0, r4
 1756 03c8 FFF7FEFF 		bl	lcd_printf
 1757              	.LVL123:
 371:main.c        **** 				lcd_printf(16,18,"back        ");
 1758              		.loc 1 371 5 view .LVU471
 1759 03cc 3E4A     		ldr	r2, .L138+16
 1760 03ce 1221     		movs	r1, #18
 1761 03d0 1020     		movs	r0, #16
 1762 03d2 FFF7FEFF 		bl	lcd_printf
 1763              	.LVL124:
 372:main.c        **** 				lcd_printf(28,18,"memo");
 1764              		.loc 1 372 5 view .LVU472
 1765 03d6 3D4A     		ldr	r2, .L138+20
 1766 03d8 1221     		movs	r1, #18
 1767 03da 1C20     		movs	r0, #28
 1768 03dc FFF7FEFF 		bl	lcd_printf
 1769              	.LVL125:
 373:main.c        **** 			}
 374:main.c        **** 			if (pen_x>220 && pen_x<270 && pen_y>280 && pen_y<300) {
 1770              		.loc 1 374 4 view .LVU473
 1771              		.loc 1 374 13 is_stmt 0 view .LVU474
 1772 03e0 2B88     		ldrh	r3, [r5]
 1773 03e2 1BB2     		sxth	r3, r3
 1774              		.loc 1 374 7 view .LVU475
 1775 03e4 DC2B     		cmp	r3, #220
 1776 03e6 57DC     		bgt	.L115
 375:main.c        **** 				i=0;
 376:main.c        **** 				i++;
 377:main.c        **** 				if(i==1) lcd_printf(0,0,"memo      ");
 378:main.c        **** 				memo_flag=1;
 379:main.c        **** 				lcd_printf(0,18,"play_list       ");
 380:main.c        **** 				lcd_printf(16,18,"back        ");
 381:main.c        **** 				lcd_printf(28,18,"memo");
 382:main.c        **** 				
 383:main.c        **** 			}
 384:main.c        **** 			if (audio_run) {
 1777              		.loc 1 384 4 is_stmt 1 view .LVU476
 1778              		.loc 1 384 8 is_stmt 0 view .LVU477
 1779 03e8 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 1780              		.loc 1 384 7 view .LVU478
 1781 03ec 13B1     		cbz	r3, .L108
 385:main.c        **** 					audio_play_function();
 1782              		.loc 1 385 6 is_stmt 1 view .LVU479
 1783 03ee 384B     		ldr	r3, .L138+24
 1784 03f0 1B68     		ldr	r3, [r3]
 1785 03f2 9847     		blx	r3
 1786              	.LVL126:
 386:main.c        **** 					
 387:main.c        **** 					}
 388:main.c        **** 			if(memo_flag){
 1787              		.loc 1 388 4 view .LVU480
 1788              	.L108:
 389:main.c        **** 				tick_process();
 390:main.c        **** 				memo_process();
 1789              		.loc 1 390 5 is_stmt 0 view .LVU481
 1790 03f4 0024     		movs	r4, #0
 349:main.c        **** 				memo_flag=0;
 1791              		.loc 1 349 6 view .LVU482
 1792 03f6 2646     		mov	r6, r4
 1793 03f8 BBE6     		b	.L100
 1794              	.LVL127:
 1795              	.L95:
 265:main.c        ****       }
 1796              		.loc 1 265 10 is_stmt 1 discriminator 1 view .LVU483
 265:main.c        ****       }
 1797              		.loc 1 265 16 discriminator 1 view .LVU484
 1798 03fa FEE7     		b	.L95
 1799              	.L96:
 270:main.c        ****          FLASH_OB_Unlock();
 1800              		.loc 1 270 10 view .LVU485
 1801 03fc FFF7FEFF 		bl	FLASH_Unlock
 1802              	.LVL128:
 271:main.c        ****          FLASH_OB_RDPConfig(OB_RDP_Level_1);
 1803              		.loc 1 271 10 view .LVU486
 1804 0400 FFF7FEFF 		bl	FLASH_OB_Unlock
 1805              	.LVL129:
 272:main.c        ****          FLASH_OB_Launch();                        // Option Bytes programming
 1806              		.loc 1 272 10 view .LVU487
 1807 0404 5520     		movs	r0, #85
 1808 0406 FFF7FEFF 		bl	FLASH_OB_RDPConfig
 1809              	.LVL130:
 273:main.c        ****          FLASH_OB_Lock();
 1810              		.loc 1 273 10 view .LVU488
 1811 040a FFF7FEFF 		bl	FLASH_OB_Launch
 1812              	.LVL131:
 274:main.c        ****          FLASH_Lock();
 1813              		.loc 1 274 10 view .LVU489
 1814 040e FFF7FEFF 		bl	FLASH_OB_Lock
 1815              	.LVL132:
 275:main.c        ****          NVIC_SystemReset();
 1816              		.loc 1 275 10 view .LVU490
 1817 0412 FFF7FEFF 		bl	FLASH_Lock
 1818              	.LVL133:
 276:main.c        ****       }
 1819              		.loc 1 276 10 view .LVU491
 1820              	.LBB36:
 1821              	.LBI36:
1790:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** {
 1822              		.loc 2 1790 22 view .LVU492
 1823              	.LBB37:
1792:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                                                                        buffered write are completed
 1824              		.loc 2 1792 3 view .LVU493
 1825              	.LBB38:
 1826              	.LBI38:
 1827              		.file 3 "c:/project/stm32fx_iolib/stm32fxxx/cmsis/cmsis_gcc.h"
   1:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**************************************************************************//**
   2:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  * @version  V4.30
   5:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  * @date     20. October 2015
   6:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  ******************************************************************************/
   7:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
   9:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    All rights reserved.
  10:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****      specific prior written permission.
  20:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    *
  21:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  34:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  35:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  38:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /* ignore some GCC warnings */
  39:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic push
  41:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #endif
  45:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  46:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  47:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   @{
  51:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
  52:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  53:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
  54:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
  58:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
  60:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
  62:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  63:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  64:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
  65:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
  69:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
  71:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
  73:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  74:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  75:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
  76:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get Control Register
  77:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \return               Control Register value
  79:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
  80:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
  82:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   uint32_t result;
  83:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  84:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
  86:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
  87:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  88:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  89:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
  90:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Set Control Register
  91:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
  94:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
  96:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
  98:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
  99:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 100:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 101:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get IPSR Register
 102:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \return               IPSR Register value
 104:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 105:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 107:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   uint32_t result;
 108:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 109:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
 111:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 112:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 113:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 114:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 115:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get APSR Register
 116:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \return               APSR Register value
 118:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 119:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 121:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   uint32_t result;
 122:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 123:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
 125:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 126:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 127:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 128:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 129:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get xPSR Register
 130:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 132:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****     \return               xPSR Register value
 133:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 134:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 136:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   uint32_t result;
 137:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 138:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
 140:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 141:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 142:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 143:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 144:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \return               PSP Register value
 147:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 148:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 150:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   register uint32_t result;
 151:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 152:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
 154:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 155:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 156:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 157:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 158:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 162:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 164:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   //__ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : );  
 166:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 167:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 168:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 169:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 170:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 171:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 172:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \return               MSP Register value
 173:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 174:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 175:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 176:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   register uint32_t result;
 177:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 178:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 179:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
 180:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 181:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 182:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 183:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 184:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 185:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 186:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 187:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 188:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 189:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 190:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 191:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   //__ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 192:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : );  
 193:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 194:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 195:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 196:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 197:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get Priority Mask
 198:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 199:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \return               Priority Mask value
 200:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 201:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 202:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 203:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   uint32_t result;
 204:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 205:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 206:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
 207:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 208:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 209:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 210:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 211:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Set Priority Mask
 212:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 213:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 214:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 215:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 216:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 217:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 218:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 219:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 220:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 221:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 222:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 223:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 224:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Enable FIQ
 225:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 226:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 227:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 228:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 229:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 230:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 231:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 232:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 233:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 234:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 235:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Disable FIQ
 236:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 237:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 238:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 239:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 240:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 241:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 242:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 243:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 244:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 245:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 246:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get Base Priority
 247:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 248:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \return               Base Priority register value
 249:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 250:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 251:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 252:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   uint32_t result;
 253:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 254:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 255:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
 256:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 257:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 258:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 259:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 260:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Set Base Priority
 261:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 262:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 263:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 264:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 265:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 266:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 267:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 268:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 269:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 270:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 271:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 272:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 273:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 274:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 275:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 276:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 277:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 278:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 279:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 280:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 281:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 282:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 283:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get Fault Mask
 284:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 285:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \return               Fault Mask register value
 286:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 287:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 288:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 289:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   uint32_t result;
 290:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 291:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 292:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
 293:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 294:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 295:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 296:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 297:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Set Fault Mask
 298:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 299:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 300:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 301:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 302:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 303:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 304:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 305:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 306:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 307:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 308:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 309:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 310:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 311:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 312:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Get FPSCR
 313:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 314:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 315:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 316:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 317:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 318:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 319:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   uint32_t result;
 320:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 321:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 322:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("");
 323:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 324:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("");
 325:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   return(result);
 326:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #else
 327:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****    return(0);
 328:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #endif
 329:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 330:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 331:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 332:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 333:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Set FPSCR
 334:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 335:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 336:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 337:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 338:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 339:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 340:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 341:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("");
 342:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 343:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("");
 344:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #endif
 345:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 346:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 347:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 348:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 349:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 350:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 351:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 352:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 353:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 354:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 355:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 356:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   Access to dedicated instructions
 357:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   @{
 358:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** */
 359:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 360:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 361:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 362:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 363:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 364:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 365:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 366:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #else
 367:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 368:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 369:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** #endif
 370:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 371:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 372:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   No Operation
 373:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 374:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 375:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 376:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 377:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("nop");
 378:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 379:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 380:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 381:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 382:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Wait For Interrupt
 383:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 384:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 385:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 386:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 387:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("wfi");
 388:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 389:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 390:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 391:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 392:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Wait For Event
 393:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 394:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 395:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 396:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 397:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 398:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("wfe");
 399:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 400:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 401:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 402:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 403:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Send Event
 404:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 405:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 406:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 407:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 408:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("sev");
 409:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 410:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 411:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 412:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 413:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 414:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 415:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 416:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****            after the instruction has been completed.
 417:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 418:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 419:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 420:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 421:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 422:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 423:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** 
 424:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** /**
 425:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 426:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 427:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 428:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****  */
 429:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 1828              		.loc 3 429 53 view .LVU494
 1829              	.LBB39:
 430:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 431:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 1830              		.loc 3 431 3 view .LVU495
 1831              		.syntax unified
 1832              	@ 431 "c:/project/stm32fx_iolib/stm32fxxx/cmsis/cmsis_gcc.h" 1
 1833 0416 BFF34F8F 		dsb 0xF
 1834              	@ 0 "" 2
 1835              		.thumb
 1836              		.syntax unified
 1837              	.LBE39:
 1838              	.LBE38:
1794:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1839              		.loc 2 1794 3 view .LVU496
1795:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
 1840              		.loc 2 1795 32 is_stmt 0 view .LVU497
 1841 041a EA68     		ldr	r2, [r5, #12]
1794:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1842              		.loc 2 1794 17 view .LVU498
 1843 041c 2D4B     		ldr	r3, .L138+28
1795:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
 1844              		.loc 2 1795 40 view .LVU499
 1845 041e 02F4E062 		and	r2, r2, #1792
1794:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1846              		.loc 2 1794 17 view .LVU500
 1847 0422 1343     		orrs	r3, r3, r2
1794:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 1848              		.loc 2 1794 15 view .LVU501
 1849 0424 EB60     		str	r3, [r5, #12]
1797:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h **** 
 1850              		.loc 2 1797 3 is_stmt 1 view .LVU502
 1851              	.LBB40:
 1852              	.LBI40:
 429:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 1853              		.loc 3 429 53 view .LVU503
 1854              	.LBB41:
 1855              		.loc 3 431 3 view .LVU504
 1856              		.syntax unified
 1857              	@ 431 "c:/project/stm32fx_iolib/stm32fxxx/cmsis/cmsis_gcc.h" 1
 1858 0426 BFF34F8F 		dsb 0xF
 1859              	@ 0 "" 2
 1860              		.thumb
 1861              		.syntax unified
 1862              	.L98:
 1863              	.LBE41:
 1864              	.LBE40:
1799:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   {
 1865              		.loc 2 1799 3 view .LVU505
1801:c:/project/stm32fx_iolib/stm32fxxx/cmsis\core_cm4.h ****   }
 1866              		.loc 2 1801 5 view .LVU506
 1867              	.LBB42:
 1868              	.LBI42:
 375:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** {
 1869              		.loc 3 375 53 view .LVU507
 1870              	.LBB43:
 377:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 1871              		.loc 3 377 3 view .LVU508
 1872              		.syntax unified
 1873              	@ 377 "c:/project/stm32fx_iolib/stm32fxxx/cmsis/cmsis_gcc.h" 1
 1874 042a 00BF     		nop
 1875              	@ 0 "" 2
 1876              		.thumb
 1877              		.syntax unified
 1878 042c FDE7     		b	.L98
 1879              	.LVL134:
 1880              	.L99:
 377:c:/project/stm32fx_iolib/stm32fxxx/cmsis\cmsis_gcc.h **** }
 1881              		.loc 3 377 3 is_stmt 0 view .LVU509
 1882              	.LBE43:
 1883              	.LBE42:
 1884              	.LBE37:
 1885              	.LBE36:
 317:main.c        ****       while (1) {
 1886              		.loc 1 317 9 is_stmt 1 view .LVU510
 1887 042e 2A4A     		ldr	r2, .L138+32
 1888 0430 3146     		mov	r1, r6
 1889 0432 98E6     		b	.L134
 1890              	.LVL135:
 1891              	.L106:
 374:main.c        **** 				i=0;
 1892              		.loc 1 374 4 view .LVU511
 374:main.c        **** 				i=0;
 1893              		.loc 1 374 13 is_stmt 0 view .LVU512
 1894 0434 2B88     		ldrh	r3, [r5]
 1895 0436 1BB2     		sxth	r3, r3
 374:main.c        **** 				i=0;
 1896              		.loc 1 374 7 view .LVU513
 1897 0438 DC2B     		cmp	r3, #220
 1898 043a 33DD     		ble	.L109
 1899              	.LVL136:
 1900              	.L107:
 374:main.c        **** 				i=0;
 1901              		.loc 1 374 26 discriminator 1 view .LVU514
 1902 043c 2B88     		ldrh	r3, [r5]
 1903 043e 1BB2     		sxth	r3, r3
 374:main.c        **** 				i=0;
 1904              		.loc 1 374 18 discriminator 1 view .LVU515
 1905 0440 B3F5877F 		cmp	r3, #270
 1906 0444 2EDA     		bge	.L109
 374:main.c        **** 				i=0;
 1907              		.loc 1 374 39 discriminator 2 view .LVU516
 1908 0446 254A     		ldr	r2, .L138+36
 1909 0448 1388     		ldrh	r3, [r2]
 1910 044a 1BB2     		sxth	r3, r3
 374:main.c        **** 				i=0;
 1911              		.loc 1 374 31 discriminator 2 view .LVU517
 1912 044c B3F58C7F 		cmp	r3, #280
 1913 0450 28DD     		ble	.L109
 374:main.c        **** 				i=0;
 1914              		.loc 1 374 52 discriminator 3 view .LVU518
 1915 0452 1388     		ldrh	r3, [r2]
 1916 0454 1BB2     		sxth	r3, r3
 374:main.c        **** 				i=0;
 1917              		.loc 1 374 44 discriminator 3 view .LVU519
 1918 0456 B3F5967F 		cmp	r3, #300
 1919 045a 23DA     		bge	.L109
 375:main.c        **** 				i++;
 1920              		.loc 1 375 5 is_stmt 1 discriminator 1 view .LVU520
 1921              	.LVL137:
 376:main.c        **** 				if(i==1) lcd_printf(0,0,"memo      ");
 1922              		.loc 1 376 5 discriminator 1 view .LVU521
 377:main.c        **** 				memo_flag=1;
 1923              		.loc 1 377 5 discriminator 1 view .LVU522
 377:main.c        **** 				memo_flag=1;
 1924              		.loc 1 377 14 discriminator 1 view .LVU523
 1925 045c 0021     		movs	r1, #0
 1926 045e 0846     		mov	r0, r1
 1927 0460 1F4A     		ldr	r2, .L138+40
 1928 0462 FFF7FEFF 		bl	lcd_printf
 1929              	.LVL138:
 378:main.c        **** 				lcd_printf(0,18,"play_list       ");
 1930              		.loc 1 378 5 discriminator 1 view .LVU524
 379:main.c        **** 				lcd_printf(16,18,"back        ");
 1931              		.loc 1 379 5 discriminator 1 view .LVU525
 1932 0466 174A     		ldr	r2, .L138+12
 1933 0468 1221     		movs	r1, #18
 1934 046a 0020     		movs	r0, #0
 1935 046c FFF7FEFF 		bl	lcd_printf
 1936              	.LVL139:
 380:main.c        **** 				lcd_printf(28,18,"memo");
 1937              		.loc 1 380 5 discriminator 1 view .LVU526
 1938 0470 154A     		ldr	r2, .L138+16
 1939 0472 1221     		movs	r1, #18
 1940 0474 1020     		movs	r0, #16
 1941 0476 FFF7FEFF 		bl	lcd_printf
 1942              	.LVL140:
 381:main.c        **** 				
 1943              		.loc 1 381 5 discriminator 1 view .LVU527
 1944 047a 144A     		ldr	r2, .L138+20
 1945 047c 1221     		movs	r1, #18
 1946 047e 1C20     		movs	r0, #28
 1947 0480 FFF7FEFF 		bl	lcd_printf
 1948              	.LVL141:
 384:main.c        **** 					audio_play_function();
 1949              		.loc 1 384 4 discriminator 1 view .LVU528
 384:main.c        **** 					audio_play_function();
 1950              		.loc 1 384 8 is_stmt 0 discriminator 1 view .LVU529
 1951 0484 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 384:main.c        **** 					audio_play_function();
 1952              		.loc 1 384 7 discriminator 1 view .LVU530
 1953 0488 43B9     		cbnz	r3, .L110
 1954              	.L112:
 376:main.c        **** 				if(i==1) lcd_printf(0,0,"memo      ");
 1955              		.loc 1 376 6 view .LVU531
 1956 048a 0126     		movs	r6, #1
 1957              	.LVL142:
 1958              	.L111:
 389:main.c        **** 				memo_process();
 1959              		.loc 1 389 5 is_stmt 1 view .LVU532
 1960 048c FFF7FEFF 		bl	tick_process
 1961              	.LVL143:
 1962              		.loc 1 390 5 view .LVU533
 1963 0490 0124     		movs	r4, #1
 1964 0492 FFF7FEFF 		bl	memo_process
 1965              	.LVL144:
 1966 0496 6CE6     		b	.L100
 1967              	.LVL145:
 1968              	.L115:
 349:main.c        **** 				memo_flag=0;
 1969              		.loc 1 349 6 is_stmt 0 view .LVU534
 1970 0498 2646     		mov	r6, r4
 1971 049a CFE7     		b	.L107
 1972              	.LVL146:
 1973              	.L110:
 385:main.c        **** 					
 1974              		.loc 1 385 6 is_stmt 1 view .LVU535
 1975 049c 0C4B     		ldr	r3, .L138+24
 1976 049e 1B68     		ldr	r3, [r3]
 1977 04a0 9847     		blx	r3
 1978              	.LVL147:
 388:main.c        **** 				tick_process();
 1979              		.loc 1 388 4 view .LVU536
 1980 04a2 F2E7     		b	.L112
 1981              	.LVL148:
 1982              	.L109:
 384:main.c        **** 					audio_play_function();
 1983              		.loc 1 384 4 view .LVU537
 384:main.c        **** 					audio_play_function();
 1984              		.loc 1 384 8 is_stmt 0 view .LVU538
 1985 04a4 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 384:main.c        **** 					audio_play_function();
 1986              		.loc 1 384 7 view .LVU539
 1987 04a8 13B1     		cbz	r3, .L113
 385:main.c        **** 					
 1988              		.loc 1 385 6 is_stmt 1 view .LVU540
 1989 04aa 094B     		ldr	r3, .L138+24
 1990 04ac 1B68     		ldr	r3, [r3]
 1991 04ae 9847     		blx	r3
 1992              	.LVL149:
 1993              	.L113:
 388:main.c        **** 				tick_process();
 1994              		.loc 1 388 4 view .LVU541
 388:main.c        **** 				tick_process();
 1995              		.loc 1 388 6 is_stmt 0 view .LVU542
 1996 04b0 002C     		cmp	r4, #0
 1997 04b2 3FF45EAE 		beq	.L100
 1998 04b6 E9E7     		b	.L111
 1999              	.L139:
 2000              		.align	2
 2001              	.L138:
 2002 04b8 B7000000 		.word	.LC15
 2003 04bc 00000000 		.word	display_line_flag
 2004 04c0 EF000000 		.word	.LC16
 2005 04c4 26010000 		.word	.LC17
 2006 04c8 37010000 		.word	.LC18
 2007 04cc 55000000 		.word	.LC8
 2008 04d0 00000000 		.word	audio_play_function
 2009 04d4 0400FA05 		.word	100270084
 2010 04d8 5D000000 		.word	.LC10
 2011 04dc 00000000 		.word	pen_y
 2012 04e0 44010000 		.word	.LC19
 2013              		.cfi_endproc
 2014              	.LFE133:
 2016              		.section	.bss.flip.0,"aw",%nobits
 2019              	flip.0:
 2020 0000 00       		.space	1
 2021              		.section	.bss.cnt.1,"aw",%nobits
 2022              		.align	1
 2025              	cnt.1:
 2026 0000 0000     		.space	2
 2027              		.global	FLASHStatus
 2028              		.section	.data.FLASHStatus,"aw"
 2031              	FLASHStatus:
 2032 0000 09       		.byte	9
 2033              		.global	tpad_press
 2034              		.section	.bss.tpad_press,"aw",%nobits
 2035              		.align	1
 2038              	tpad_press:
 2039 0000 0000     		.space	2
 2040              		.global	pen_y2
 2041              		.section	.bss.pen_y2,"aw",%nobits
 2042              		.align	1
 2045              	pen_y2:
 2046 0000 0000     		.space	2
 2047              		.global	pen_x2
 2048              		.section	.bss.pen_x2,"aw",%nobits
 2049              		.align	1
 2052              	pen_x2:
 2053 0000 0000     		.space	2
 2054              		.global	pen_y
 2055              		.section	.bss.pen_y,"aw",%nobits
 2056              		.align	1
 2059              	pen_y:
 2060 0000 0000     		.space	2
 2061              		.global	pen_x
 2062              		.section	.bss.pen_x,"aw",%nobits
 2063              		.align	1
 2066              	pen_x:
 2067 0000 0000     		.space	2
 2068              		.global	old_y
 2069              		.section	.bss.old_y,"aw",%nobits
 2070              		.align	1
 2073              	old_y:
 2074 0000 0000     		.space	2
 2075              		.global	old_x
 2076              		.section	.bss.old_x,"aw",%nobits
 2077              		.align	1
 2080              	old_x:
 2081 0000 0000     		.space	2
 2082              		.global	my
 2083              		.section	.bss.my,"aw",%nobits
 2084              		.align	1
 2087              	my:
 2088 0000 0000     		.space	2
 2089              		.global	mx
 2090              		.section	.bss.mx,"aw",%nobits
 2091              		.align	1
 2094              	mx:
 2095 0000 0000     		.space	2
 2096              		.global	volume_flag
 2097              		.section	.bss.volume_flag,"aw",%nobits
 2100              	volume_flag:
 2101 0000 00       		.space	1
 2102              		.global	volume
 2103              		.section	.bss.volume,"aw",%nobits
 2106              	volume:
 2107 0000 00       		.space	1
 2108              		.global	old_key
 2109              		.section	.bss.old_key,"aw",%nobits
 2112              	old_key:
 2113 0000 00       		.space	1
 2114              		.global	read_key
 2115              		.section	.bss.read_key,"aw",%nobits
 2118              	read_key:
 2119 0000 00       		.space	1
 2120              		.global	time_led
 2121              		.section	.bss.time_led,"aw",%nobits
 2124              	time_led:
 2125 0000 00       		.space	1
 2126              		.global	jiffes
 2127              		.section	.bss.jiffes,"aw",%nobits
 2128              		.align	1
 2131              	jiffes:
 2132 0000 0000     		.space	2
 2133              		.global	tick
 2134              		.section	.bss.tick,"aw",%nobits
 2135              		.align	1
 2138              	tick:
 2139 0000 0000     		.space	2
 2140              		.text
 2141              	.Letext0:
 2142              		.file 4 "c:/project/stm32fx_iolib/stm32fxxx/stm32f4xx/stm32f4xx.h"
 2143              		.file 5 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-rel1\\arm-none-eab
 2144              		.file 6 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 mpacbti-rel1\\arm-none-eab
 2145              		.file 7 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/stm32f4xx_flash.h"
 2146              		.file 8 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/stm32f4xx_gpio.h"
 2147              		.file 9 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/stm32f4xx_rcc.h"
 2148              		.file 10 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/stm32f4xx_rtc.h"
 2149              		.file 11 "c:/project/stm32fx_iolib/stm32fxxx/stm32f4xx/system_stm32f4xx.h"
 2150              		.file 12 "source/prototype.h"
 2151              		.file 13 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/misc.h"
 2152              		.file 14 "c:/project/stm32fx_iolib/stm32f4x_iolib/include/stm32f4xx_iwdg.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:21     .text.wait_ms:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:27     .text.wait_ms:00000000 wait_ms
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:81     .text.wait_ms:00000028 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2131   .bss.jiffes:00000000 jiffes
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:86     .text.hex2dec:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:92     .text.hex2dec:00000000 hex2dec
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:149    .text.dec2hex:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:155    .text.dec2hex:00000000 dec2hex
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:199    .text.Periph_Configuration:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:205    .text.Periph_Configuration:00000000 Periph_Configuration
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:251    .text.Periph_Configuration:00000034 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:256    .text.GPIO_Configuration:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:262    .text.GPIO_Configuration:00000000 GPIO_Configuration
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:398    .text.GPIO_Configuration:000000dc $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:405    .text.NVIC_Configuration:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:411    .text.NVIC_Configuration:00000000 NVIC_Configuration
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:426    .text.NVIC_Configuration:0000000c $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:431    .ramfunc:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:437    .ramfunc:00000000 SysTick_Handler
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:557    .ramfunc:00000084 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2025   .bss.cnt.1:00000000 cnt.1
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2138   .bss.tick:00000000 tick
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2019   .bss.flip.0:00000000 flip.0
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2124   .bss.time_led:00000000 time_led
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:573    .text.watch_dog_init:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:579    .text.watch_dog_init:00000000 watch_dog_init
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:622    .text.tick_process:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:628    .text.tick_process:00000000 tick_process
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:952    .text.tick_process:00000168 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2118   .bss.read_key:00000000 read_key
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2112   .bss.old_key:00000000 old_key
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2087   .bss.my:00000000 my
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2073   .bss.old_y:00000000 old_y
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2106   .bss.volume:00000000 volume
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2100   .bss.volume_flag:00000000 volume_flag
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2094   .bss.mx:00000000 mx
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2080   .bss.old_x:00000000 old_x
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2066   .bss.pen_x:00000000 pen_x
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2059   .bss.pen_y:00000000 pen_y
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:973    .text.memo_process:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:979    .text.memo_process:00000000 memo_process
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:1053   .text.memo_process:0000005c $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2045   .bss.pen_y2:00000000 pen_y2
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2052   .bss.pen_x2:00000000 pen_x2
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:1104   .text.startup.main:00000000 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:1110   .text.startup.main:00000000 main
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:1701   .text.startup.main:0000032c $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2038   .bss.tpad_press:00000000 tpad_press
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:1734   .text.startup.main:000003a8 $t
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2002   .text.startup.main:000004b8 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2020   .bss.flip.0:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2022   .bss.cnt.1:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2031   .data.FLASHStatus:00000000 FLASHStatus
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2035   .bss.tpad_press:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2042   .bss.pen_y2:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2049   .bss.pen_x2:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2056   .bss.pen_y:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2063   .bss.pen_x:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2070   .bss.old_y:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2077   .bss.old_x:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2084   .bss.my:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2091   .bss.mx:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2101   .bss.volume_flag:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2107   .bss.volume:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2113   .bss.old_key:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2119   .bss.read_key:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2125   .bss.time_led:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2128   .bss.jiffes:00000000 $d
C:\Users\37593\AppData\Local\Temp\ccEq7pCd.s:2135   .bss.tick:00000000 $d

UNDEFINED SYMBOLS
IWDG_ReloadCounter
RCC_AHB1PeriphClockCmd
RCC_APB2PeriphClockCmd
RCC_APB1PeriphClockCmd
GPIO_PinAFConfig
GPIO_Init_Pin
NVIC_SetVectorTable
_isr_vectorsflash_offs
rxcnt1
rxck1
rxcnt2
rxck2
rxcnt3
rxck3
audio_delay
IWDG_WriteAccessCmd
IWDG_SetPrescaler
IWDG_SetReload
IWDG_Enable
key_read
lcd_printf
serial_check
TP_Scan
ir_process
adc_process
audio_file_list
audio_process
maxy
maxx
play_audio
play_key
tp_dev
display_line_flag
TP_Drow_Touch_Point2
foreground_color
__aeabi_f2d
RCC_GetClocksFreq
NVIC_PriorityGroupConfig
FLASH_OB_GetRDP
serial_init
init_i2c_24xx
key_init
LCD_Init
TP_Init
ir_remocon_init
set_color
ADC_Config
Dac1_Init
audio_init
rtc_init
RTC_SetDate
RTC_Get_Time
RTC_Get_Date
SystemCoreClock
audio_run
FLASH_Unlock
FLASH_OB_Unlock
FLASH_OB_RDPConfig
FLASH_OB_Launch
FLASH_OB_Lock
FLASH_Lock
audio_play_function
