{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607021680854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607021680855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 00:24:40 2020 " "Processing started: Fri Dec 04 00:24:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607021680855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021680855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021680855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607021681216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607021681216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_Logic " "Found design unit 1: ALU-ALU_Logic" {  } { { "ALU.vhd" "" { Text "D:/study material/IITB/project 224/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687888 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/study material/IITB/project 224/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687888 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "XOR_input2.vhd " "Can't analyze file -- file XOR_input2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607021687892 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and_input2.vhd " "Can't analyze file -- file and_input2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607021687895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_2input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_2input-XOR_Logic " "Found design unit 1: XOR_2input-XOR_Logic" {  } { { "XOR_2input.vhd" "" { Text "D:/study material/IITB/project 224/XOR_2input.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687897 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_2input " "Found entity 1: XOR_2input" {  } { { "XOR_2input.vhd" "" { Text "D:/study material/IITB/project 224/XOR_2input.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2input-and_Logic " "Found design unit 1: and_2input-and_Logic" {  } { { "and_2input.vhd" "" { Text "D:/study material/IITB/project 224/and_2input.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687898 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2input " "Found entity 1: and_2input" {  } { { "and_2input.vhd" "" { Text "D:/study material/IITB/project 224/and_2input.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpgen-Arch " "Found design unit 1: gpgen-Arch" {  } { { "gpgen.vhd" "" { Text "D:/study material/IITB/project 224/gpgen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687899 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpgen " "Found entity 1: gpgen" {  } { { "gpgen.vhd" "" { Text "D:/study material/IITB/project 224/gpgen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node_operation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node_operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node_operation-Arch " "Found design unit 1: node_operation-Arch" {  } { { "node_operation.vhd" "" { Text "D:/study material/IITB/project 224/node_operation.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687901 ""} { "Info" "ISGN_ENTITY_NAME" "1 node_operation " "Found entity 1: node_operation" {  } { { "node_operation.vhd" "" { Text "D:/study material/IITB/project 224/node_operation.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "koggestoneadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file koggestoneadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KoggeStoneAdder-KoggeStoneAdderLogic " "Found design unit 1: KoggeStoneAdder-KoggeStoneAdderLogic" {  } { { "KoggeStoneAdder.vhd" "" { Text "D:/study material/IITB/project 224/KoggeStoneAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687902 ""} { "Info" "ISGN_ENTITY_NAME" "1 KoggeStoneAdder " "Found entity 1: KoggeStoneAdder" {  } { { "KoggeStoneAdder.vhd" "" { Text "D:/study material/IITB/project 224/KoggeStoneAdder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get1complement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file get1complement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Get1Complement-Get1ComplementLogic " "Found design unit 1: Get1Complement-Get1ComplementLogic" {  } { { "Get1Complement.vhd" "" { Text "D:/study material/IITB/project 224/Get1Complement.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687904 ""} { "Info" "ISGN_ENTITY_NAME" "1 Get1Complement " "Found entity 1: Get1Complement" {  } { { "Get1Complement.vhd" "" { Text "D:/study material/IITB/project 224/Get1Complement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerobitcalculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zerobitcalculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroBitCalculator-ZeroBitLogic " "Found design unit 1: ZeroBitCalculator-ZeroBitLogic" {  } { { "ZeroBitCalculator.vhd" "" { Text "D:/study material/IITB/project 224/ZeroBitCalculator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687905 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroBitCalculator " "Found entity 1: ZeroBitCalculator" {  } { { "ZeroBitCalculator.vhd" "" { Text "D:/study material/IITB/project 224/ZeroBitCalculator.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687905 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "X.vhd " "Can't analyze file -- file X.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607021687909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecthandler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selecthandler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectHandler-SelectLogic " "Found design unit 1: SelectHandler-SelectLogic" {  } { { "SelectHandler.vhd" "" { Text "D:/study material/IITB/project 224/SelectHandler.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687910 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectHandler " "Found entity 1: SelectHandler" {  } { { "SelectHandler.vhd" "" { Text "D:/study material/IITB/project 224/SelectHandler.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Found design unit 1: testbench-tb" {  } { { "Testbench.vhd" "" { Text "D:/study material/IITB/project 224/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687911 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Testbench.vhd" "" { Text "D:/study material/IITB/project 224/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021687911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021687911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607021687941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectHandler SelectHandler:HandleSelect " "Elaborating entity \"SelectHandler\" for hierarchy \"SelectHandler:HandleSelect\"" {  } { { "ALU.vhd" "HandleSelect" { Text "D:/study material/IITB/project 224/ALU.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021688034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Get1Complement Get1Complement:Take2Complement " "Elaborating entity \"Get1Complement\" for hierarchy \"Get1Complement:Take2Complement\"" {  } { { "ALU.vhd" "Take2Complement" { Text "D:/study material/IITB/project 224/ALU.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021688035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2input Get1Complement:Take2Complement\|XOR_2input:\\lab:0:XORGate " "Elaborating entity \"XOR_2input\" for hierarchy \"Get1Complement:Take2Complement\|XOR_2input:\\lab:0:XORGate\"" {  } { { "Get1Complement.vhd" "\\lab:0:XORGate" { Text "D:/study material/IITB/project 224/Get1Complement.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021688036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KoggeStoneAdder KoggeStoneAdder:MainAdder " "Elaborating entity \"KoggeStoneAdder\" for hierarchy \"KoggeStoneAdder:MainAdder\"" {  } { { "ALU.vhd" "MainAdder" { Text "D:/study material/IITB/project 224/ALU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021688039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpgen KoggeStoneAdder:MainAdder\|gpgen:\\stg00:0:pm " "Elaborating entity \"gpgen\" for hierarchy \"KoggeStoneAdder:MainAdder\|gpgen:\\stg00:0:pm\"" {  } { { "KoggeStoneAdder.vhd" "\\stg00:0:pm" { Text "D:/study material/IITB/project 224/KoggeStoneAdder.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021688060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2input KoggeStoneAdder:MainAdder\|gpgen:\\stg00:0:pm\|and_2input:Ggen " "Elaborating entity \"and_2input\" for hierarchy \"KoggeStoneAdder:MainAdder\|gpgen:\\stg00:0:pm\|and_2input:Ggen\"" {  } { { "gpgen.vhd" "Ggen" { Text "D:/study material/IITB/project 224/gpgen.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021688061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node_operation KoggeStoneAdder:MainAdder\|node_operation:\\stg01:0:pm " "Elaborating entity \"node_operation\" for hierarchy \"KoggeStoneAdder:MainAdder\|node_operation:\\stg01:0:pm\"" {  } { { "KoggeStoneAdder.vhd" "\\stg01:0:pm" { Text "D:/study material/IITB/project 224/KoggeStoneAdder.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021688071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroBitCalculator ZeroBitCalculator:CalculateZeroBit " "Elaborating entity \"ZeroBitCalculator\" for hierarchy \"ZeroBitCalculator:CalculateZeroBit\"" {  } { { "ALU.vhd" "CalculateZeroBit" { Text "D:/study material/IITB/project 224/ALU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021688098 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607021688815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607021689204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021689204 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607021689260 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607021689260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607021689260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607021689260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607021689289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 00:24:49 2020 " "Processing ended: Fri Dec 04 00:24:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607021689289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607021689289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607021689289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021689289 ""}
