--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9053 paths analyzed, 161 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.214ns.
--------------------------------------------------------------------------------
Slack:                  8.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D2      net (fanout=4)        1.945   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D       Tilo                  0.259   test/_n0277[4]
                                                       test/_n0277<20>11
    DSP48_X0Y5.B4        net (fanout=3)        1.122   test/_n0277[4]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.168ns (5.177ns logic, 5.991ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  8.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.142ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D2      net (fanout=4)        1.945   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D       Tilo                  0.259   test/_n0277[4]
                                                       test/_n0277<20>11
    DSP48_X0Y5.B4        net (fanout=3)        1.122   test/_n0277[4]
    DSP48_X0Y5.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C2       net (fanout=1)        1.360   test/n0010[12]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.142ns (5.177ns logic, 5.965ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  8.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.111ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D2      net (fanout=4)        1.945   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D       Tilo                  0.259   test/_n0277[4]
                                                       test/_n0277<20>11
    DSP48_X0Y5.B4        net (fanout=3)        1.122   test/_n0277[4]
    DSP48_X0Y5.M11       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X9Y21.C2       net (fanout=1)        1.674   test/n0010[11]
    SLICE_X9Y21.C        Tilo                  0.259   test/M_state_q_FSM_FFd4-In141
                                                       test/M_state_q_FSM_FFd4-In142
    SLICE_X8Y25.A5       net (fanout=2)        0.708   test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.111ns (5.181ns logic, 5.930ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  8.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A2      net (fanout=8)        1.874   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A       Tilo                  0.259   test/_n0277[2]
                                                       test/M_state_q_FSM_FFd3-In211
    DSP48_X0Y5.B2        net (fanout=1)        1.073   test/_n0277[2]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.094ns (5.223ns logic, 5.871ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  8.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.068ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A2      net (fanout=8)        1.874   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A       Tilo                  0.259   test/_n0277[2]
                                                       test/M_state_q_FSM_FFd3-In211
    DSP48_X0Y5.B2        net (fanout=1)        1.073   test/_n0277[2]
    DSP48_X0Y5.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C2       net (fanout=1)        1.360   test/n0010[12]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.068ns (5.223ns logic, 5.845ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  8.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A2      net (fanout=8)        1.874   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A       Tilo                  0.259   test/_n0277[2]
                                                       test/M_state_q_FSM_FFd3-In211
    DSP48_X0Y5.B2        net (fanout=1)        1.073   test/_n0277[2]
    DSP48_X0Y5.M11       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X9Y21.C2       net (fanout=1)        1.674   test/n0010[11]
    SLICE_X9Y21.C        Tilo                  0.259   test/M_state_q_FSM_FFd4-In141
                                                       test/M_state_q_FSM_FFd4-In142
    SLICE_X8Y25.A5       net (fanout=2)        0.708   test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     11.037ns (5.227ns logic, 5.810ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  8.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.D1      net (fanout=6)        1.803   test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.D       Tilo                  0.259   test/_n0277[0]
                                                       test/_n0277<0>1
    DSP48_X0Y5.B0        net (fanout=2)        1.083   test/_n0277[0]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.987ns (5.177ns logic, 5.810ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  8.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.D1      net (fanout=6)        1.803   test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.D       Tilo                  0.259   test/_n0277[0]
                                                       test/_n0277<0>1
    DSP48_X0Y5.B0        net (fanout=2)        1.083   test/_n0277[0]
    DSP48_X0Y5.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C2       net (fanout=1)        1.360   test/n0010[12]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.961ns (5.177ns logic, 5.784ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  9.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.930ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.D1      net (fanout=6)        1.803   test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.D       Tilo                  0.259   test/_n0277[0]
                                                       test/_n0277<0>1
    DSP48_X0Y5.B0        net (fanout=2)        1.083   test/_n0277[0]
    DSP48_X0Y5.M11       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X9Y21.C2       net (fanout=1)        1.674   test/n0010[11]
    SLICE_X9Y21.C        Tilo                  0.259   test/M_state_q_FSM_FFd4-In141
                                                       test/M_state_q_FSM_FFd4-In142
    SLICE_X8Y25.A5       net (fanout=2)        0.708   test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.930ns (5.181ns logic, 5.749ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  9.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.759ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y20.D1      net (fanout=6)        1.677   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y20.D       Tilo                  0.254   test/_n0277[3]
                                                       test/M_state_q__n0277<37>11
    DSP48_X0Y5.B3        net (fanout=2)        0.986   test/_n0277[3]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.759ns (5.172ns logic, 5.587ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  9.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.733ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y20.D1      net (fanout=6)        1.677   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y20.D       Tilo                  0.254   test/_n0277[3]
                                                       test/M_state_q__n0277<37>11
    DSP48_X0Y5.B3        net (fanout=2)        0.986   test/_n0277[3]
    DSP48_X0Y5.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C2       net (fanout=1)        1.360   test/n0010[12]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.733ns (5.172ns logic, 5.561ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  9.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.702ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X12Y20.D1      net (fanout=6)        1.677   test/M_state_q_FSM_FFd1_1
    SLICE_X12Y20.D       Tilo                  0.254   test/_n0277[3]
                                                       test/M_state_q__n0277<37>11
    DSP48_X0Y5.B3        net (fanout=2)        0.986   test/_n0277[3]
    DSP48_X0Y5.M11       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X9Y21.C2       net (fanout=1)        1.674   test/n0010[11]
    SLICE_X9Y21.C        Tilo                  0.259   test/M_state_q_FSM_FFd4-In141
                                                       test/M_state_q_FSM_FFd4-In142
    SLICE_X8Y25.A5       net (fanout=2)        0.708   test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.702ns (5.176ns logic, 5.526ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  9.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.698ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D2      net (fanout=4)        1.945   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D       Tilo                  0.259   test/_n0277[4]
                                                       test/_n0277<20>11
    DSP48_X0Y5.B4        net (fanout=3)        1.122   test/_n0277[4]
    DSP48_X0Y5.M0        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y25.C3       net (fanout=2)        1.057   test/n0010[0]
    SLICE_X8Y25.CMUX     Tilo                  0.430   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In143_SW0_G
                                                       test/M_state_q_FSM_FFd4-In143_SW0
    SLICE_X8Y25.A2       net (fanout=1)        0.741   test/N8
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (5.352ns logic, 5.346ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  9.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.687ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D2      net (fanout=4)        1.945   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D       Tilo                  0.259   test/_n0277[4]
                                                       test/_n0277<20>11
    DSP48_X0Y5.B4        net (fanout=3)        1.122   test/_n0277[4]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.CLK      Tas                   0.339   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
                                                       test/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     10.687ns (5.177ns logic, 5.510ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  9.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.671ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.A2      net (fanout=6)        1.640   test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.A       Tilo                  0.259   test/_n0277[0]
                                                       test/Sh151
    DSP48_X0Y5.B15       net (fanout=1)        0.930   test/_n0277[15]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.671ns (5.177ns logic, 5.494ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack:                  9.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.661ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D2      net (fanout=4)        1.945   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D       Tilo                  0.259   test/_n0277[4]
                                                       test/_n0277<20>11
    DSP48_X0Y5.B4        net (fanout=3)        1.122   test/_n0277[4]
    DSP48_X0Y5.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C2       net (fanout=1)        1.360   test/n0010[12]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.CLK      Tas                   0.339   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
                                                       test/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     10.661ns (5.177ns logic, 5.484ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  9.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D2      net (fanout=4)        1.945   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D       Tilo                  0.259   test/_n0277[4]
                                                       test/_n0277<20>11
    DSP48_X0Y5.B4        net (fanout=3)        1.122   test/_n0277[4]
    DSP48_X0Y5.M9        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X9Y21.C4       net (fanout=1)        1.217   test/n0010[9]
    SLICE_X9Y21.C        Tilo                  0.259   test/M_state_q_FSM_FFd4-In141
                                                       test/M_state_q_FSM_FFd4-In142
    SLICE_X8Y25.A5       net (fanout=2)        0.708   test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.654ns (5.181ns logic, 5.473ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  9.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y25.A2      net (fanout=4)        1.487   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y25.A       Tilo                  0.259   test/_n0277[1]
                                                       test/_n0277<1>1
    DSP48_X0Y5.B1        net (fanout=2)        1.066   test/_n0277[1]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.654ns (5.177ns logic, 5.477ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  9.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.645ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.A2      net (fanout=6)        1.640   test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.A       Tilo                  0.259   test/_n0277[0]
                                                       test/Sh151
    DSP48_X0Y5.B15       net (fanout=1)        0.930   test/_n0277[15]
    DSP48_X0Y5.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C2       net (fanout=1)        1.360   test/n0010[12]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.645ns (5.177ns logic, 5.468ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  9.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd4_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.644ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd4_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4_1
    SLICE_X13Y21.D2      net (fanout=6)        1.365   test/M_state_q_FSM_FFd4_1
    SLICE_X13Y21.D       Tilo                  0.259   test/_n0277[0]
                                                       test/_n0277<0>1
    DSP48_X0Y5.B0        net (fanout=2)        1.083   test/_n0277[0]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.644ns (5.272ns logic, 5.372ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  9.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D2      net (fanout=4)        1.945   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D       Tilo                  0.259   test/_n0277[4]
                                                       test/_n0277<20>11
    DSP48_X0Y5.B4        net (fanout=3)        1.122   test/_n0277[4]
    DSP48_X0Y5.M11       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X9Y21.C2       net (fanout=1)        1.674   test/n0010[11]
    SLICE_X9Y21.C        Tilo                  0.259   test/M_state_q_FSM_FFd4-In141
                                                       test/M_state_q_FSM_FFd4-In142
    SLICE_X8Y25.A5       net (fanout=2)        0.708   test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.CLK      Tas                   0.339   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
                                                       test/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     10.630ns (5.181ns logic, 5.449ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  9.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A2      net (fanout=8)        1.874   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A       Tilo                  0.259   test/_n0277[2]
                                                       test/M_state_q_FSM_FFd3-In211
    DSP48_X0Y5.B2        net (fanout=1)        1.073   test/_n0277[2]
    DSP48_X0Y5.M0        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y25.C3       net (fanout=2)        1.057   test/n0010[0]
    SLICE_X8Y25.CMUX     Tilo                  0.430   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In143_SW0_G
                                                       test/M_state_q_FSM_FFd4-In143_SW0
    SLICE_X8Y25.A2       net (fanout=1)        0.741   test/N8
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.624ns (5.398ns logic, 5.226ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  9.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.628ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y25.A2      net (fanout=4)        1.487   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y25.A       Tilo                  0.259   test/_n0277[1]
                                                       test/_n0277<1>1
    DSP48_X0Y5.B1        net (fanout=2)        1.066   test/_n0277[1]
    DSP48_X0Y5.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C2       net (fanout=1)        1.360   test/n0010[12]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.628ns (5.177ns logic, 5.451ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  9.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.314 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A2      net (fanout=8)        1.874   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A       Tilo                  0.259   test/_n0277[2]
                                                       test/M_state_q_FSM_FFd3-In211
    DSP48_X0Y5.B2        net (fanout=1)        1.073   test/_n0277[2]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.CLK      Tas                   0.339   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
                                                       test/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     10.613ns (5.223ns logic, 5.390ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  9.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.614ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_3
                                                       test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.A2      net (fanout=6)        1.640   test/M_state_q_FSM_FFd1_1
    SLICE_X13Y21.A       Tilo                  0.259   test/_n0277[0]
                                                       test/Sh151
    DSP48_X0Y5.B15       net (fanout=1)        0.930   test/_n0277[15]
    DSP48_X0Y5.M11       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X9Y21.C2       net (fanout=1)        1.674   test/n0010[11]
    SLICE_X9Y21.C        Tilo                  0.259   test/M_state_q_FSM_FFd4-In141
                                                       test/M_state_q_FSM_FFd4-In142
    SLICE_X8Y25.A5       net (fanout=2)        0.708   test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.614ns (5.181ns logic, 5.433ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  9.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.317 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y21.D5      net (fanout=8)        1.383   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y21.D       Tilo                  0.259   test/_n0277[0]
                                                       test/_n0277<0>1
    DSP48_X0Y5.B0        net (fanout=2)        1.083   test/_n0277[0]
    DSP48_X0Y5.M3        Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C1       net (fanout=1)        1.386   test/n0010[3]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.613ns (5.223ns logic, 5.390ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  9.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd4_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.618ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.188 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd4_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4_1
    SLICE_X13Y21.D2      net (fanout=6)        1.365   test/M_state_q_FSM_FFd4_1
    SLICE_X13Y21.D       Tilo                  0.259   test/_n0277[0]
                                                       test/_n0277<0>1
    DSP48_X0Y5.B0        net (fanout=2)        1.083   test/_n0277[0]
    DSP48_X0Y5.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C2       net (fanout=1)        1.360   test/n0010[12]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.618ns (5.272ns logic, 5.346ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  9.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D2      net (fanout=4)        1.945   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y22.D       Tilo                  0.259   test/_n0277[4]
                                                       test/_n0277<20>11
    DSP48_X0Y5.B4        net (fanout=3)        1.122   test/_n0277[4]
    DSP48_X0Y5.M14       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C3       net (fanout=1)        0.817   test/n0010[14]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.599ns (5.177ns logic, 5.422ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  9.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd3_1 to test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.AQ       Tcko                  0.430   test/M_state_q_FSM_FFd3_3
                                                       test/M_state_q_FSM_FFd3_1
    SLICE_X13Y25.A2      net (fanout=4)        1.487   test/M_state_q_FSM_FFd3_1
    SLICE_X13Y25.A       Tilo                  0.259   test/_n0277[1]
                                                       test/_n0277<1>1
    DSP48_X0Y5.B1        net (fanout=2)        1.066   test/_n0277[1]
    DSP48_X0Y5.M11       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X9Y21.C2       net (fanout=1)        1.674   test/n0010[11]
    SLICE_X9Y21.C        Tilo                  0.259   test/M_state_q_FSM_FFd4-In141
                                                       test/M_state_q_FSM_FFd4-In142
    SLICE_X8Y25.A5       net (fanout=2)        0.708   test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A        Tilo                  0.254   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
    SLICE_X8Y26.DX       net (fanout=1)        0.481   test/M_state_q_FSM_FFd4-In
    SLICE_X8Y26.CLK      Tdick                 0.085   M_state_q_FSM_FFd4
                                                       test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     10.597ns (5.181ns logic, 5.416ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  9.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.587ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.314 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   test/M_state_q_FSM_FFd2_3
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A2      net (fanout=8)        1.874   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y20.A       Tilo                  0.259   test/_n0277[2]
                                                       test/M_state_q_FSM_FFd3-In211
    DSP48_X0Y5.B2        net (fanout=1)        1.073   test/_n0277[2]
    DSP48_X0Y5.M12       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0010
                                                       test/alu/adder/Mmult_n0010
    SLICE_X8Y21.C2       net (fanout=1)        1.360   test/n0010[12]
    SLICE_X8Y21.C        Tilo                  0.255   test/M_state_q_FSM_FFd4-In14
                                                       test/M_state_q_FSM_FFd4-In141
    SLICE_X8Y25.A4       net (fanout=2)        1.057   test/M_state_q_FSM_FFd4-In14
    SLICE_X8Y25.CLK      Tas                   0.339   test/M_state_q_FSM_FFd4_1
                                                       test/M_state_q_FSM_FFd4-In19
                                                       test/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     10.587ns (5.223ns logic, 5.364ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_22/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_23/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd4_1/CLK
  Logical resource: test/M_state_q_FSM_FFd4_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: test/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: test/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: test/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: test/M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.214|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9053 paths, 0 nets, and 379 connections

Design statistics:
   Minimum period:  11.214ns{1}   (Maximum frequency:  89.174MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 04 12:05:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



