m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/simulation/modelsim
T_opt
!s110 1560520832
Vi?SbIL3JCTF>HMohm_GGG3
04 14 4 work dac_tlv5618_tb fast 0
=1-020108653333-5d03a87e-358-3200
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L issp_dac_tlv5618 +acc
n@_opt
OL;O;10.4;61
vDAC_test
Z1 !s110 1560520828
!i10b 1
!s100 G8jEa4kW:GmNC]P3f3kC71
I`S?QKTH8inAJWa^;m<jic3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1560520408
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1560520828.165000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/DAC_test.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@d@a@c_test
vdac_tlv5618
R1
!i10b 1
!s100 J=9NeoToUb;icH_5^H_jl1
IJj>T6=gPDHPXNBESY8Z]k2
R2
R0
w1560437951
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/dac_tlv5618.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/dac_tlv5618.v
L0 3
R3
r1
!s85 0
31
!s108 1560520828.354000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/dac_tlv5618.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/rtl/dac_tlv5618.v|
!i113 0
R4
R5
vdac_tlv5618_tb
!s110 1560520829
!i10b 1
!s100 jFf_J>NJf`B;>9e:g@`?61
I9dnPheQKYb_Cki?;I2bWB3
R2
R0
w1560437795
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/../testbench/dac_tlv5618_tb.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/../testbench/dac_tlv5618_tb.v
L0 4
R3
r1
!s85 0
31
!s108 1560520829.037000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/../testbench/dac_tlv5618_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/../testbench|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/../testbench/dac_tlv5618_tb.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/dac_tlv5618/prj/../testbench -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
