<stg><name>EthInTop</name>


<trans_list>

<trans id="182" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="72" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="74" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="76" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:15 %buffSize_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %buffSize

]]></Node>
<StgValue><ssdm name="buffSize_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:16 %in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:17 %trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %in_read, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="60">
<![CDATA[
.lr.ph:18 %sext_ln542 = sext i60 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln542"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:19 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln542

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="91" st_id="12" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="92" st_id="13" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="93" st_id="14" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="94" st_id="15" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="95" st_id="16" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="96" st_id="17" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="97" st_id="18" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="98" st_id="19" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="99" st_id="20" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="100" st_id="21" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="101" st_id="22" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="102" st_id="23" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="103" st_id="24" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="104" st_id="25" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="105" st_id="26" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="106" st_id="27" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="107" st_id="28" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="108" st_id="29" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="109" st_id="30" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="110" st_id="31" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="111" st_id="32" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="112" st_id="33" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="113" st_id="34" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="114" st_id="35" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="115" st_id="36" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="116" st_id="37" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="117" st_id="38" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="118" st_id="39" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="119" st_id="40" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="120" st_id="41" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="121" st_id="42" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="122" st_id="43" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="123" st_id="44" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="124" st_id="45" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="125" st_id="46" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="126" st_id="47" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="127" st_id="48" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="128" st_id="49" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="129" st_id="50" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="130" st_id="51" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="131" st_id="52" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="132" st_id="53" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="133" st_id="54" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="134" st_id="55" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="135" st_id="56" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="136" st_id="57" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="137" st_id="58" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="138" st_id="59" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="139" st_id="60" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="140" st_id="61" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="141" st_id="62" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="142" st_id="63" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="143" st_id="64" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="144" st_id="65" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="145" st_id="66" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="146" st_id="67" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="147" st_id="68" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="148" st_id="69" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="149" st_id="70" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="150" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="151" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_5, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.lr.ph:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty, void @empty_0, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_8, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffSize

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffSize, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty, void @empty_2, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffSize, void @empty_10, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
.lr.ph:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ethernet_stream_out_V_data_V, i8 %ethernet_stream_out_V_keep_V, i8 %ethernet_stream_out_V_strb_V, i1 %ethernet_stream_out_V_last_V, void @empty_12, i32, i32, void @empty_3, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
.lr.ph:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %ethernet_stream_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ethernet_stream_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.lr.ph:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ethernet_stream_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.lr.ph:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ethernet_stream_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="71" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph:20 %gmem_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P, i64 %gmem_addr, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>

<operation id="166" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:21 %br_ln18 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="167" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb:0 %indvars_iv = phi i32 %add_ln695, void %bb.split, i32, void %.lr.ph

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="168" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="169" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:2 %icmp_ln882 = icmp_eq  i32 %indvars_iv, i32 %buffSize_read

]]></Node>
<StgValue><ssdm name="icmp_ln882"/></StgValue>
</operation>

<operation id="170" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb:3 %add_ln695 = add i32 %indvars_iv, i32

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="171" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:4 %br_ln18 = br i1 %icmp_ln882, void %bb.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="172" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
bb.split:1 %gmem_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P, i64 %gmem_addr, i1 %gmem_addr_1_rd_req

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="173" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="128">
<![CDATA[
bb.split:2 %tmp_data_V = trunc i128 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="174" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb.split:3 %tmp_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %gmem_addr_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="175" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb.split:4 %tmp_strb_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %gmem_addr_read, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="176" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
bb.split:5 %tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %gmem_addr_read, i32

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="177" st_id="73" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
bb.split:6 %write_ln543 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P, i64 %ethernet_stream_out_V_data_V, i8 %ethernet_stream_out_V_keep_V, i8 %ethernet_stream_out_V_strb_V, i1 %ethernet_stream_out_V_last_V, i64 %tmp_data_V, i8 %tmp_keep_V, i8 %tmp_strb_V, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="write_ln543"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="178" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb.split:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="179" st_id="74" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
bb.split:6 %write_ln543 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P, i64 %ethernet_stream_out_V_data_V, i8 %ethernet_stream_out_V_keep_V, i8 %ethernet_stream_out_V_strb_V, i1 %ethernet_stream_out_V_last_V, i64 %tmp_data_V, i8 %tmp_keep_V, i8 %tmp_strb_V, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="write_ln543"/></StgValue>
</operation>

<operation id="180" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
bb.split:7 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="181" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln22 = ret

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="262" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="263" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="264" name="buffSize" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="buffSize"/></StgValue>
</port>
<port id="265" name="ethernet_stream_out_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ethernet_stream_out_V_data_V"/></StgValue>
</port>
<port id="266" name="ethernet_stream_out_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ethernet_stream_out_V_keep_V"/></StgValue>
</port>
<port id="267" name="ethernet_stream_out_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ethernet_stream_out_V_strb_V"/></StgValue>
</port>
<port id="268" name="ethernet_stream_out_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ethernet_stream_out_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="270" from="_ssdm_op_Read.ap_none.i32" to="buffSize_read" fromId="269" toId="76">
</dataflow>
<dataflow id="271" from="buffSize" to="buffSize_read" fromId="264" toId="76">
</dataflow>
<dataflow id="273" from="_ssdm_op_Read.s_axilite.i64" to="in_read" fromId="272" toId="77">
</dataflow>
<dataflow id="274" from="in_r" to="in_read" fromId="263" toId="77">
</dataflow>
<dataflow id="276" from="_ssdm_op_PartSelect.i60.i64.i32.i32" to="trunc_ln" fromId="275" toId="78">
</dataflow>
<dataflow id="277" from="in_read" to="trunc_ln" fromId="77" toId="78">
</dataflow>
<dataflow id="279" from="StgValue_278" to="trunc_ln" fromId="278" toId="78">
</dataflow>
<dataflow id="281" from="StgValue_280" to="trunc_ln" fromId="280" toId="78">
</dataflow>
<dataflow id="282" from="trunc_ln" to="sext_ln542" fromId="78" toId="79">
</dataflow>
<dataflow id="283" from="gmem" to="gmem_addr" fromId="262" toId="80">
</dataflow>
<dataflow id="284" from="sext_ln542" to="gmem_addr" fromId="79" toId="80">
</dataflow>
<dataflow id="286" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="81">
</dataflow>
<dataflow id="287" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="81">
</dataflow>
<dataflow id="288" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="81">
</dataflow>
<dataflow id="289" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="82">
</dataflow>
<dataflow id="290" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="82">
</dataflow>
<dataflow id="291" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="82">
</dataflow>
<dataflow id="292" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="83">
</dataflow>
<dataflow id="293" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="83">
</dataflow>
<dataflow id="294" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="83">
</dataflow>
<dataflow id="295" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="84">
</dataflow>
<dataflow id="296" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="84">
</dataflow>
<dataflow id="297" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="84">
</dataflow>
<dataflow id="298" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="85">
</dataflow>
<dataflow id="299" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="85">
</dataflow>
<dataflow id="300" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="85">
</dataflow>
<dataflow id="301" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="86">
</dataflow>
<dataflow id="302" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="86">
</dataflow>
<dataflow id="303" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="86">
</dataflow>
<dataflow id="304" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="87">
</dataflow>
<dataflow id="305" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="87">
</dataflow>
<dataflow id="306" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="87">
</dataflow>
<dataflow id="307" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="88">
</dataflow>
<dataflow id="308" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="88">
</dataflow>
<dataflow id="309" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="88">
</dataflow>
<dataflow id="310" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="89">
</dataflow>
<dataflow id="311" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="89">
</dataflow>
<dataflow id="312" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="89">
</dataflow>
<dataflow id="313" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="90">
</dataflow>
<dataflow id="314" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="90">
</dataflow>
<dataflow id="315" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="90">
</dataflow>
<dataflow id="316" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="91">
</dataflow>
<dataflow id="317" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="91">
</dataflow>
<dataflow id="318" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="91">
</dataflow>
<dataflow id="319" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="92">
</dataflow>
<dataflow id="320" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="92">
</dataflow>
<dataflow id="321" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="92">
</dataflow>
<dataflow id="322" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="93">
</dataflow>
<dataflow id="323" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="93">
</dataflow>
<dataflow id="324" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="93">
</dataflow>
<dataflow id="325" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="94">
</dataflow>
<dataflow id="326" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="94">
</dataflow>
<dataflow id="327" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="94">
</dataflow>
<dataflow id="328" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="95">
</dataflow>
<dataflow id="329" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="95">
</dataflow>
<dataflow id="330" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="95">
</dataflow>
<dataflow id="331" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="96">
</dataflow>
<dataflow id="332" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="96">
</dataflow>
<dataflow id="333" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="96">
</dataflow>
<dataflow id="334" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="97">
</dataflow>
<dataflow id="335" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="97">
</dataflow>
<dataflow id="336" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="97">
</dataflow>
<dataflow id="337" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="98">
</dataflow>
<dataflow id="338" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="98">
</dataflow>
<dataflow id="339" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="98">
</dataflow>
<dataflow id="340" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="99">
</dataflow>
<dataflow id="341" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="99">
</dataflow>
<dataflow id="342" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="99">
</dataflow>
<dataflow id="343" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="100">
</dataflow>
<dataflow id="344" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="100">
</dataflow>
<dataflow id="345" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="100">
</dataflow>
<dataflow id="346" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="101">
</dataflow>
<dataflow id="347" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="101">
</dataflow>
<dataflow id="348" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="101">
</dataflow>
<dataflow id="349" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="102">
</dataflow>
<dataflow id="350" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="102">
</dataflow>
<dataflow id="351" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="102">
</dataflow>
<dataflow id="352" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="103">
</dataflow>
<dataflow id="353" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="103">
</dataflow>
<dataflow id="354" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="103">
</dataflow>
<dataflow id="355" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="104">
</dataflow>
<dataflow id="356" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="104">
</dataflow>
<dataflow id="357" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="104">
</dataflow>
<dataflow id="358" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="105">
</dataflow>
<dataflow id="359" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="105">
</dataflow>
<dataflow id="360" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="105">
</dataflow>
<dataflow id="361" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="106">
</dataflow>
<dataflow id="362" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="106">
</dataflow>
<dataflow id="363" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="106">
</dataflow>
<dataflow id="364" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="107">
</dataflow>
<dataflow id="365" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="107">
</dataflow>
<dataflow id="366" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="107">
</dataflow>
<dataflow id="367" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="108">
</dataflow>
<dataflow id="368" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="108">
</dataflow>
<dataflow id="369" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="108">
</dataflow>
<dataflow id="370" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="109">
</dataflow>
<dataflow id="371" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="109">
</dataflow>
<dataflow id="372" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="109">
</dataflow>
<dataflow id="373" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="110">
</dataflow>
<dataflow id="374" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="110">
</dataflow>
<dataflow id="375" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="110">
</dataflow>
<dataflow id="376" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="111">
</dataflow>
<dataflow id="377" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="111">
</dataflow>
<dataflow id="378" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="111">
</dataflow>
<dataflow id="379" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="112">
</dataflow>
<dataflow id="380" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="112">
</dataflow>
<dataflow id="381" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="112">
</dataflow>
<dataflow id="382" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="113">
</dataflow>
<dataflow id="383" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="113">
</dataflow>
<dataflow id="384" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="113">
</dataflow>
<dataflow id="385" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="114">
</dataflow>
<dataflow id="386" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="114">
</dataflow>
<dataflow id="387" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="114">
</dataflow>
<dataflow id="388" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="115">
</dataflow>
<dataflow id="389" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="115">
</dataflow>
<dataflow id="390" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="115">
</dataflow>
<dataflow id="391" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="116">
</dataflow>
<dataflow id="392" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="116">
</dataflow>
<dataflow id="393" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="116">
</dataflow>
<dataflow id="394" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="117">
</dataflow>
<dataflow id="395" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="117">
</dataflow>
<dataflow id="396" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="117">
</dataflow>
<dataflow id="397" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="118">
</dataflow>
<dataflow id="398" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="118">
</dataflow>
<dataflow id="399" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="118">
</dataflow>
<dataflow id="400" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="119">
</dataflow>
<dataflow id="401" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="119">
</dataflow>
<dataflow id="402" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="119">
</dataflow>
<dataflow id="403" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="120">
</dataflow>
<dataflow id="404" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="120">
</dataflow>
<dataflow id="405" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="120">
</dataflow>
<dataflow id="406" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="121">
</dataflow>
<dataflow id="407" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="121">
</dataflow>
<dataflow id="408" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="121">
</dataflow>
<dataflow id="409" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="122">
</dataflow>
<dataflow id="410" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="122">
</dataflow>
<dataflow id="411" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="122">
</dataflow>
<dataflow id="412" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="123">
</dataflow>
<dataflow id="413" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="123">
</dataflow>
<dataflow id="414" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="123">
</dataflow>
<dataflow id="415" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="124">
</dataflow>
<dataflow id="416" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="124">
</dataflow>
<dataflow id="417" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="124">
</dataflow>
<dataflow id="418" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="125">
</dataflow>
<dataflow id="419" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="125">
</dataflow>
<dataflow id="420" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="125">
</dataflow>
<dataflow id="421" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="126">
</dataflow>
<dataflow id="422" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="126">
</dataflow>
<dataflow id="423" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="126">
</dataflow>
<dataflow id="424" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="127">
</dataflow>
<dataflow id="425" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="127">
</dataflow>
<dataflow id="426" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="127">
</dataflow>
<dataflow id="427" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="128">
</dataflow>
<dataflow id="428" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="128">
</dataflow>
<dataflow id="429" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="128">
</dataflow>
<dataflow id="430" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="129">
</dataflow>
<dataflow id="431" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="129">
</dataflow>
<dataflow id="432" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="129">
</dataflow>
<dataflow id="433" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="130">
</dataflow>
<dataflow id="434" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="130">
</dataflow>
<dataflow id="435" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="130">
</dataflow>
<dataflow id="436" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="131">
</dataflow>
<dataflow id="437" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="131">
</dataflow>
<dataflow id="438" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="131">
</dataflow>
<dataflow id="439" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="132">
</dataflow>
<dataflow id="440" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="132">
</dataflow>
<dataflow id="441" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="132">
</dataflow>
<dataflow id="442" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="133">
</dataflow>
<dataflow id="443" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="133">
</dataflow>
<dataflow id="444" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="133">
</dataflow>
<dataflow id="445" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="134">
</dataflow>
<dataflow id="446" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="134">
</dataflow>
<dataflow id="447" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="134">
</dataflow>
<dataflow id="448" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="135">
</dataflow>
<dataflow id="449" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="135">
</dataflow>
<dataflow id="450" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="135">
</dataflow>
<dataflow id="451" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="136">
</dataflow>
<dataflow id="452" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="136">
</dataflow>
<dataflow id="453" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="136">
</dataflow>
<dataflow id="454" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="137">
</dataflow>
<dataflow id="455" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="137">
</dataflow>
<dataflow id="456" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="137">
</dataflow>
<dataflow id="457" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="138">
</dataflow>
<dataflow id="458" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="138">
</dataflow>
<dataflow id="459" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="138">
</dataflow>
<dataflow id="460" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="139">
</dataflow>
<dataflow id="461" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="139">
</dataflow>
<dataflow id="462" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="139">
</dataflow>
<dataflow id="463" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="140">
</dataflow>
<dataflow id="464" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="140">
</dataflow>
<dataflow id="465" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="140">
</dataflow>
<dataflow id="466" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="141">
</dataflow>
<dataflow id="467" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="141">
</dataflow>
<dataflow id="468" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="141">
</dataflow>
<dataflow id="469" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="142">
</dataflow>
<dataflow id="470" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="142">
</dataflow>
<dataflow id="471" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="142">
</dataflow>
<dataflow id="472" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="143">
</dataflow>
<dataflow id="473" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="143">
</dataflow>
<dataflow id="474" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="143">
</dataflow>
<dataflow id="475" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="144">
</dataflow>
<dataflow id="476" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="144">
</dataflow>
<dataflow id="477" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="144">
</dataflow>
<dataflow id="478" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="145">
</dataflow>
<dataflow id="479" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="145">
</dataflow>
<dataflow id="480" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="145">
</dataflow>
<dataflow id="481" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="146">
</dataflow>
<dataflow id="482" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="146">
</dataflow>
<dataflow id="483" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="146">
</dataflow>
<dataflow id="484" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="147">
</dataflow>
<dataflow id="485" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="147">
</dataflow>
<dataflow id="486" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="147">
</dataflow>
<dataflow id="487" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="148">
</dataflow>
<dataflow id="488" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="148">
</dataflow>
<dataflow id="489" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="148">
</dataflow>
<dataflow id="490" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="149">
</dataflow>
<dataflow id="491" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="149">
</dataflow>
<dataflow id="492" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="149">
</dataflow>
<dataflow id="494" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="493" toId="150">
</dataflow>
<dataflow id="496" from="empty_4" to="spectopmodule_ln0" fromId="495" toId="150">
</dataflow>
<dataflow id="498" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="497" toId="151">
</dataflow>
<dataflow id="500" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="151">
</dataflow>
<dataflow id="502" from="empty_5" to="specinterface_ln0" fromId="501" toId="151">
</dataflow>
<dataflow id="503" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="151">
</dataflow>
<dataflow id="504" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="151">
</dataflow>
<dataflow id="506" from="empty_7" to="specinterface_ln0" fromId="505" toId="151">
</dataflow>
<dataflow id="507" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="151">
</dataflow>
<dataflow id="508" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="151">
</dataflow>
<dataflow id="509" from="empty_7" to="specinterface_ln0" fromId="505" toId="151">
</dataflow>
<dataflow id="510" from="empty_7" to="specinterface_ln0" fromId="505" toId="151">
</dataflow>
<dataflow id="511" from="empty_7" to="specinterface_ln0" fromId="505" toId="151">
</dataflow>
<dataflow id="512" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="151">
</dataflow>
<dataflow id="513" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="151">
</dataflow>
<dataflow id="514" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="151">
</dataflow>
<dataflow id="515" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="151">
</dataflow>
<dataflow id="516" from="empty_7" to="specinterface_ln0" fromId="505" toId="151">
</dataflow>
<dataflow id="517" from="empty_7" to="specinterface_ln0" fromId="505" toId="151">
</dataflow>
<dataflow id="518" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="497" toId="152">
</dataflow>
<dataflow id="519" from="gmem" to="specinterface_ln0" fromId="262" toId="152">
</dataflow>
<dataflow id="521" from="empty_9" to="specinterface_ln0" fromId="520" toId="152">
</dataflow>
<dataflow id="522" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="152">
</dataflow>
<dataflow id="523" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="152">
</dataflow>
<dataflow id="524" from="empty_7" to="specinterface_ln0" fromId="505" toId="152">
</dataflow>
<dataflow id="526" from="StgValue_525" to="specinterface_ln0" fromId="525" toId="152">
</dataflow>
<dataflow id="527" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="152">
</dataflow>
<dataflow id="528" from="empty_7" to="specinterface_ln0" fromId="505" toId="152">
</dataflow>
<dataflow id="529" from="empty_7" to="specinterface_ln0" fromId="505" toId="152">
</dataflow>
<dataflow id="530" from="empty_7" to="specinterface_ln0" fromId="505" toId="152">
</dataflow>
<dataflow id="532" from="StgValue_531" to="specinterface_ln0" fromId="531" toId="152">
</dataflow>
<dataflow id="533" from="StgValue_531" to="specinterface_ln0" fromId="531" toId="152">
</dataflow>
<dataflow id="534" from="StgValue_531" to="specinterface_ln0" fromId="531" toId="152">
</dataflow>
<dataflow id="535" from="StgValue_531" to="specinterface_ln0" fromId="531" toId="152">
</dataflow>
<dataflow id="536" from="empty_7" to="specinterface_ln0" fromId="505" toId="152">
</dataflow>
<dataflow id="537" from="empty_7" to="specinterface_ln0" fromId="505" toId="152">
</dataflow>
<dataflow id="539" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="538" toId="153">
</dataflow>
<dataflow id="540" from="gmem" to="specbitsmap_ln0" fromId="262" toId="153">
</dataflow>
<dataflow id="541" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="497" toId="154">
</dataflow>
<dataflow id="542" from="in_r" to="specinterface_ln0" fromId="263" toId="154">
</dataflow>
<dataflow id="544" from="empty_11" to="specinterface_ln0" fromId="543" toId="154">
</dataflow>
<dataflow id="545" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="154">
</dataflow>
<dataflow id="546" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="154">
</dataflow>
<dataflow id="547" from="empty_7" to="specinterface_ln0" fromId="505" toId="154">
</dataflow>
<dataflow id="548" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="154">
</dataflow>
<dataflow id="549" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="154">
</dataflow>
<dataflow id="551" from="empty" to="specinterface_ln0" fromId="550" toId="154">
</dataflow>
<dataflow id="553" from="empty_0" to="specinterface_ln0" fromId="552" toId="154">
</dataflow>
<dataflow id="554" from="empty_7" to="specinterface_ln0" fromId="505" toId="154">
</dataflow>
<dataflow id="555" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="154">
</dataflow>
<dataflow id="556" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="154">
</dataflow>
<dataflow id="557" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="154">
</dataflow>
<dataflow id="558" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="154">
</dataflow>
<dataflow id="559" from="empty_7" to="specinterface_ln0" fromId="505" toId="154">
</dataflow>
<dataflow id="561" from="empty_1" to="specinterface_ln0" fromId="560" toId="154">
</dataflow>
<dataflow id="562" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="497" toId="155">
</dataflow>
<dataflow id="563" from="in_r" to="specinterface_ln0" fromId="263" toId="155">
</dataflow>
<dataflow id="565" from="empty_8" to="specinterface_ln0" fromId="564" toId="155">
</dataflow>
<dataflow id="566" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="155">
</dataflow>
<dataflow id="567" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="155">
</dataflow>
<dataflow id="568" from="empty_7" to="specinterface_ln0" fromId="505" toId="155">
</dataflow>
<dataflow id="569" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="155">
</dataflow>
<dataflow id="570" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="155">
</dataflow>
<dataflow id="571" from="empty_7" to="specinterface_ln0" fromId="505" toId="155">
</dataflow>
<dataflow id="572" from="empty_7" to="specinterface_ln0" fromId="505" toId="155">
</dataflow>
<dataflow id="573" from="empty_7" to="specinterface_ln0" fromId="505" toId="155">
</dataflow>
<dataflow id="574" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="155">
</dataflow>
<dataflow id="575" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="155">
</dataflow>
<dataflow id="576" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="155">
</dataflow>
<dataflow id="577" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="155">
</dataflow>
<dataflow id="578" from="empty_7" to="specinterface_ln0" fromId="505" toId="155">
</dataflow>
<dataflow id="579" from="empty_1" to="specinterface_ln0" fromId="560" toId="155">
</dataflow>
<dataflow id="580" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="538" toId="156">
</dataflow>
<dataflow id="581" from="buffSize" to="specbitsmap_ln0" fromId="264" toId="156">
</dataflow>
<dataflow id="582" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="497" toId="157">
</dataflow>
<dataflow id="583" from="buffSize" to="specinterface_ln0" fromId="264" toId="157">
</dataflow>
<dataflow id="584" from="empty_11" to="specinterface_ln0" fromId="543" toId="157">
</dataflow>
<dataflow id="585" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="157">
</dataflow>
<dataflow id="586" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="157">
</dataflow>
<dataflow id="587" from="empty_7" to="specinterface_ln0" fromId="505" toId="157">
</dataflow>
<dataflow id="588" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="157">
</dataflow>
<dataflow id="589" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="157">
</dataflow>
<dataflow id="590" from="empty" to="specinterface_ln0" fromId="550" toId="157">
</dataflow>
<dataflow id="592" from="empty_2" to="specinterface_ln0" fromId="591" toId="157">
</dataflow>
<dataflow id="593" from="empty_7" to="specinterface_ln0" fromId="505" toId="157">
</dataflow>
<dataflow id="594" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="157">
</dataflow>
<dataflow id="595" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="157">
</dataflow>
<dataflow id="596" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="157">
</dataflow>
<dataflow id="597" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="157">
</dataflow>
<dataflow id="598" from="empty_7" to="specinterface_ln0" fromId="505" toId="157">
</dataflow>
<dataflow id="599" from="empty_7" to="specinterface_ln0" fromId="505" toId="157">
</dataflow>
<dataflow id="600" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="497" toId="158">
</dataflow>
<dataflow id="601" from="buffSize" to="specinterface_ln0" fromId="264" toId="158">
</dataflow>
<dataflow id="603" from="empty_10" to="specinterface_ln0" fromId="602" toId="158">
</dataflow>
<dataflow id="604" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="158">
</dataflow>
<dataflow id="605" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="158">
</dataflow>
<dataflow id="606" from="empty_7" to="specinterface_ln0" fromId="505" toId="158">
</dataflow>
<dataflow id="607" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="158">
</dataflow>
<dataflow id="608" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="158">
</dataflow>
<dataflow id="609" from="empty_7" to="specinterface_ln0" fromId="505" toId="158">
</dataflow>
<dataflow id="610" from="empty_7" to="specinterface_ln0" fromId="505" toId="158">
</dataflow>
<dataflow id="611" from="empty_7" to="specinterface_ln0" fromId="505" toId="158">
</dataflow>
<dataflow id="612" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="158">
</dataflow>
<dataflow id="613" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="158">
</dataflow>
<dataflow id="614" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="158">
</dataflow>
<dataflow id="615" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="158">
</dataflow>
<dataflow id="616" from="empty_7" to="specinterface_ln0" fromId="505" toId="158">
</dataflow>
<dataflow id="617" from="empty_7" to="specinterface_ln0" fromId="505" toId="158">
</dataflow>
<dataflow id="618" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="497" toId="159">
</dataflow>
<dataflow id="619" from="ethernet_stream_out_V_data_V" to="specinterface_ln0" fromId="265" toId="159">
</dataflow>
<dataflow id="620" from="ethernet_stream_out_V_keep_V" to="specinterface_ln0" fromId="266" toId="159">
</dataflow>
<dataflow id="621" from="ethernet_stream_out_V_strb_V" to="specinterface_ln0" fromId="267" toId="159">
</dataflow>
<dataflow id="622" from="ethernet_stream_out_V_last_V" to="specinterface_ln0" fromId="268" toId="159">
</dataflow>
<dataflow id="624" from="empty_12" to="specinterface_ln0" fromId="623" toId="159">
</dataflow>
<dataflow id="626" from="StgValue_625" to="specinterface_ln0" fromId="625" toId="159">
</dataflow>
<dataflow id="627" from="StgValue_625" to="specinterface_ln0" fromId="625" toId="159">
</dataflow>
<dataflow id="629" from="empty_3" to="specinterface_ln0" fromId="628" toId="159">
</dataflow>
<dataflow id="630" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="159">
</dataflow>
<dataflow id="631" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="159">
</dataflow>
<dataflow id="632" from="empty_7" to="specinterface_ln0" fromId="505" toId="159">
</dataflow>
<dataflow id="633" from="empty_7" to="specinterface_ln0" fromId="505" toId="159">
</dataflow>
<dataflow id="634" from="empty_7" to="specinterface_ln0" fromId="505" toId="159">
</dataflow>
<dataflow id="635" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="159">
</dataflow>
<dataflow id="636" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="159">
</dataflow>
<dataflow id="637" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="159">
</dataflow>
<dataflow id="638" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="159">
</dataflow>
<dataflow id="639" from="empty_7" to="specinterface_ln0" fromId="505" toId="159">
</dataflow>
<dataflow id="640" from="empty_7" to="specinterface_ln0" fromId="505" toId="159">
</dataflow>
<dataflow id="641" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="538" toId="160">
</dataflow>
<dataflow id="642" from="ethernet_stream_out_V_data_V" to="specbitsmap_ln0" fromId="265" toId="160">
</dataflow>
<dataflow id="643" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="538" toId="161">
</dataflow>
<dataflow id="644" from="ethernet_stream_out_V_keep_V" to="specbitsmap_ln0" fromId="266" toId="161">
</dataflow>
<dataflow id="645" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="538" toId="162">
</dataflow>
<dataflow id="646" from="ethernet_stream_out_V_strb_V" to="specbitsmap_ln0" fromId="267" toId="162">
</dataflow>
<dataflow id="647" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="538" toId="163">
</dataflow>
<dataflow id="648" from="ethernet_stream_out_V_last_V" to="specbitsmap_ln0" fromId="268" toId="163">
</dataflow>
<dataflow id="649" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="497" toId="164">
</dataflow>
<dataflow id="650" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="164">
</dataflow>
<dataflow id="651" from="empty_11" to="specinterface_ln0" fromId="543" toId="164">
</dataflow>
<dataflow id="652" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="164">
</dataflow>
<dataflow id="653" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="164">
</dataflow>
<dataflow id="654" from="empty_7" to="specinterface_ln0" fromId="505" toId="164">
</dataflow>
<dataflow id="655" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="164">
</dataflow>
<dataflow id="656" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="164">
</dataflow>
<dataflow id="657" from="empty" to="specinterface_ln0" fromId="550" toId="164">
</dataflow>
<dataflow id="658" from="empty_7" to="specinterface_ln0" fromId="505" toId="164">
</dataflow>
<dataflow id="659" from="empty_7" to="specinterface_ln0" fromId="505" toId="164">
</dataflow>
<dataflow id="660" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="164">
</dataflow>
<dataflow id="661" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="164">
</dataflow>
<dataflow id="662" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="164">
</dataflow>
<dataflow id="663" from="StgValue_499" to="specinterface_ln0" fromId="499" toId="164">
</dataflow>
<dataflow id="664" from="empty_7" to="specinterface_ln0" fromId="505" toId="164">
</dataflow>
<dataflow id="665" from="empty_7" to="specinterface_ln0" fromId="505" toId="164">
</dataflow>
<dataflow id="666" from="_ssdm_op_ReadReq.m_axi.i128P" to="gmem_addr_1_rd_req" fromId="285" toId="165">
</dataflow>
<dataflow id="667" from="gmem_addr" to="gmem_addr_1_rd_req" fromId="80" toId="165">
</dataflow>
<dataflow id="668" from="buffSize_read" to="gmem_addr_1_rd_req" fromId="76" toId="165">
</dataflow>
<dataflow id="669" from="add_ln695" to="indvars_iv" fromId="170" toId="167">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="670" from="br_ln0" to="indvars_iv" fromId="180" toId="167">
<BackEdge/>
</dataflow>
<dataflow id="671" from="StgValue_499" to="indvars_iv" fromId="499" toId="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="672" from="br_ln18" to="indvars_iv" fromId="166" toId="167">
</dataflow>
<dataflow id="674" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="673" toId="168">
</dataflow>
<dataflow id="676" from="StgValue_675" to="specpipeline_ln0" fromId="675" toId="168">
</dataflow>
<dataflow id="677" from="StgValue_625" to="specpipeline_ln0" fromId="625" toId="168">
</dataflow>
<dataflow id="678" from="StgValue_625" to="specpipeline_ln0" fromId="625" toId="168">
</dataflow>
<dataflow id="679" from="StgValue_499" to="specpipeline_ln0" fromId="499" toId="168">
</dataflow>
<dataflow id="681" from="p_str" to="specpipeline_ln0" fromId="680" toId="168">
</dataflow>
<dataflow id="682" from="indvars_iv" to="icmp_ln882" fromId="167" toId="169">
</dataflow>
<dataflow id="683" from="buffSize_read" to="icmp_ln882" fromId="76" toId="169">
</dataflow>
<dataflow id="684" from="indvars_iv" to="add_ln695" fromId="167" toId="170">
</dataflow>
<dataflow id="685" from="StgValue_625" to="add_ln695" fromId="625" toId="170">
</dataflow>
<dataflow id="686" from="icmp_ln882" to="br_ln18" fromId="169" toId="171">
</dataflow>
<dataflow id="688" from="_ssdm_op_Read.m_axi.i128P" to="gmem_addr_read" fromId="687" toId="172">
</dataflow>
<dataflow id="689" from="gmem_addr" to="gmem_addr_read" fromId="80" toId="172">
</dataflow>
<dataflow id="690" from="gmem_addr_read" to="tmp_data_V" fromId="172" toId="173">
</dataflow>
<dataflow id="692" from="_ssdm_op_PartSelect.i8.i128.i32.i32" to="tmp_keep_V" fromId="691" toId="174">
</dataflow>
<dataflow id="693" from="gmem_addr_read" to="tmp_keep_V" fromId="172" toId="174">
</dataflow>
<dataflow id="694" from="StgValue_525" to="tmp_keep_V" fromId="525" toId="174">
</dataflow>
<dataflow id="696" from="StgValue_695" to="tmp_keep_V" fromId="695" toId="174">
</dataflow>
<dataflow id="697" from="_ssdm_op_PartSelect.i8.i128.i32.i32" to="tmp_strb_V" fromId="691" toId="175">
</dataflow>
<dataflow id="698" from="gmem_addr_read" to="tmp_strb_V" fromId="172" toId="175">
</dataflow>
<dataflow id="700" from="StgValue_699" to="tmp_strb_V" fromId="699" toId="175">
</dataflow>
<dataflow id="702" from="StgValue_701" to="tmp_strb_V" fromId="701" toId="175">
</dataflow>
<dataflow id="704" from="_ssdm_op_BitSelect.i1.i128.i32" to="tmp_last_V" fromId="703" toId="176">
</dataflow>
<dataflow id="705" from="gmem_addr_read" to="tmp_last_V" fromId="172" toId="176">
</dataflow>
<dataflow id="707" from="StgValue_706" to="tmp_last_V" fromId="706" toId="176">
</dataflow>
<dataflow id="709" from="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P" to="write_ln543" fromId="708" toId="177">
</dataflow>
<dataflow id="710" from="ethernet_stream_out_V_data_V" to="write_ln543" fromId="265" toId="177">
</dataflow>
<dataflow id="711" from="ethernet_stream_out_V_keep_V" to="write_ln543" fromId="266" toId="177">
</dataflow>
<dataflow id="712" from="ethernet_stream_out_V_strb_V" to="write_ln543" fromId="267" toId="177">
</dataflow>
<dataflow id="713" from="ethernet_stream_out_V_last_V" to="write_ln543" fromId="268" toId="177">
</dataflow>
<dataflow id="714" from="tmp_data_V" to="write_ln543" fromId="173" toId="177">
</dataflow>
<dataflow id="715" from="tmp_keep_V" to="write_ln543" fromId="174" toId="177">
</dataflow>
<dataflow id="716" from="tmp_strb_V" to="write_ln543" fromId="175" toId="177">
</dataflow>
<dataflow id="717" from="tmp_last_V" to="write_ln543" fromId="176" toId="177">
</dataflow>
<dataflow id="719" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="718" toId="178">
</dataflow>
<dataflow id="721" from="empty_6" to="specloopname_ln0" fromId="720" toId="178">
</dataflow>
<dataflow id="722" from="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P" to="write_ln543" fromId="708" toId="179">
</dataflow>
<dataflow id="723" from="ethernet_stream_out_V_data_V" to="write_ln543" fromId="265" toId="179">
</dataflow>
<dataflow id="724" from="ethernet_stream_out_V_keep_V" to="write_ln543" fromId="266" toId="179">
</dataflow>
<dataflow id="725" from="ethernet_stream_out_V_strb_V" to="write_ln543" fromId="267" toId="179">
</dataflow>
<dataflow id="726" from="ethernet_stream_out_V_last_V" to="write_ln543" fromId="268" toId="179">
</dataflow>
<dataflow id="727" from="tmp_data_V" to="write_ln543" fromId="173" toId="179">
</dataflow>
<dataflow id="728" from="tmp_keep_V" to="write_ln543" fromId="174" toId="179">
</dataflow>
<dataflow id="729" from="tmp_strb_V" to="write_ln543" fromId="175" toId="179">
</dataflow>
<dataflow id="730" from="tmp_last_V" to="write_ln543" fromId="176" toId="179">
</dataflow>
<dataflow id="731" from="icmp_ln882" to="StgValue_73" fromId="169" toId="73">
</dataflow>
<dataflow id="732" from="icmp_ln882" to="StgValue_74" fromId="169" toId="74">
</dataflow>
<dataflow id="733" from="icmp_ln882" to="StgValue_72" fromId="169" toId="72">
</dataflow>
</dataflows>


</stg>
