# Benchmark "control_merge" written by ABC on Sun Jul 13 14:43:36 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs[0] outs[1] \
 outs_valid index[0] index[1] index[2] index_valid

.latch        n96 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n101 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n106 control.tehb.dataReg[0]  0
.latch       n111 control.tehb.dataReg[1]  0
.latch       n116 control.tehb.dataReg[2]  0
.latch       n121 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n67
01 1
.names control.tehb.control.fullReg new_n67 ins_ready[1]
01 1
.names ins_valid[0] new_n67 new_n69
00 1
.names ins_valid[2] new_n69 new_n70
11 1
.names control.tehb.control.fullReg new_n70 ins_ready[2]
01 1
.names ins_valid[3] new_n69 new_n72
11 1
.names new_n70 new_n72 new_n73
01 1
.names control.tehb.control.fullReg new_n73 ins_ready[3]
01 1
.names new_n70 new_n73 new_n75
00 1
.names new_n69 new_n75 new_n76
11 1
.names ins_valid[4] new_n76 new_n77
11 1
.names control.tehb.control.fullReg new_n77 ins_ready[4]
01 1
.names new_n76 new_n77 new_n79
10 1
.names ins_valid[5] new_n79 new_n80
11 1
.names control.tehb.control.fullReg new_n80 ins_ready[5]
01 1
.names new_n79 new_n80 new_n82
10 1
.names ins_valid[6] new_n82 new_n83
11 1
.names control.tehb.control.fullReg new_n83 ins_ready[6]
01 1
.names new_n82 new_n83 new_n85
10 1
.names ins_valid[7] new_n85 new_n86
11 1
.names control.tehb.control.fullReg new_n86 ins_ready[7]
01 1
.names new_n85 new_n86 new_n88
10 1
.names ins_valid[8] new_n88 new_n89
11 1
.names control.tehb.control.fullReg new_n89 ins_ready[8]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n91
11 1
.names new_n67 new_n73 new_n92
00 1
.names new_n77 new_n92 new_n93
00 1
.names new_n80 new_n93 new_n94
00 1
.names new_n83 new_n94 new_n95
00 1
.names new_n86 new_n95 new_n96_1
00 1
.names new_n89 new_n96_1 new_n97
00 1
.names control.tehb.control.fullReg new_n97 new_n98
01 1
.names new_n91 new_n98 index[0]
00 0
.names ins[0] index[0] new_n100
10 1
.names ins[2] index[0] new_n101_1
11 1
.names new_n100 new_n101_1 new_n102
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n103
11 1
.names new_n83 new_n86 new_n104
00 1
.names new_n75 new_n104 new_n105
11 1
.names new_n89 new_n105 new_n106_1
00 1
.names control.tehb.control.fullReg new_n106_1 new_n107
01 1
.names new_n103 new_n107 index[1]
00 0
.names new_n102 index[1] new_n109
00 1
.names ins[4] index[0] new_n110
10 1
.names ins[6] index[0] new_n111_1
11 1
.names new_n110 new_n111_1 new_n112
00 1
.names index[1] new_n112 new_n113
10 1
.names new_n109 new_n113 new_n114
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg new_n115
11 1
.names new_n77 new_n80 new_n116_1
00 1
.names new_n104 new_n116_1 new_n117
11 1
.names new_n89 new_n117 new_n118
00 1
.names control.tehb.control.fullReg new_n118 new_n119
01 1
.names new_n115 new_n119 index[2]
00 0
.names new_n114 index[2] new_n121_1
00 1
.names ins[8] index[0] new_n122
10 1
.names ins[10] index[0] new_n123
11 1
.names new_n122 new_n123 new_n124
00 1
.names index[1] new_n124 new_n125
00 1
.names ins[12] index[0] new_n126
10 1
.names ins[14] index[0] new_n127
11 1
.names new_n126 new_n127 new_n128
00 1
.names index[1] new_n128 new_n129
10 1
.names new_n125 new_n129 new_n130
00 1
.names index[2] new_n130 new_n131
10 1
.names new_n121_1 new_n131 outs[0]
00 0
.names ins[1] index[0] new_n133
10 1
.names ins[3] index[0] new_n134
11 1
.names new_n133 new_n134 new_n135
00 1
.names index[1] new_n135 new_n136
00 1
.names ins[5] index[0] new_n137
10 1
.names ins[7] index[0] new_n138
11 1
.names new_n137 new_n138 new_n139
00 1
.names index[1] new_n139 new_n140
10 1
.names new_n136 new_n140 new_n141
00 1
.names index[2] new_n141 new_n142
00 1
.names ins[9] index[0] new_n143
10 1
.names ins[11] index[0] new_n144
11 1
.names new_n143 new_n144 new_n145
00 1
.names index[1] new_n145 new_n146
00 1
.names ins[13] index[0] new_n147
10 1
.names ins[15] index[0] new_n148
11 1
.names new_n147 new_n148 new_n149
00 1
.names index[1] new_n149 new_n150
10 1
.names new_n146 new_n150 new_n151
00 1
.names index[2] new_n151 new_n152
10 1
.names new_n142 new_n152 outs[1]
00 0
.names new_n88 new_n89 new_n154
10 1
.names control.tehb.control.fullReg new_n154 new_n155
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n155 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n155 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n158
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n159
01 1
.names new_n158 new_n159 new_n160
00 1
.names rst new_n160 new_n161
00 1
.names new_n155 new_n161 n121
01 1
.names new_n158 n121 n96
01 0
.names new_n159 n121 n101
01 0
.names control.tehb.control.fullReg new_n160 new_n165
00 1
.names new_n154 new_n165 new_n166
01 1
.names control.tehb.dataReg[0] new_n166 new_n167
10 1
.names new_n97 new_n166 new_n168
11 1
.names new_n167 new_n168 new_n169
00 1
.names rst new_n169 n106
00 1
.names control.tehb.dataReg[1] new_n166 new_n171
10 1
.names new_n106_1 new_n166 new_n172
11 1
.names new_n171 new_n172 new_n173
00 1
.names rst new_n173 n111
00 1
.names control.tehb.dataReg[2] new_n166 new_n175
10 1
.names new_n118 new_n166 new_n176
11 1
.names new_n175 new_n176 new_n177
00 1
.names rst new_n177 n116
00 1
.end
