INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/PE_FC_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/weights_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weights_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/FC_Layer_ANN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer_ANN
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/PE_FC_ANN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_FC_ANN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleLayer_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/Pipeline_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.srcs/sources_1/new/addr2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_2
INFO: [VRFC 10-2263] Analyzing Verilog file "K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [K:/Year 2 CCE-C/Term 2/Logic 2/Final/Verilog-CNN/project_1/project_1.sim/sim_1/behav/glbl.v:6]
