
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 10000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/aniket/Desktop/sem/cs622/cs622-project/champsim/dpc3_traces/625.x264_s-18B.champsimtrace.xz
CPU 0 L2C next line prefetcher
LLC Next Line Prefetcher

Warmup complete CPU 0 instructions: 1000004 cycles: 385632 (Simulation time: 0 hr 0 min 1 sec) 

Heartbeat CPU 0 instructions: 10000003 cycles: 6806043 heartbeat IPC: 1.46928 cumulative IPC: 1.40178 (Simulation time: 0 hr 0 min 17 sec) 
Finished CPU 0 instructions: 10000000 cycles: 7128276 cumulative IPC: 1.40286 (Simulation time: 0 hr 0 min 19 sec) 

CPU 0 Branch Prediction Accuracy: 97.5344% MPKI: 0.9085 Average ROB Occupancy at Mispredict: 297.663

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.40286 instructions: 10000000 cycles: 7128276
L1D TOTAL     ACCESS:    1441608  HIT:    1433621  MISS:       7987
L1D LOAD      ACCESS:     754188  HIT:     753131  MISS:       1057
L1D RFO       ACCESS:     680586  HIT:     680490  MISS:         96
L1D PREFETCH  ACCESS:       6834  HIT:          0  MISS:       6834
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:       7179  ISSUED:       7179  USEFUL:       3737  USELESS:       3105
L1D AVERAGE MISS LATENCY: 12457.9 cycles
L1I TOTAL     ACCESS:    2152129  HIT:    2152127  MISS:          2
L1I LOAD      ACCESS:    2152129  HIT:    2152127  MISS:          2
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 214 cycles
L2C TOTAL     ACCESS:       9032  HIT:       4185  MISS:       4847
L2C LOAD      ACCESS:       1033  HIT:        300  MISS:        733
L2C RFO       ACCESS:         96  HIT:         42  MISS:         54
L2C PREFETCH  ACCESS:       7771  HIT:       3711  MISS:       4060
L2C WRITEBACK ACCESS:        132  HIT:        132  MISS:          0
L2C PREFETCH  REQUESTED:       1851  ISSUED:       1773  USEFUL:        286  USELESS:          4
L2C AVERAGE MISS LATENCY: 156.704 cycles
LLC TOTAL     ACCESS:       4858  HIT:         11  MISS:       4847
LLC LOAD      ACCESS:        725  HIT:          0  MISS:        725
LLC RFO       ACCESS:         54  HIT:          0  MISS:         54
LLC PREFETCH  ACCESS:       4079  HIT:         11  MISS:       4068
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:       1424  ISSUED:       1362  USEFUL:          6  USELESS:          0
LLC AVERAGE MISS LATENCY: 126.57 cycles
Major fault: 0 Minor fault: 160
=== CPU 0 L1D Prefetcher Statistics ===
[MLOP] History of tracked zone:
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIIIII1IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIII11AIIIIIIIIII1IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIII11AIIIIIIII11AIIIIIIIIII1IIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIIII1AIIIIIIII11AIIIIIIIIII1IIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIIII1AIIIIIIIII1AIIIIIIIIII1IIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIIII1AIIIIIIIII1AIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIIIIIAIIIIIIIII1AIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIIIIIAIIIIIIIIIIAIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIIIIIAIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II11AIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II11IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
II1IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
[MLOP] Prefetch Degree Mean: 2.1
[MLOP] Prefetch Degree SD: 0.3
[MLOP] Max Score Left Mean (%): 60.74
[MLOP] Max Score Left SD (%): 7.40867
[MLOP] Max Score Right Mean (%): 77.32
[MLOP] Max Score Right SD (%): 6.27643
CPU 0 L2C next line prefetcher final stats
LLC Next Line Prefetcher Final Stats: none

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3088  ROW_BUFFER_MISS:       1759
 DBUS_CONGESTED:       1884
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 5
