// Seed: 290682208
module module_0;
  always @(id_1 or posedge id_1) id_1 <= #id_1 1;
  initial begin : LABEL_0
    assert (id_1);
  end
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    output supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4
);
  module_0 modCall_1 ();
  id_6(
      .id_0(1), .id_1(id_2), .id_2(1), .id_3(id_3), .id_4(id_3 + id_1)
  );
  wire id_7;
endmodule
