# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 9
attribute \top 1
attribute \src "dut.sv:30.1-77.10"
module \simple_struct
  attribute \src "dut.sv:31.25-31.27"
  wire width 8 input 1 \a1
  attribute \src "dut.sv:32.25-32.27"
  wire width 8 input 4 \a2
  attribute \src "dut.sv:33.25-33.27"
  wire width 16 input 7 \a3
  attribute \src "dut.sv:31.29-31.31"
  wire width 8 input 2 \b1
  attribute \src "dut.sv:32.29-32.31"
  wire width 8 input 5 \b2
  attribute \src "dut.sv:33.29-33.31"
  wire width 16 input 8 \b3
  attribute \src "dut.sv:40.22-40.26"
  attribute \wiretype "\\data_bus_8bit_t"
  wire width 24 \bus1
  attribute \src "dut.sv:41.22-41.26"
  attribute \wiretype "\\data_bus_8bit_t"
  wire width 24 \bus2
  attribute \src "dut.sv:42.22-42.26"
  attribute \wiretype "\\data_bus_16bit_t"
  wire width 48 \bus3
  attribute \src "dut.sv:31.33-31.35"
  wire width 8 input 3 \c1
  attribute \src "dut.sv:32.33-32.35"
  wire width 8 input 6 \c2
  attribute \src "dut.sv:33.33-33.35"
  wire width 16 input 9 \c3
  attribute \src "dut.sv:34.25-34.29"
  wire width 8 output 10 \out1
  attribute \src "dut.sv:35.25-35.29"
  wire width 8 output 11 \out2
  attribute \src "dut.sv:36.25-36.29"
  wire width 16 output 12 \out3
  cell \submodule_8bit \inst1
    connect \bus { \a1 \b1 \c1 }
    connect \out \out1
  end
  cell \submodule_8bit \inst2
    connect \bus { \a2 \b2 \c2 }
    connect \out \out2
  end
  cell \submodule_16bit \inst3
    connect \bus { \a3 \b3 \c3 }
    connect \out \out3
  end
  connect \bus1 { \a1 \b1 \c1 }
  connect \bus2 { \a2 \b2 \c2 }
  connect \bus3 { \a3 \b3 \c3 }
end
attribute \src "dut.sv:22.1-28.10"
module \submodule_16bit
  wire width 16 $auto$rtlil.cc:3006:And$2
  attribute \src "dut.sv:23.29-23.32"
  wire width 48 input 1 \bus
  attribute \src "dut.sv:24.25-24.28"
  wire width 16 output 2 \out
  cell $and $auto$expression.cpp:466:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \bus [47:32]
    connect \B \bus [31:16]
    connect \Y $auto$rtlil.cc:3006:And$2
  end
  cell $and $auto$expression.cpp:466:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $auto$rtlil.cc:3006:And$2
    connect \B \bus [15:0]
    connect \Y \out
  end
end
attribute \src "dut.sv:14.1-20.10"
module \submodule_8bit
  wire width 8 $auto$rtlil.cc:3006:And$6
  attribute \src "dut.sv:15.28-15.31"
  wire width 24 input 1 \bus
  attribute \src "dut.sv:16.24-16.27"
  wire width 8 output 2 \out
  cell $and $auto$expression.cpp:466:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \bus [23:16]
    connect \B \bus [15:8]
    connect \Y $auto$rtlil.cc:3006:And$6
  end
  cell $and $auto$expression.cpp:466:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $auto$rtlil.cc:3006:And$6
    connect \B \bus [7:0]
    connect \Y \out
  end
end
