Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 21:25:16 2024
| Host         : me running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    196         
TIMING-20  Warning           Non-clocked latch               98          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29555)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5770)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29555)
----------------------------
 There are 98 register/latch pins with no clock driven by root clock pin: btnCPUReset (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sysClk (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[0]_rep/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[0]_rep__0/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[0]_rep__1/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[1]_rep/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[1]_rep__0/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[1]_rep__1/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[1]_rep__2/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[2]_rep/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[2]_rep__0/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[2]_rep__1/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/currRed_reg[4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[0]_rep/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[0]_rep__0/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[0]_rep__1/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[1]_rep/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[1]_rep__0/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[2]_rep/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[2]_rep__0/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[2]_rep__1/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/currYellow_reg[4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[0][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[10][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[10][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[10][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[10][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[10][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[10][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[10][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[10][7]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[11][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[12][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[13][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[14][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[14][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[14][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[14][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[14][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[14][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[14][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[14][7]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[15][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[15][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[15][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[15][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[15][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[15][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[15][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[15][7]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][7]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][8]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][8]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[16][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][7]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][8]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][8]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[17][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][7]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][8]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][8]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[18][8]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][7]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][8]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][8]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][8]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][9]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][9]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[19][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][7]_C/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][8]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[1][9]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][7]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][8]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][8]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[20][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[2][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][7]_C/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][8]_C/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][8]_LDC/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][8]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][9]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][9]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[3][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[4][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[5][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[6][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[6][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[6][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[6][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[6][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[6][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[6][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[6][7]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[7][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[7][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[7][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[7][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[7][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[7][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[7][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[7][7]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/redPieceYOffset_reg[8][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][0]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][1]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][2]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][3]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][4]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][5]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][6]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][7]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][9]_C/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][9]_LDC/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYOffset_reg[9][9]_P/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[10]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[11]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[12]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[13]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[14]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[15]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[16]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[17]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[18]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[19]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[20]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[5]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[6]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[7]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[8]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocitySign_reg[9]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[0][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[0][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[0][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[0][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[0][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[10][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[10][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[10][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[10][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[10][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[11][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[11][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[11][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[11][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[11][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[12][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[12][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[12][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[12][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[12][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[13][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[13][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[13][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[13][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[13][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[14][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[14][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[14][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[14][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[14][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[15][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[15][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[15][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[15][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[15][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[16][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[16][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[16][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[16][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[16][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[17][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[17][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[17][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[17][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[17][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[18][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[18][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[18][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[18][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[18][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[19][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[19][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[19][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[19][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[19][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[1][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[1][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[1][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[1][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[1][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[20][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[20][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[20][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[20][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[20][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[2][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[2][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[2][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[2][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[2][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[3][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[3][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[3][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[3][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[3][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[4][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[4][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[4][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[4][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[4][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[5][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[5][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[5][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[5][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[5][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[6][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[6][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[6][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[6][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[6][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[7][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[7][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[7][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[7][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[7][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[8][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[8][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[8][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[8][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[8][4]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[9][0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[9][1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[9][2]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[9][3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/redPieceYVelocity_reg[9][4]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/row_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core_design/row_reg[1]_rep/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/row_reg[1]_rep__0/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/row_reg[1]_rep__1/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: core_design/row_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/row_reg[2]_rep/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: core_design/row_reg[2]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: core_design/state_reg[3]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/state_reg[3]_rep__1/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: core_design/state_reg[3]_rep__2/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core_design/state_reg[4]_rep__0/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core_design/state_reg[4]_rep__1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: core_design/state_reg[4]_rep__3/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: core_design/state_reg[4]_rep__4/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: core_design/state_reg[4]_rep__5/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: core_design/state_reg[4]_rep__6/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: core_design/state_reg[4]_rep__7/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: core_design/state_reg[4]_rep__8/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][2]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][4]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[0][9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[10][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[10][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[10][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[10][9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[11][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[11][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[11][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[11][9]_P/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[12][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[12][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[12][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[12][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[12][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[12][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[12][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[12][9]_P/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[13][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[13][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[13][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[13][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[13][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[13][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[13][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[13][9]_P/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[14][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[14][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[14][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[14][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[14][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[14][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[14][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[14][9]_P/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[15][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[15][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[15][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[15][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[15][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[15][8]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][2]_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][3]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][7]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][8]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[16][9]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][2]_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][3]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][7]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][8]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][8]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][8]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][9]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][9]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[17][9]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][2]_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][3]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][7]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][8]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][8]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[18][9]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][2]_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][3]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][7]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][8]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][8]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[19][9]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][3]_P/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][5]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[1][9]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][2]_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][3]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][7]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][8]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][8]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[20][9]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][2]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][4]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[2][9]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][2]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][4]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[3][9]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][2]_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][3]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[4][9]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][2]_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][3]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[5][9]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][0]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][1]_C/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][2]_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][3]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][4]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][5]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][6]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[6][9]_P/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][0]_C/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][0]_LDC/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][0]_P/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][1]_C/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][1]_LDC/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][1]_P/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][2]_C/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][2]_LDC/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][2]_P/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][3]_C/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][3]_LDC/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][3]_P/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][4]_C/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][4]_LDC/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][4]_P/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][5]_C/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][5]_LDC/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][5]_P/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][6]_C/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][6]_LDC/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][6]_P/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][7]_C/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][7]_LDC/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][7]_P/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][8]_C/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][8]_LDC/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][8]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][9]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][9]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[7][9]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[9][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[9][8]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[9][9]_C/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[9][9]_LDC/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYOffset_reg[9][9]_P/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[10]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[11]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[12]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[13]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[14]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[15]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[16]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[17]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[18]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[19]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[20]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[5]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[6]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[7]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[8]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocitySign_reg[9]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[0][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[0][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[0][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[0][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[0][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[10][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[10][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[10][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[10][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[10][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[11][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[11][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[11][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[11][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[11][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[12][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[12][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[12][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[12][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[12][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[13][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[13][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[13][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[13][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[13][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[14][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[14][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[14][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[14][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[14][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[15][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[15][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[15][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[15][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[15][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[16][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[16][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[16][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[16][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[16][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[17][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[17][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[17][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[17][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[17][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[18][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[18][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[18][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[18][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[18][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[19][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[19][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[19][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[19][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[19][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[1][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[1][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[1][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[1][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[1][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[20][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[20][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[20][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[20][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[20][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[2][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[2][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[2][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[2][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[2][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[3][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[3][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[3][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[3][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[3][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[4][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[4][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[4][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[4][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[4][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[5][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[5][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[5][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[5][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[5][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[6][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[6][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[6][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[6][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[6][4]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[7][0]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[7][1]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[7][2]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[7][3]/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[7][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[8][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[8][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[8][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[8][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[8][4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[9][0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[9][1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[9][2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[9][3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_design/yellowPieceYVelocity_reg[9][4]/Q (HIGH)

 There are 1930 register/latch pins with no clock driven by root clock pin: frameClk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: lineClk_reg/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: pixClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5770)
---------------------------------------------------
 There are 5770 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5784          inf        0.000                      0                 5784           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5784 Endpoints
Min Delay          5784 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinXOffset_reg[5][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.084ns  (logic 10.806ns (16.862%)  route 53.278ns (83.138%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.810    55.496    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I4_O)        0.124    55.620 r  core_design/yellowWinXOffset[3][2]_i_7/O
                         net (fo=2, routed)           1.191    56.811    core_design/yellowWinXOffset[3][2]_i_7_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I1_O)        0.124    56.935 f  core_design/yellowWinXOffset[3][2]_i_5/O
                         net (fo=24, routed)          1.804    58.739    core_design/yellowWinXOffset[3][2]_i_5_n_0
    SLICE_X66Y99         LUT4 (Prop_lut4_I2_O)        0.152    58.891 f  core_design/yellowWinXOffset[3][6]_i_16/O
                         net (fo=2, routed)           0.615    59.506    core_design/yellowWinXOffset[3][6]_i_16_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.348    59.854 f  core_design/yellowWinXOffset[6][6]_i_6/O
                         net (fo=11, routed)          1.304    61.157    core_design/yellowWinXOffset[6][6]_i_6_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I0_O)        0.124    61.281 f  core_design/yellowWinXOffset[5][6]_i_10/O
                         net (fo=8, routed)           0.956    62.237    core_design/yellowWinXOffset[5][6]_i_10_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.124    62.361 r  core_design/yellowWinXOffset[5][6]_i_3/O
                         net (fo=1, routed)           0.951    63.313    core_design/yellowWinXOffset[5][6]_i_3_n_0
    SLICE_X63Y104        LUT4 (Prop_lut4_I2_O)        0.124    63.437 r  core_design/yellowWinXOffset[5][6]_i_1/O
                         net (fo=11, routed)          0.647    64.084    core_design/yellowWinXOffset[5][6]_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinXOffset_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinXOffset_reg[5][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.084ns  (logic 10.806ns (16.862%)  route 53.278ns (83.138%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.810    55.496    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I4_O)        0.124    55.620 r  core_design/yellowWinXOffset[3][2]_i_7/O
                         net (fo=2, routed)           1.191    56.811    core_design/yellowWinXOffset[3][2]_i_7_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I1_O)        0.124    56.935 f  core_design/yellowWinXOffset[3][2]_i_5/O
                         net (fo=24, routed)          1.804    58.739    core_design/yellowWinXOffset[3][2]_i_5_n_0
    SLICE_X66Y99         LUT4 (Prop_lut4_I2_O)        0.152    58.891 f  core_design/yellowWinXOffset[3][6]_i_16/O
                         net (fo=2, routed)           0.615    59.506    core_design/yellowWinXOffset[3][6]_i_16_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.348    59.854 f  core_design/yellowWinXOffset[6][6]_i_6/O
                         net (fo=11, routed)          1.304    61.157    core_design/yellowWinXOffset[6][6]_i_6_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I0_O)        0.124    61.281 f  core_design/yellowWinXOffset[5][6]_i_10/O
                         net (fo=8, routed)           0.956    62.237    core_design/yellowWinXOffset[5][6]_i_10_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.124    62.361 r  core_design/yellowWinXOffset[5][6]_i_3/O
                         net (fo=1, routed)           0.951    63.313    core_design/yellowWinXOffset[5][6]_i_3_n_0
    SLICE_X63Y104        LUT4 (Prop_lut4_I2_O)        0.124    63.437 r  core_design/yellowWinXOffset[5][6]_i_1/O
                         net (fo=11, routed)          0.647    64.084    core_design/yellowWinXOffset[5][6]_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinXOffset_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinXOffset_reg[5][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.084ns  (logic 10.806ns (16.862%)  route 53.278ns (83.138%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.810    55.496    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I4_O)        0.124    55.620 r  core_design/yellowWinXOffset[3][2]_i_7/O
                         net (fo=2, routed)           1.191    56.811    core_design/yellowWinXOffset[3][2]_i_7_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I1_O)        0.124    56.935 f  core_design/yellowWinXOffset[3][2]_i_5/O
                         net (fo=24, routed)          1.804    58.739    core_design/yellowWinXOffset[3][2]_i_5_n_0
    SLICE_X66Y99         LUT4 (Prop_lut4_I2_O)        0.152    58.891 f  core_design/yellowWinXOffset[3][6]_i_16/O
                         net (fo=2, routed)           0.615    59.506    core_design/yellowWinXOffset[3][6]_i_16_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.348    59.854 f  core_design/yellowWinXOffset[6][6]_i_6/O
                         net (fo=11, routed)          1.304    61.157    core_design/yellowWinXOffset[6][6]_i_6_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I0_O)        0.124    61.281 f  core_design/yellowWinXOffset[5][6]_i_10/O
                         net (fo=8, routed)           0.956    62.237    core_design/yellowWinXOffset[5][6]_i_10_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.124    62.361 r  core_design/yellowWinXOffset[5][6]_i_3/O
                         net (fo=1, routed)           0.951    63.313    core_design/yellowWinXOffset[5][6]_i_3_n_0
    SLICE_X63Y104        LUT4 (Prop_lut4_I2_O)        0.124    63.437 r  core_design/yellowWinXOffset[5][6]_i_1/O
                         net (fo=11, routed)          0.647    64.084    core_design/yellowWinXOffset[5][6]_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinXOffset_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinYOffset_reg[5][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.084ns  (logic 10.806ns (16.862%)  route 53.278ns (83.138%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.810    55.496    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I4_O)        0.124    55.620 r  core_design/yellowWinXOffset[3][2]_i_7/O
                         net (fo=2, routed)           1.191    56.811    core_design/yellowWinXOffset[3][2]_i_7_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I1_O)        0.124    56.935 f  core_design/yellowWinXOffset[3][2]_i_5/O
                         net (fo=24, routed)          1.804    58.739    core_design/yellowWinXOffset[3][2]_i_5_n_0
    SLICE_X66Y99         LUT4 (Prop_lut4_I2_O)        0.152    58.891 f  core_design/yellowWinXOffset[3][6]_i_16/O
                         net (fo=2, routed)           0.615    59.506    core_design/yellowWinXOffset[3][6]_i_16_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.348    59.854 f  core_design/yellowWinXOffset[6][6]_i_6/O
                         net (fo=11, routed)          1.304    61.157    core_design/yellowWinXOffset[6][6]_i_6_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I0_O)        0.124    61.281 f  core_design/yellowWinXOffset[5][6]_i_10/O
                         net (fo=8, routed)           0.956    62.237    core_design/yellowWinXOffset[5][6]_i_10_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.124    62.361 r  core_design/yellowWinXOffset[5][6]_i_3/O
                         net (fo=1, routed)           0.951    63.313    core_design/yellowWinXOffset[5][6]_i_3_n_0
    SLICE_X63Y104        LUT4 (Prop_lut4_I2_O)        0.124    63.437 r  core_design/yellowWinXOffset[5][6]_i_1/O
                         net (fo=11, routed)          0.647    64.084    core_design/yellowWinXOffset[5][6]_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinYOffset_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinYOffset_reg[5][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.084ns  (logic 10.806ns (16.862%)  route 53.278ns (83.138%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.810    55.496    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I4_O)        0.124    55.620 r  core_design/yellowWinXOffset[3][2]_i_7/O
                         net (fo=2, routed)           1.191    56.811    core_design/yellowWinXOffset[3][2]_i_7_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I1_O)        0.124    56.935 f  core_design/yellowWinXOffset[3][2]_i_5/O
                         net (fo=24, routed)          1.804    58.739    core_design/yellowWinXOffset[3][2]_i_5_n_0
    SLICE_X66Y99         LUT4 (Prop_lut4_I2_O)        0.152    58.891 f  core_design/yellowWinXOffset[3][6]_i_16/O
                         net (fo=2, routed)           0.615    59.506    core_design/yellowWinXOffset[3][6]_i_16_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.348    59.854 f  core_design/yellowWinXOffset[6][6]_i_6/O
                         net (fo=11, routed)          1.304    61.157    core_design/yellowWinXOffset[6][6]_i_6_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I0_O)        0.124    61.281 f  core_design/yellowWinXOffset[5][6]_i_10/O
                         net (fo=8, routed)           0.956    62.237    core_design/yellowWinXOffset[5][6]_i_10_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.124    62.361 r  core_design/yellowWinXOffset[5][6]_i_3/O
                         net (fo=1, routed)           0.951    63.313    core_design/yellowWinXOffset[5][6]_i_3_n_0
    SLICE_X63Y104        LUT4 (Prop_lut4_I2_O)        0.124    63.437 r  core_design/yellowWinXOffset[5][6]_i_1/O
                         net (fo=11, routed)          0.647    64.084    core_design/yellowWinXOffset[5][6]_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinYOffset_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinYOffset_reg[5][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.084ns  (logic 10.806ns (16.862%)  route 53.278ns (83.138%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.810    55.496    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I4_O)        0.124    55.620 r  core_design/yellowWinXOffset[3][2]_i_7/O
                         net (fo=2, routed)           1.191    56.811    core_design/yellowWinXOffset[3][2]_i_7_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I1_O)        0.124    56.935 f  core_design/yellowWinXOffset[3][2]_i_5/O
                         net (fo=24, routed)          1.804    58.739    core_design/yellowWinXOffset[3][2]_i_5_n_0
    SLICE_X66Y99         LUT4 (Prop_lut4_I2_O)        0.152    58.891 f  core_design/yellowWinXOffset[3][6]_i_16/O
                         net (fo=2, routed)           0.615    59.506    core_design/yellowWinXOffset[3][6]_i_16_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.348    59.854 f  core_design/yellowWinXOffset[6][6]_i_6/O
                         net (fo=11, routed)          1.304    61.157    core_design/yellowWinXOffset[6][6]_i_6_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I0_O)        0.124    61.281 f  core_design/yellowWinXOffset[5][6]_i_10/O
                         net (fo=8, routed)           0.956    62.237    core_design/yellowWinXOffset[5][6]_i_10_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.124    62.361 r  core_design/yellowWinXOffset[5][6]_i_3/O
                         net (fo=1, routed)           0.951    63.313    core_design/yellowWinXOffset[5][6]_i_3_n_0
    SLICE_X63Y104        LUT4 (Prop_lut4_I2_O)        0.124    63.437 r  core_design/yellowWinXOffset[5][6]_i_1/O
                         net (fo=11, routed)          0.647    64.084    core_design/yellowWinXOffset[5][6]_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinYOffset_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinYOffset_reg[5][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.084ns  (logic 10.806ns (16.862%)  route 53.278ns (83.138%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.810    55.496    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I4_O)        0.124    55.620 r  core_design/yellowWinXOffset[3][2]_i_7/O
                         net (fo=2, routed)           1.191    56.811    core_design/yellowWinXOffset[3][2]_i_7_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I1_O)        0.124    56.935 f  core_design/yellowWinXOffset[3][2]_i_5/O
                         net (fo=24, routed)          1.804    58.739    core_design/yellowWinXOffset[3][2]_i_5_n_0
    SLICE_X66Y99         LUT4 (Prop_lut4_I2_O)        0.152    58.891 f  core_design/yellowWinXOffset[3][6]_i_16/O
                         net (fo=2, routed)           0.615    59.506    core_design/yellowWinXOffset[3][6]_i_16_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.348    59.854 f  core_design/yellowWinXOffset[6][6]_i_6/O
                         net (fo=11, routed)          1.304    61.157    core_design/yellowWinXOffset[6][6]_i_6_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I0_O)        0.124    61.281 f  core_design/yellowWinXOffset[5][6]_i_10/O
                         net (fo=8, routed)           0.956    62.237    core_design/yellowWinXOffset[5][6]_i_10_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.124    62.361 r  core_design/yellowWinXOffset[5][6]_i_3/O
                         net (fo=1, routed)           0.951    63.313    core_design/yellowWinXOffset[5][6]_i_3_n_0
    SLICE_X63Y104        LUT4 (Prop_lut4_I2_O)        0.124    63.437 r  core_design/yellowWinXOffset[5][6]_i_1/O
                         net (fo=11, routed)          0.647    64.084    core_design/yellowWinXOffset[5][6]_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinYOffset_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinYOffset_reg[5][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.084ns  (logic 10.806ns (16.862%)  route 53.278ns (83.138%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.810    55.496    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X72Y98         LUT6 (Prop_lut6_I4_O)        0.124    55.620 r  core_design/yellowWinXOffset[3][2]_i_7/O
                         net (fo=2, routed)           1.191    56.811    core_design/yellowWinXOffset[3][2]_i_7_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I1_O)        0.124    56.935 f  core_design/yellowWinXOffset[3][2]_i_5/O
                         net (fo=24, routed)          1.804    58.739    core_design/yellowWinXOffset[3][2]_i_5_n_0
    SLICE_X66Y99         LUT4 (Prop_lut4_I2_O)        0.152    58.891 f  core_design/yellowWinXOffset[3][6]_i_16/O
                         net (fo=2, routed)           0.615    59.506    core_design/yellowWinXOffset[3][6]_i_16_n_0
    SLICE_X70Y101        LUT6 (Prop_lut6_I5_O)        0.348    59.854 f  core_design/yellowWinXOffset[6][6]_i_6/O
                         net (fo=11, routed)          1.304    61.157    core_design/yellowWinXOffset[6][6]_i_6_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I0_O)        0.124    61.281 f  core_design/yellowWinXOffset[5][6]_i_10/O
                         net (fo=8, routed)           0.956    62.237    core_design/yellowWinXOffset[5][6]_i_10_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I5_O)        0.124    62.361 r  core_design/yellowWinXOffset[5][6]_i_3/O
                         net (fo=1, routed)           0.951    63.313    core_design/yellowWinXOffset[5][6]_i_3_n_0
    SLICE_X63Y104        LUT4 (Prop_lut4_I2_O)        0.124    63.437 r  core_design/yellowWinXOffset[5][6]_i_1/O
                         net (fo=11, routed)          0.647    64.084    core_design/yellowWinXOffset[5][6]_i_1_n_0
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinYOffset_reg[5][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinYOffset_reg[5][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.986ns  (logic 11.039ns (17.252%)  route 52.947ns (82.748%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=9 LUT6=22 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.335    55.021    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X71Y96         LUT6 (Prop_lut6_I1_O)        0.124    55.145 r  core_design/yellowWinXOffset[3][2]_i_8/O
                         net (fo=19, routed)          1.388    56.533    core_design/yellowWinXOffset[3][2]_i_8_n_0
    SLICE_X72Y100        LUT4 (Prop_lut4_I2_O)        0.150    56.683 r  core_design/yellowWinYOffset[4][4]_i_6/O
                         net (fo=21, routed)          1.598    58.280    core_design/yellowWinYOffset[4][4]_i_6_n_0
    SLICE_X73Y99         LUT6 (Prop_lut6_I4_O)        0.326    58.606 r  core_design/yellowWinYOffset[2][0]_i_6/O
                         net (fo=4, routed)           1.394    60.000    core_design/yellowWinYOffset[2][0]_i_6_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    60.124 r  core_design/yellowWinYOffset[3][6]_i_4/O
                         net (fo=11, routed)          0.768    60.892    core_design/yellowWinYOffset[3][6]_i_4_n_0
    SLICE_X64Y98         LUT5 (Prop_lut5_I4_O)        0.150    61.042 f  core_design/yellowWinXOffset[5][6]_i_8/O
                         net (fo=11, routed)          1.492    62.534    core_design/yellowWinXOffset[5][6]_i_8_n_0
    SLICE_X66Y101        LUT6 (Prop_lut6_I4_O)        0.326    62.860 r  core_design/yellowWinYOffset[5][1]_i_2/O
                         net (fo=1, routed)           0.973    63.833    core_design/yellowWinYOffset[5][1]_i_2_n_0
    SLICE_X66Y104        LUT2 (Prop_lut2_I0_O)        0.153    63.986 r  core_design/yellowWinYOffset[5][1]_i_1/O
                         net (fo=1, routed)           0.000    63.986    core_design/yellowWinYOffset[1]
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinYOffset_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/board_reg[29][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowWinYOffset_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.963ns  (logic 11.010ns (17.213%)  route 52.953ns (82.787%))
  Logic Levels:           50  (CARRY4=6 FDCE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=4 LUT5=9 LUT6=22 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDCE                         0.000     0.000 r  core_design/board_reg[29][0]/C
    SLICE_X12Y150        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  core_design/board_reg[29][0]/Q
                         net (fo=171, routed)         6.704     7.222    core_design/board_reg_n_0_[29][0]
    SLICE_X47Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.346 r  core_design/showYellowWinIndicator[4]_i_200/O
                         net (fo=49, routed)          1.983     9.329    core_design/checkWinsYellow.(null)[2].(null)[5].c[0]
    SLICE_X32Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  core_design/yellowWinXOffset[0][4]_i_874/O
                         net (fo=1, routed)           0.000     9.453    core_design/yellowWinXOffset[0][4]_i_874_n_0
    SLICE_X32Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.003 r  core_design/yellowWinXOffset_reg[0][4]_i_778/CO[3]
                         net (fo=1, routed)           0.000    10.003    core_design/yellowWinXOffset_reg[0][4]_i_778_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  core_design/yellowWinXOffset_reg[0][4]_i_779/O[0]
                         net (fo=3, routed)           0.810    11.035    core_design/yellowWinXOffset_reg[0][4]_i_779_n_7
    SLICE_X33Y109        LUT4 (Prop_lut4_I1_O)        0.329    11.364 r  core_design/yellowWinXOffset[0][4]_i_869/O
                         net (fo=4, routed)           1.007    12.370    core_design/yellowWinXOffset[0][4]_i_869_n_0
    SLICE_X33Y110        LUT3 (Prop_lut3_I1_O)        0.327    12.697 f  core_design/yellowWinXOffset[0][4]_i_777/O
                         net (fo=1, routed)           0.000    12.697    core_design/yellowWinXOffset[0][4]_i_777_n_0
    SLICE_X33Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    12.914 f  core_design/yellowWinXOffset_reg[0][4]_i_625/O
                         net (fo=1, routed)           0.436    13.350    core_design/yellowWinXOffset_reg[0][4]_i_625_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.299    13.649 r  core_design/yellowWinXOffset[0][4]_i_489/O
                         net (fo=9, routed)           0.806    14.455    core_design/yellowWinXOffset[0][4]_i_489_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I5_O)        0.124    14.579 f  core_design/yellowWinXOffset[0][4]_i_935/O
                         net (fo=4, routed)           0.632    15.211    core_design/yellowWinXOffset[0][4]_i_935_n_0
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124    15.335 r  core_design/yellowWinXOffset[0][4]_i_933/O
                         net (fo=1, routed)           0.000    15.335    core_design/yellowWinXOffset[0][4]_i_933_n_0
    SLICE_X33Y111        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.915 r  core_design/yellowWinXOffset_reg[0][4]_i_876/O[2]
                         net (fo=2, routed)           0.817    16.732    core_design/checkWinsYellow.(null)[0].(null)[5].count5[2]
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.302    17.034 r  core_design/yellowWinXOffset[0][4]_i_877/O
                         net (fo=1, routed)           0.000    17.034    core_design/yellowWinXOffset[0][4]_i_877_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.432 r  core_design/yellowWinXOffset_reg[0][4]_i_780/CO[3]
                         net (fo=1, routed)           0.000    17.432    core_design/yellowWinXOffset_reg[0][4]_i_780_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.766 f  core_design/yellowWinXOffset_reg[0][4]_i_781/O[1]
                         net (fo=4, routed)           0.675    18.441    core_design/yellowWinXOffset_reg[0][4]_i_781_n_6
    SLICE_X31Y111        LUT6 (Prop_lut6_I0_O)        0.303    18.744 r  core_design/yellowWinXOffset[0][4]_i_785/O
                         net (fo=8, routed)           1.306    20.050    core_design/yellowWinXOffset[0][4]_i_785_n_0
    SLICE_X34Y114        LUT5 (Prop_lut5_I2_O)        0.124    20.174 f  core_design/yellowWinXOffset[0][4]_i_882/O
                         net (fo=1, routed)           0.165    20.339    core_design/yellowWinXOffset[0][4]_i_882_n_0
    SLICE_X34Y114        LUT6 (Prop_lut6_I0_O)        0.124    20.463 r  core_design/yellowWinXOffset[0][4]_i_782/O
                         net (fo=1, routed)           1.040    21.503    core_design/yellowWinXOffset[0][4]_i_782_n_0
    SLICE_X33Y113        LUT6 (Prop_lut6_I0_O)        0.124    21.627 r  core_design/yellowWinXOffset[0][4]_i_628/O
                         net (fo=1, routed)           0.000    21.627    core_design/yellowWinXOffset[0][4]_i_628_n_0
    SLICE_X33Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    21.839 r  core_design/yellowWinXOffset_reg[0][4]_i_490/O
                         net (fo=3, routed)           1.185    23.024    core_design/yellowWinXOffset_reg[0][4]_i_490_n_0
    SLICE_X38Y112        LUT6 (Prop_lut6_I4_O)        0.299    23.323 r  core_design/yellowWinXOffset[0][4]_i_361/O
                         net (fo=1, routed)           0.517    23.840    core_design/yellowWinXOffset[0][4]_i_361_n_0
    SLICE_X40Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    24.305 r  core_design/yellowWinXOffset_reg[0][4]_i_249/CO[1]
                         net (fo=1, routed)           0.816    25.121    core_design/yellowWinXOffset_reg[0][4]_i_249_n_2
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.329    25.450 r  core_design/yellowWinXOffset[0][4]_i_150/O
                         net (fo=15, routed)          2.286    27.736    core_design/showYellowWinIndicator1102_out
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.124    27.860 r  core_design/yellowWinXOffset[0][4]_i_138/O
                         net (fo=49, routed)          1.812    29.672    core_design/yellowWinXOffset[0][4]_i_138_n_0
    SLICE_X36Y87         LUT5 (Prop_lut5_I2_O)        0.150    29.822 r  core_design/yellowWinXOffset[0][5]_i_123/O
                         net (fo=16, routed)          1.018    30.840    core_design/yellowWinXOffset[0][5]_i_123_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.326    31.166 f  core_design/yellowWinXOffset[0][5]_i_125/O
                         net (fo=4, routed)           0.746    31.911    core_design/yellowWinXOffset[0][5]_i_125_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.124    32.035 r  core_design/yellowWinXOffset[0][5]_i_57/O
                         net (fo=33, routed)          1.169    33.204    core_design/yellowWinXOffset[0][5]_i_57_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    33.328 r  core_design/showYellowWinIndicator[1]_i_25/O
                         net (fo=39, routed)          2.027    35.355    core_design/showYellowWinIndicator[1]_i_25_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I5_O)        0.124    35.479 r  core_design/showYellowWinIndicator[1]_i_14/O
                         net (fo=25, routed)          0.868    36.347    core_design/showYellowWinIndicator[1]_i_14_n_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I0_O)        0.124    36.471 r  core_design/showYellowWinIndicator[6]_i_93/O
                         net (fo=17, routed)          1.048    37.519    core_design/showYellowWinIndicator[6]_i_93_n_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    37.643 r  core_design/showYellowWinIndicator[6]_i_39/O
                         net (fo=21, routed)          1.768    39.412    core_design/showYellowWinIndicator[6]_i_39_n_0
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    39.536 f  core_design/showYellowWinIndicator[6]_i_17/O
                         net (fo=20, routed)          1.453    40.988    core_design/showYellowWinIndicator[6]_i_17_n_0
    SLICE_X51Y88         LUT4 (Prop_lut4_I3_O)        0.118    41.106 r  core_design/yellowWinXOffset[1][6]_i_255/O
                         net (fo=5, routed)           0.822    41.929    core_design/yellowWinXOffset[1][6]_i_255_n_0
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.326    42.255 r  core_design/yellowWinXOffset[1][6]_i_201/O
                         net (fo=16, routed)          1.340    43.595    core_design/yellowWinXOffset[1][6]_i_201_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.124    43.719 r  core_design/yellowWinXOffset[0][5]_i_90/O
                         net (fo=8, routed)           1.736    45.454    core_design/yellowWinXOffset[0][5]_i_90_n_0
    SLICE_X57Y88         LUT4 (Prop_lut4_I3_O)        0.124    45.578 r  core_design/yellowWinXOffset[0][6]_i_239/O
                         net (fo=5, routed)           1.473    47.052    core_design/yellowWinXOffset[0][6]_i_239_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.124    47.176 r  core_design/yellowWinXOffset[4][4]_i_52/O
                         net (fo=3, routed)           1.190    48.366    core_design/yellowWinXOffset[4][4]_i_52_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    48.490 r  core_design/yellowWinXOffset[6][5]_i_54/O
                         net (fo=3, routed)           0.671    49.161    core_design/yellowWinXOffset[6][5]_i_54_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I2_O)        0.124    49.285 f  core_design/yellowWinXOffset[6][5]_i_25/O
                         net (fo=30, routed)          1.171    50.456    core_design/yellowWinXOffset[6][5]_i_25_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I5_O)        0.124    50.580 r  core_design/yellowWinXOffset[4][4]_i_21/O
                         net (fo=8, routed)           1.044    51.624    core_design/yellowWinXOffset[4][4]_i_21_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I0_O)        0.124    51.748 f  core_design/yellowWinXOffset[1][6]_i_81/O
                         net (fo=12, routed)          1.020    52.768    core_design/yellowWinXOffset[1][6]_i_81_n_0
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.152    52.920 r  core_design/yellowWinXOffset[6][5]_i_64/O
                         net (fo=3, routed)           0.440    53.360    core_design/yellowWinXOffset[6][5]_i_64_n_0
    SLICE_X70Y94         LUT6 (Prop_lut6_I5_O)        0.326    53.686 r  core_design/yellowWinYOffset[4][6]_i_57/O
                         net (fo=14, routed)          1.335    55.021    core_design/yellowWinYOffset[4][6]_i_57_n_0
    SLICE_X71Y96         LUT6 (Prop_lut6_I1_O)        0.124    55.145 r  core_design/yellowWinXOffset[3][2]_i_8/O
                         net (fo=19, routed)          1.388    56.533    core_design/yellowWinXOffset[3][2]_i_8_n_0
    SLICE_X72Y100        LUT4 (Prop_lut4_I2_O)        0.150    56.683 f  core_design/yellowWinYOffset[4][4]_i_6/O
                         net (fo=21, routed)          1.598    58.280    core_design/yellowWinYOffset[4][4]_i_6_n_0
    SLICE_X73Y99         LUT6 (Prop_lut6_I4_O)        0.326    58.606 f  core_design/yellowWinYOffset[2][0]_i_6/O
                         net (fo=4, routed)           1.394    60.000    core_design/yellowWinYOffset[2][0]_i_6_n_0
    SLICE_X67Y100        LUT6 (Prop_lut6_I2_O)        0.124    60.124 f  core_design/yellowWinYOffset[3][6]_i_4/O
                         net (fo=11, routed)          0.768    60.892    core_design/yellowWinYOffset[3][6]_i_4_n_0
    SLICE_X64Y98         LUT5 (Prop_lut5_I4_O)        0.150    61.042 r  core_design/yellowWinXOffset[5][6]_i_8/O
                         net (fo=11, routed)          1.320    62.362    core_design/yellowWinXOffset[5][6]_i_8_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I4_O)        0.326    62.688 r  core_design/yellowWinYOffset[5][0]_i_2/O
                         net (fo=1, routed)           1.151    63.839    core_design/yellowWinYOffset[5][0]_i_2_n_0
    SLICE_X66Y104        LUT2 (Prop_lut2_I0_O)        0.124    63.963 r  core_design/yellowWinYOffset[5][0]_i_1/O
                         net (fo=1, routed)           0.000    63.963    core_design/yellowWinYOffset[0]
    SLICE_X66Y104        FDCE                                         r  core_design/yellowWinYOffset_reg[5][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vState_reg[1]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            vState_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE                         0.000     0.000 r  vState_reg[1]__0/C
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  vState_reg[1]__0/Q
                         net (fo=2, routed)           0.069     0.197    vValid
    SLICE_X81Y148        LUT3 (Prop_lut3_I1_O)        0.099     0.296 r  vState[3]__0_i_1/O
                         net (fo=1, routed)           0.000     0.296    vState[3]__0_i_1_n_0
    SLICE_X81Y148        FDRE                                         r  vState_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hCnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hCnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDRE                         0.000     0.000 r  hCnt_reg[0]/C
    SLICE_X75Y149        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hCnt_reg[0]/Q
                         net (fo=8, routed)           0.110     0.251    hCnt_reg_n_0_[0]
    SLICE_X74Y149        LUT3 (Prop_lut3_I1_O)        0.045     0.296 r  hCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.296    hCnt[2]_i_1_n_0
    SLICE_X74Y149        FDRE                                         r  hCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hState_reg[1]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            hState_reg[3]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE                         0.000     0.000 r  hState_reg[1]__0/C
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  hState_reg[1]__0/Q
                         net (fo=2, routed)           0.070     0.198    hValid
    SLICE_X79Y148        LUT3 (Prop_lut3_I1_O)        0.099     0.297 r  hState[3]__0_i_1/O
                         net (fo=1, routed)           0.000     0.297    hState[3]__0_i_1_n_0
    SLICE_X79Y148        FDRE                                         r  hState_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hCnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hCnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y149        FDRE                         0.000     0.000 r  hCnt_reg[0]/C
    SLICE_X75Y149        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hCnt_reg[0]/Q
                         net (fo=8, routed)           0.110     0.251    hCnt_reg_n_0_[0]
    SLICE_X74Y149        LUT4 (Prop_lut4_I1_O)        0.048     0.299 r  hCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.299    hCnt[3]_i_1_n_0
    SLICE_X74Y149        FDRE                                         r  hCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/yellowPieceYVelocitySign_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowPieceYVelocitySign_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.973%)  route 0.124ns (40.027%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDCE                         0.000     0.000 r  core_design/yellowPieceYVelocitySign_reg[0]/C
    SLICE_X25Y187        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_design/yellowPieceYVelocitySign_reg[0]/Q
                         net (fo=3, routed)           0.124     0.265    core_design/yellowPieceYVelocitySign_reg_n_0_[0]
    SLICE_X25Y187        LUT6 (Prop_lut6_I5_O)        0.045     0.310 r  core_design/yellowPieceYVelocitySign[0]_i_1/O
                         net (fo=1, routed)           0.000     0.310    core_design/yellowPieceYVelocitySign[0]_i_1_n_0
    SLICE_X25Y187        FDCE                                         r  core_design/yellowPieceYVelocitySign_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/redPieceYOffset_reg[4][6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/redPieceYOffset_reg[4][6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.586%)  route 0.126ns (40.414%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDCE                         0.000     0.000 r  core_design/redPieceYOffset_reg[4][6]_C/C
    SLICE_X5Y176         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_design/redPieceYOffset_reg[4][6]_C/Q
                         net (fo=7, routed)           0.126     0.267    core_design/redPieceYOffset_reg[4][6]_C_n_0
    SLICE_X5Y176         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  core_design/redPieceYOffset[4][6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.312    core_design/redPieceYOffset[4][6]_C_i_1_n_0
    SLICE_X5Y176         FDCE                                         r  core_design/redPieceYOffset_reg[4][6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/yellowPieceYOffset_reg[13][6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowPieceYOffset_reg[13][6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y190        FDCE                         0.000     0.000 r  core_design/yellowPieceYOffset_reg[13][6]_C/C
    SLICE_X47Y190        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_design/yellowPieceYOffset_reg[13][6]_C/Q
                         net (fo=7, routed)           0.134     0.275    core_design/yellowPieceYOffset_reg[13][6]_C_n_0
    SLICE_X47Y190        LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  core_design/yellowPieceYOffset[13][6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.320    core_design/yellowPieceYOffset[13][6]_C_i_1_n_0
    SLICE_X47Y190        FDCE                                         r  core_design/yellowPieceYOffset_reg[13][6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hState_reg[3]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            hState_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE                         0.000     0.000 r  hState_reg[3]__0/C
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hState_reg[3]__0/Q
                         net (fo=2, routed)           0.181     0.322    hState_reg[3]__0_n_0
    SLICE_X79Y148        FDRE                                         r  hState_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vState_reg[3]__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            vState_reg[2]__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDRE                         0.000     0.000 r  vState_reg[3]__0/C
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vState_reg[3]__0/Q
                         net (fo=2, routed)           0.181     0.322    vState_reg[3]__0_n_0
    SLICE_X81Y148        FDRE                                         r  vState_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_design/yellowPieceYOffset_reg[11][6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            core_design/yellowPieceYOffset_reg[11][6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.770%)  route 0.142ns (43.230%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y189        FDCE                         0.000     0.000 r  core_design/yellowPieceYOffset_reg[11][6]_C/C
    SLICE_X47Y189        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  core_design/yellowPieceYOffset_reg[11][6]_C/Q
                         net (fo=7, routed)           0.142     0.283    core_design/yellowPieceYOffset_reg[11][6]_C_n_0
    SLICE_X47Y189        LUT6 (Prop_lut6_I5_O)        0.045     0.328 r  core_design/yellowPieceYOffset[11][6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.328    core_design/yellowPieceYOffset[11][6]_C_i_1_n_0
    SLICE_X47Y189        FDCE                                         r  core_design/yellowPieceYOffset_reg[11][6]_C/D
  -------------------------------------------------------------------    -------------------





