

================================================================
== Vitis HLS Report for 'updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Sat Apr 12 12:18:48 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.846 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:44->../layer.h:232]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%transposed_0_8 = alloca i32 1"   --->   Operation 6 'alloca' 'transposed_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%transposed_0_9 = alloca i32 1"   --->   Operation 7 'alloca' 'transposed_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%transposed_0_10 = alloca i32 1"   --->   Operation 8 'alloca' 'transposed_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%transposed_0_11 = alloca i32 1"   --->   Operation 9 'alloca' 'transposed_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%transposed_0_12 = alloca i32 1"   --->   Operation 10 'alloca' 'transposed_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%transposed_0_13 = alloca i32 1"   --->   Operation 11 'alloca' 'transposed_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%transposed_0_14 = alloca i32 1"   --->   Operation 12 'alloca' 'transposed_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%transposed_0_15 = alloca i32 1"   --->   Operation 13 'alloca' 'transposed_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln44 = store i4 0, i4 %i" [../layer.h:44->../layer.h:232]   --->   Operation 14 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_45_2.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [../layer.h:44->../layer.h:232]   --->   Operation 16 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln44 = icmp_eq  i4 %i_3, i4 8" [../layer.h:44->../layer.h:232]   --->   Operation 17 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%i_4 = add i4 %i_3, i4 1" [../layer.h:44->../layer.h:232]   --->   Operation 18 'add' 'i_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %VITIS_LOOP_45_2.i.split, void %_Z9transposeILm8ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub" [../layer.h:44->../layer.h:232]   --->   Operation 19 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %i_3" [../layer.h:44->../layer.h:232]   --->   Operation 20 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i4 %i_3" [../layer.h:44->../layer.h:232]   --->   Operation 21 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i24 %input_0, i64 0, i64 %zext_ln44" [../layer.h:46->../layer.h:232]   --->   Operation 22 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.79ns)   --->   "%input_0_load = load i3 %input_0_addr" [../layer.h:46->../layer.h:232]   --->   Operation 23 'load' 'input_0_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (1.03ns)   --->   "%switch_ln46 = switch i3 %trunc_ln44, void %call7.0.0.0.i25.case.7, i3 0, void %VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge, i3 1, void %VITIS_LOOP_45_2.i.split.call7.0.0.0.i25.exit_crit_edge4, i3 2, void %call7.0.0.0.i25.case.2, i3 3, void %call7.0.0.0.i25.case.3, i3 4, void %call7.0.0.0.i25.case.4, i3 5, void %call7.0.0.0.i25.case.5, i3 6, void %call7.0.0.0.i25.case.6" [../layer.h:46->../layer.h:232]   --->   Operation 24 'switch' 'switch_ln46' <Predicate = (!icmp_ln44)> <Delay = 1.03>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln44 = store i4 %i_4, i4 %i" [../layer.h:44->../layer.h:232]   --->   Operation 25 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln44 = br void %VITIS_LOOP_45_2.i" [../layer.h:44->../layer.h:232]   --->   Operation 26 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%transposed_0_8_load = load i25 %transposed_0_8"   --->   Operation 48 'load' 'transposed_0_8_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%transposed_0_9_load = load i25 %transposed_0_9"   --->   Operation 49 'load' 'transposed_0_9_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%transposed_0_10_load = load i25 %transposed_0_10"   --->   Operation 50 'load' 'transposed_0_10_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%transposed_0_11_load = load i25 %transposed_0_11"   --->   Operation 51 'load' 'transposed_0_11_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%transposed_0_12_load = load i25 %transposed_0_12"   --->   Operation 52 'load' 'transposed_0_12_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%transposed_0_13_load = load i25 %transposed_0_13"   --->   Operation 53 'load' 'transposed_0_13_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%transposed_0_14_load = load i25 %transposed_0_14"   --->   Operation 54 'load' 'transposed_0_14_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%transposed_0_15_load = load i25 %transposed_0_15"   --->   Operation 55 'load' 'transposed_0_15_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_15_out, i25 %transposed_0_15_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_14_out, i25 %transposed_0_14_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_13_out, i25 %transposed_0_13_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_12_out, i25 %transposed_0_12_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_11_out, i25 %transposed_0_11_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_10_out, i25 %transposed_0_10_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_9_out, i25 %transposed_0_9_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %transposed_0_8_out, i25 %transposed_0_8_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:44->../layer.h:232]   --->   Operation 27 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:44->../layer.h:232]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93" [../layer.h:44->../layer.h:232]   --->   Operation 29 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.79ns)   --->   "%input_0_load = load i3 %input_0_addr" [../layer.h:46->../layer.h:232]   --->   Operation 30 'load' 'input_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i24 %input_0_load" [../layer.h:46->../layer.h:232]   --->   Operation 31 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_8" [../layer.h:46->../layer.h:232]   --->   Operation 32 'store' 'store_ln46' <Predicate = (trunc_ln44 == 6)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 33 'br' 'br_ln46' <Predicate = (trunc_ln44 == 6)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_9" [../layer.h:46->../layer.h:232]   --->   Operation 34 'store' 'store_ln46' <Predicate = (trunc_ln44 == 5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 35 'br' 'br_ln46' <Predicate = (trunc_ln44 == 5)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_10" [../layer.h:46->../layer.h:232]   --->   Operation 36 'store' 'store_ln46' <Predicate = (trunc_ln44 == 4)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 37 'br' 'br_ln46' <Predicate = (trunc_ln44 == 4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_11" [../layer.h:46->../layer.h:232]   --->   Operation 38 'store' 'store_ln46' <Predicate = (trunc_ln44 == 3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 39 'br' 'br_ln46' <Predicate = (trunc_ln44 == 3)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_12" [../layer.h:46->../layer.h:232]   --->   Operation 40 'store' 'store_ln46' <Predicate = (trunc_ln44 == 2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 41 'br' 'br_ln46' <Predicate = (trunc_ln44 == 2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_13" [../layer.h:46->../layer.h:232]   --->   Operation 42 'store' 'store_ln46' <Predicate = (trunc_ln44 == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 43 'br' 'br_ln46' <Predicate = (trunc_ln44 == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_14" [../layer.h:46->../layer.h:232]   --->   Operation 44 'store' 'store_ln46' <Predicate = (trunc_ln44 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 45 'br' 'br_ln46' <Predicate = (trunc_ln44 == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %zext_ln46, i25 %transposed_0_15" [../layer.h:46->../layer.h:232]   --->   Operation 46 'store' 'store_ln46' <Predicate = (trunc_ln44 == 7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i25.exit" [../layer.h:46->../layer.h:232]   --->   Operation 47 'br' 'br_ln46' <Predicate = (trunc_ln44 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ transposed_0_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ transposed_0_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ transposed_0_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ transposed_0_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ transposed_0_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ transposed_0_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ transposed_0_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ transposed_0_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
transposed_0_8         (alloca           ) [ 011]
transposed_0_9         (alloca           ) [ 011]
transposed_0_10        (alloca           ) [ 011]
transposed_0_11        (alloca           ) [ 011]
transposed_0_12        (alloca           ) [ 011]
transposed_0_13        (alloca           ) [ 011]
transposed_0_14        (alloca           ) [ 011]
transposed_0_15        (alloca           ) [ 011]
store_ln44             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_3                    (load             ) [ 000]
icmp_ln44              (icmp             ) [ 010]
i_4                    (add              ) [ 000]
br_ln44                (br               ) [ 000]
zext_ln44              (zext             ) [ 000]
trunc_ln44             (trunc            ) [ 011]
input_0_addr           (getelementptr    ) [ 011]
switch_ln46            (switch           ) [ 000]
store_ln44             (store            ) [ 000]
br_ln44                (br               ) [ 000]
specpipeline_ln44      (specpipeline     ) [ 000]
speclooptripcount_ln44 (speclooptripcount) [ 000]
specloopname_ln44      (specloopname     ) [ 000]
input_0_load           (load             ) [ 000]
zext_ln46              (zext             ) [ 000]
store_ln46             (store            ) [ 000]
br_ln46                (br               ) [ 000]
store_ln46             (store            ) [ 000]
br_ln46                (br               ) [ 000]
store_ln46             (store            ) [ 000]
br_ln46                (br               ) [ 000]
store_ln46             (store            ) [ 000]
br_ln46                (br               ) [ 000]
store_ln46             (store            ) [ 000]
br_ln46                (br               ) [ 000]
store_ln46             (store            ) [ 000]
br_ln46                (br               ) [ 000]
store_ln46             (store            ) [ 000]
br_ln46                (br               ) [ 000]
store_ln46             (store            ) [ 000]
br_ln46                (br               ) [ 000]
transposed_0_8_load    (load             ) [ 000]
transposed_0_9_load    (load             ) [ 000]
transposed_0_10_load   (load             ) [ 000]
transposed_0_11_load   (load             ) [ 000]
transposed_0_12_load   (load             ) [ 000]
transposed_0_13_load   (load             ) [ 000]
transposed_0_14_load   (load             ) [ 000]
transposed_0_15_load   (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="transposed_0_15_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transposed_0_15_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="transposed_0_14_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transposed_0_14_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="transposed_0_13_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transposed_0_13_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="transposed_0_12_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transposed_0_12_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="transposed_0_11_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transposed_0_11_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="transposed_0_10_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transposed_0_10_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="transposed_0_9_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transposed_0_9_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="transposed_0_8_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transposed_0_8_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_93"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="transposed_0_8_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_8/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="transposed_0_9_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_9/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="transposed_0_10_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_10/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="transposed_0_11_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_11/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="transposed_0_12_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_12/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="transposed_0_13_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="transposed_0_14_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_14/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="transposed_0_15_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_15/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="25" slack="0"/>
<pin id="99" dir="0" index="2" bw="25" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln0_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="25" slack="0"/>
<pin id="106" dir="0" index="2" bw="25" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="25" slack="0"/>
<pin id="113" dir="0" index="2" bw="25" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln0_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="25" slack="0"/>
<pin id="120" dir="0" index="2" bw="25" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="25" slack="0"/>
<pin id="127" dir="0" index="2" bw="25" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln0_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="25" slack="0"/>
<pin id="134" dir="0" index="2" bw="25" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="25" slack="0"/>
<pin id="141" dir="0" index="2" bw="25" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln0_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="25" slack="0"/>
<pin id="148" dir="0" index="2" bw="25" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_0_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln44_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_3_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln44_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln44_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln44_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln44_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln46_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="0"/>
<pin id="201" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln46_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="24" slack="0"/>
<pin id="205" dir="0" index="1" bw="25" slack="1"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln46_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="0" index="1" bw="25" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln46_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="0"/>
<pin id="215" dir="0" index="1" bw="25" slack="1"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln46_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="0"/>
<pin id="220" dir="0" index="1" bw="25" slack="1"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln46_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="24" slack="0"/>
<pin id="225" dir="0" index="1" bw="25" slack="1"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln46_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="24" slack="0"/>
<pin id="230" dir="0" index="1" bw="25" slack="1"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln46_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="0" index="1" bw="25" slack="1"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln46_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="24" slack="0"/>
<pin id="240" dir="0" index="1" bw="25" slack="1"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="transposed_0_8_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="25" slack="0"/>
<pin id="245" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_8_load/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="transposed_0_9_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="25" slack="0"/>
<pin id="249" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_9_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="transposed_0_10_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="25" slack="0"/>
<pin id="253" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_10_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="transposed_0_11_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="25" slack="0"/>
<pin id="257" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_11_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="transposed_0_12_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="25" slack="0"/>
<pin id="261" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_12_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="transposed_0_13_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="25" slack="0"/>
<pin id="265" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_13_load/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="transposed_0_14_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="25" slack="0"/>
<pin id="269" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_14_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="transposed_0_15_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="25" slack="0"/>
<pin id="273" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_15_load/1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="282" class="1005" name="transposed_0_8_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="25" slack="0"/>
<pin id="284" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_8 "/>
</bind>
</comp>

<comp id="288" class="1005" name="transposed_0_9_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="25" slack="0"/>
<pin id="290" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_9 "/>
</bind>
</comp>

<comp id="294" class="1005" name="transposed_0_10_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="25" slack="0"/>
<pin id="296" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_10 "/>
</bind>
</comp>

<comp id="300" class="1005" name="transposed_0_11_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="25" slack="0"/>
<pin id="302" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_11 "/>
</bind>
</comp>

<comp id="306" class="1005" name="transposed_0_12_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="25" slack="0"/>
<pin id="308" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_12 "/>
</bind>
</comp>

<comp id="312" class="1005" name="transposed_0_13_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="25" slack="0"/>
<pin id="314" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_13 "/>
</bind>
</comp>

<comp id="318" class="1005" name="transposed_0_14_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="25" slack="0"/>
<pin id="320" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_14 "/>
</bind>
</comp>

<comp id="324" class="1005" name="transposed_0_15_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="25" slack="0"/>
<pin id="326" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_15 "/>
</bind>
</comp>

<comp id="333" class="1005" name="trunc_ln44_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="337" class="1005" name="input_0_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="1"/>
<pin id="339" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="170" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="193"><net_src comp="170" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="159" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="199" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="199" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="199" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="199" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="199" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="199" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="199" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="278"><net_src comp="60" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="285"><net_src comp="64" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="291"><net_src comp="68" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="297"><net_src comp="72" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="303"><net_src comp="76" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="309"><net_src comp="80" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="315"><net_src comp="84" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="321"><net_src comp="88" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="327"><net_src comp="92" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="336"><net_src comp="190" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="152" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="159" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: transposed_0_15_out | {1 }
	Port: transposed_0_14_out | {1 }
	Port: transposed_0_13_out | {1 }
	Port: transposed_0_12_out | {1 }
	Port: transposed_0_11_out | {1 }
	Port: transposed_0_10_out | {1 }
	Port: transposed_0_9_out | {1 }
	Port: transposed_0_8_out | {1 }
 - Input state : 
	Port: updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1 : input_0 | {1 2 }
  - Chain level:
	State 1
		store_ln44 : 1
		i_3 : 1
		icmp_ln44 : 2
		i_4 : 2
		br_ln44 : 3
		zext_ln44 : 2
		trunc_ln44 : 2
		input_0_addr : 3
		input_0_load : 4
		switch_ln46 : 3
		store_ln44 : 3
		transposed_0_8_load : 1
		transposed_0_9_load : 1
		transposed_0_10_load : 1
		transposed_0_11_load : 1
		transposed_0_12_load : 1
		transposed_0_13_load : 1
		transposed_0_14_load : 1
		transposed_0_15_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		zext_ln46 : 1
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2
		store_ln46 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln44_fu_173    |    0    |    12   |
|----------|------------------------|---------|---------|
|    add   |       i_4_fu_179       |    0    |    12   |
|----------|------------------------|---------|---------|
|          |  write_ln0_write_fu_96 |    0    |    0    |
|          | write_ln0_write_fu_103 |    0    |    0    |
|          | write_ln0_write_fu_110 |    0    |    0    |
|   write  | write_ln0_write_fu_117 |    0    |    0    |
|          | write_ln0_write_fu_124 |    0    |    0    |
|          | write_ln0_write_fu_131 |    0    |    0    |
|          | write_ln0_write_fu_138 |    0    |    0    |
|          | write_ln0_write_fu_145 |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln44_fu_185    |    0    |    0    |
|          |    zext_ln46_fu_199    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln44_fu_190   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    24   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_275       |    4   |
|  input_0_addr_reg_337 |    3   |
|transposed_0_10_reg_294|   25   |
|transposed_0_11_reg_300|   25   |
|transposed_0_12_reg_306|   25   |
|transposed_0_13_reg_312|   25   |
|transposed_0_14_reg_318|   25   |
|transposed_0_15_reg_324|   25   |
| transposed_0_8_reg_282|   25   |
| transposed_0_9_reg_288|   25   |
|   trunc_ln44_reg_333  |    3   |
+-----------------------+--------+
|         Total         |   210  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    6   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   210  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   210  |   33   |
+-----------+--------+--------+--------+
