TimeQuest Timing Analyzer report for sdramControl
Tue Oct 22 11:01:25 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'byteRW.01_556'
 15. Slow 1200mV 85C Model Setup: 'button_addr'
 16. Slow 1200mV 85C Model Setup: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'
 17. Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'
 19. Slow 1200mV 85C Model Hold: 'button_addr'
 20. Slow 1200mV 85C Model Hold: 'byteRW.01_556'
 21. Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'byteRW.01_556'
 32. Slow 1200mV 0C Model Setup: 'button_addr'
 33. Slow 1200mV 0C Model Setup: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'
 34. Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'
 36. Slow 1200mV 0C Model Hold: 'button_addr'
 37. Slow 1200mV 0C Model Hold: 'byteRW.01_556'
 38. Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'byteRW.01_556'
 48. Fast 1200mV 0C Model Setup: 'button_addr'
 49. Fast 1200mV 0C Model Setup: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'
 50. Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'
 52. Fast 1200mV 0C Model Hold: 'button_addr'
 53. Fast 1200mV 0C Model Hold: 'byteRW.01_556'
 54. Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; sdramControl                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
;     Processor 3            ;   3.9%      ;
;     Processor 4            ;   3.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------+
; SDC File List                                                                              ;
+--------------------------------------------------------+--------+--------------------------+
; SDC File Path                                          ; Status ; Read at                  ;
+--------------------------------------------------------+--------+--------------------------+
; sdram/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Oct 22 11:01:23 2024 ;
+--------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                                  ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                                           ; Targets                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; button_addr                                                                                                                                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                  ; { button_addr }                                                                                                                                                                 ;
; byteRW.00_563                                                                                                                                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                  ; { byteRW.00_563 }                                                                                                                                                               ;
; byteRW.01_556                                                                                                                                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                  ; { byteRW.01_556 }                                                                                                                                                               ;
; clk_50mhz                                                                                                                                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                  ; { clk_50mhz }                                                                                                                                                                   ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                  ; { sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] } ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_50mhz ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] }                                                                                              ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]                                                                                              ; Generated ; 20.000 ; 50.0 MHz   ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; clk_50mhz ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] }                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                            ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; 96.22 MHz  ; 96.22 MHz       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;                                                               ;
; 299.76 MHz ; 250.0 MHz       ; button_addr                                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; -6.313 ; -774.924      ;
; byteRW.01_556                                                                                                                                                               ; -2.831 ; -41.637       ;
; button_addr                                                                                                                                                                 ; -2.336 ; -36.264       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -1.048 ; -1.837        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; -0.196 ; -0.196        ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.170  ; 0.000         ;
; button_addr                                                                                                                                                                 ; 0.694  ; 0.000         ;
; byteRW.01_556                                                                                                                                                               ; 0.892  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                  ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 15.964 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                  ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 1.308 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; button_addr                                                                                                                                                                 ; -3.000 ; -35.563       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.418  ; 0.000         ;
; byteRW.00_563                                                                                                                                                               ; 0.455  ; 0.000         ;
; byteRW.01_556                                                                                                                                                               ; 0.456  ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 9.701  ; 0.000         ;
; clk_50mhz                                                                                                                                                                   ; 9.891  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                      ; Launch Clock                                                                                                                                                                ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -6.313 ; SDRAM_1_address[14]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[50] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.385     ; 1.366      ;
; -6.271 ; SDRAM_1_address[15]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[51] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.385     ; 1.324      ;
; -6.131 ; SDRAM_1_address[17]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[53] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.385     ; 1.184      ;
; -6.121 ; SDRAM_1_address[13]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[49] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.385     ; 1.174      ;
; -5.948 ; SDRAM_1_address[6]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[42] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.026     ; 1.360      ;
; -5.937 ; SDRAM_1_address[24]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[60] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.385     ; 0.990      ;
; -5.914 ; SDRAM_1_address[6]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[42] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 1.360      ;
; -5.909 ; SDRAM_1_address[11]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[47] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 1.355      ;
; -5.780 ; SDRAM_1_address[5]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[41] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.068     ; 1.150      ;
; -5.777 ; SDRAM_1_address[3]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.026     ; 1.189      ;
; -5.749 ; SDRAM_1_address[7]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[43] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.026     ; 1.161      ;
; -5.749 ; SDRAM_1_address[2]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.026     ; 1.161      ;
; -5.744 ; SDRAM_1_address[3]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[39] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 1.190      ;
; -5.730 ; SDRAM_1_address[10]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[46] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 1.176      ;
; -5.716 ; SDRAM_1_address[12]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[48] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 1.162      ;
; -5.716 ; SDRAM_1_address[5]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[41] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.004     ; 1.150      ;
; -5.716 ; SDRAM_1_address[2]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[38] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 1.162      ;
; -5.715 ; SDRAM_1_address[7]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[43] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 1.161      ;
; -5.701 ; SDRAM_1_address[13]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[49] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.970     ; 1.169      ;
; -5.699 ; SDRAM_1_address[17]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[53] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.970     ; 1.167      ;
; -5.685 ; SDRAM_1_address[21]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[57] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.996     ; 1.127      ;
; -5.674 ; SDRAM_1_address[16]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[52] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.996     ; 1.116      ;
; -5.653 ; SDRAM_1_address[21]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[57] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.964     ; 1.127      ;
; -5.639 ; SDRAM_1_address[12]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[48] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.068     ; 1.009      ;
; -5.620 ; SDRAM_1_address[10]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[46] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.068     ; 0.990      ;
; -5.620 ; SDRAM_1_address[8]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[44] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.068     ; 0.990      ;
; -5.616 ; SDRAM_1_address[4]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.068     ; 0.986      ;
; -5.612 ; SDRAM_1_address[1]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[37] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.068     ; 0.982      ;
; -5.581 ; SDRAM_1_address[0]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.026     ; 0.993      ;
; -5.571 ; SDRAM_1_address[11]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[47] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.026     ; 0.983      ;
; -5.569 ; SDRAM_1_address[15]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[51] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.001     ; 1.006      ;
; -5.568 ; SDRAM_1_address[24]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[60] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.001     ; 1.005      ;
; -5.564 ; SDRAM_1_address[9]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[45] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 1.010      ;
; -5.562 ; SDRAM_1_address[9]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[45] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.004     ; 0.996      ;
; -5.551 ; SDRAM_1_address[4]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.004     ; 0.985      ;
; -5.549 ; SDRAM_1_address[1]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.004     ; 0.983      ;
; -5.548 ; SDRAM_1_address[0]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 0.994      ;
; -5.547 ; SDRAM_1_address[18]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[54] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.996     ; 0.989      ;
; -5.545 ; SDRAM_1_address[8]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[44] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.992     ; 0.991      ;
; -5.543 ; SDRAM_1_address[23]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[59] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.996     ; 0.985      ;
; -5.533 ; SDRAM_1_address[19]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[55] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.996     ; 0.975      ;
; -5.522 ; SDRAM_1_address[20]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[56] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.996     ; 0.964      ;
; -5.517 ; SDRAM_1_address[22]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[58] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.996     ; 0.959      ;
; -5.515 ; SDRAM_1_address[18]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[54] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.964     ; 0.989      ;
; -5.512 ; SDRAM_1_address[23]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[59] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.964     ; 0.986      ;
; -5.509 ; SDRAM_1_address[14]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[50] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.964     ; 0.983      ;
; -5.490 ; SDRAM_1_address[20]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[56] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.964     ; 0.964      ;
; -5.484 ; SDRAM_1_address[22]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[58] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.964     ; 0.958      ;
; -5.390 ; SDRAM_1_address[19]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[55] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.001     ; 0.827      ;
; -5.390 ; SDRAM_1_address[16]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[52] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -5.001     ; 0.827      ;
; -3.916 ; SDRAM_1_writedata[5]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.705     ; 0.649      ;
; -3.786 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.172     ; 4.181      ;
; -3.754 ; SDRAM_1_writedata[4]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.708     ; 0.484      ;
; -3.729 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.167     ; 4.129      ;
; -3.705 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.186     ; 4.086      ;
; -3.675 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.211     ; 4.031      ;
; -3.609 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.191     ; 3.985      ;
; -3.588 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.150     ; 4.005      ;
; -3.575 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.186     ; 3.956      ;
; -3.563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.205     ; 3.896      ;
; -3.535 ; SDRAM_1_writedata[8]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.322     ; 0.651      ;
; -3.535 ; SDRAM_1_writedata[7]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.322     ; 0.651      ;
; -3.533 ; SDRAM_1_writedata[2]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.321     ; 0.650      ;
; -3.524 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.197     ; 3.894      ;
; -3.521 ; SDRAM_1_writedata[10]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[10] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.488     ; 0.471      ;
; -3.520 ; SDRAM_1_writedata[9]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.486     ; 0.472      ;
; -3.520 ; SDRAM_1_writedata[6]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.489     ; 0.469      ;
; -3.504 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.219     ; 3.823      ;
; -3.500 ; SDRAM_1_writedata[3]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.288     ; 0.650      ;
; -3.486 ; SDRAM_1_writedata[1]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.454     ; 0.470      ;
; -3.485 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.191     ; 3.861      ;
; -3.446 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.198     ; 3.786      ;
; -3.445 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.211     ; 3.801      ;
; -3.439 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[37] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.527     ; 2.360      ;
; -3.439 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.527     ; 2.360      ;
; -3.439 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[41] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.527     ; 2.360      ;
; -3.405 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.179     ; 3.793      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[46] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[48] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[47] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[38] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[39] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[42] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[43] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[44] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.391 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[45] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.451     ; 2.388      ;
; -3.390 ; SDRAM_1_writedata[15]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[15] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.344     ; 0.484      ;
; -3.380 ; SDRAM_1_writedata[12]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.346     ; 0.472      ;
; -3.378 ; SDRAM_1_writedata[14]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[14] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.343     ; 0.473      ;
; -3.378 ; SDRAM_1_writedata[11]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[11] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.343     ; 0.473      ;
; -3.377 ; SDRAM_1_writedata[13]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[13] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.344     ; 0.471      ;
; -3.373 ; SDRAM_1_writedata[0]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.707     ; 0.104      ;
; -3.339 ; SDRAM_1_writedata[4]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.293     ; 0.484      ;
; -3.328 ; SDRAM_1_writedata[0]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.292     ; 0.474      ;
; -3.281 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[11] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.536     ; 2.193      ;
; -3.281 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.536     ; 2.193      ;
; -3.281 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[13] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.536     ; 2.193      ;
; -3.281 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[14] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.536     ; 2.193      ;
; -3.281 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[15] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.536     ; 2.193      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'byteRW.01_556'                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node         ; Launch Clock                                                                   ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.831 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; dataRead[7]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.610      ; 5.971      ;
; -2.731 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; dataRead[10]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.618      ; 5.879      ;
; -2.714 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; dataRead[14]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.645      ; 5.740      ;
; -2.685 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; dataRead[9]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.589      ; 5.803      ;
; -2.675 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; dataRead[11]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.606      ; 5.803      ;
; -2.674 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; dataRead[3]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.601      ; 5.797      ;
; -2.605 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; dataRead[13]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.633      ; 5.760      ;
; -2.455 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; dataRead[12]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.616      ; 5.774      ;
; -2.446 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; dataRead[8]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.603      ; 5.751      ;
; -2.442 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; dataRead[15]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.615      ; 5.580      ;
; -2.403 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; dataRead[4]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.950      ; 5.950      ;
; -2.402 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; dataRead[0]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.762      ; 5.873      ;
; -2.380 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; dataRead[1]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.667      ; 5.750      ;
; -2.306 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; dataRead[2]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.816      ; 5.830      ;
; -2.236 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; dataRead[6]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.670      ; 5.609      ;
; -2.173 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; dataRead[5]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.952      ; 5.721      ;
; -1.479 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; 0.500        ; 1.017      ; 2.102      ;
; -0.969 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; 1.000        ; 1.017      ; 2.092      ;
+--------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'button_addr'                                                                               ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -2.336 ; SDRAM_1_address[1]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 3.109      ;
; -2.332 ; SDRAM_1_address[0]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 3.105      ;
; -2.321 ; SDRAM_1_address[2]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 3.094      ;
; -2.302 ; SDRAM_1_address[2]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 3.075      ;
; -2.238 ; SDRAM_1_address[0]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 3.011      ;
; -2.233 ; SDRAM_1_address[1]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 3.006      ;
; -2.204 ; SDRAM_1_address[1]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.977      ;
; -2.200 ; SDRAM_1_address[3]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.973      ;
; -2.200 ; SDRAM_1_address[0]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.973      ;
; -2.192 ; SDRAM_1_address[4]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.965      ;
; -2.189 ; SDRAM_1_address[2]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.962      ;
; -2.173 ; SDRAM_1_address[4]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.946      ;
; -2.170 ; SDRAM_1_address[2]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.943      ;
; -2.107 ; SDRAM_1_address[3]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.880      ;
; -2.106 ; SDRAM_1_address[0]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.879      ;
; -2.101 ; SDRAM_1_address[1]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.874      ;
; -2.073 ; SDRAM_1_address[5]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.846      ;
; -2.072 ; SDRAM_1_address[1]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.845      ;
; -2.068 ; SDRAM_1_address[3]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.841      ;
; -2.068 ; SDRAM_1_address[0]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.841      ;
; -2.060 ; SDRAM_1_address[4]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.833      ;
; -2.060 ; SDRAM_1_address[6]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.833      ;
; -2.057 ; SDRAM_1_address[2]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.830      ;
; -2.041 ; SDRAM_1_address[4]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.814      ;
; -2.041 ; SDRAM_1_address[6]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.814      ;
; -2.038 ; SDRAM_1_address[2]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.811      ;
; -1.975 ; SDRAM_1_address[3]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.748      ;
; -1.974 ; SDRAM_1_address[0]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.747      ;
; -1.970 ; SDRAM_1_address[5]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.743      ;
; -1.969 ; SDRAM_1_address[1]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.742      ;
; -1.941 ; SDRAM_1_address[7]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.714      ;
; -1.941 ; SDRAM_1_address[5]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.714      ;
; -1.940 ; SDRAM_1_address[1]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.713      ;
; -1.936 ; SDRAM_1_address[3]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.709      ;
; -1.936 ; SDRAM_1_address[0]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.709      ;
; -1.928 ; SDRAM_1_address[4]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.701      ;
; -1.928 ; SDRAM_1_address[6]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.701      ;
; -1.925 ; SDRAM_1_address[2]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.698      ;
; -1.914 ; SDRAM_1_address[8]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.687      ;
; -1.909 ; SDRAM_1_address[4]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.682      ;
; -1.909 ; SDRAM_1_address[6]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.682      ;
; -1.906 ; SDRAM_1_address[2]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.679      ;
; -1.895 ; SDRAM_1_address[8]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.668      ;
; -1.843 ; SDRAM_1_address[3]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.616      ;
; -1.842 ; SDRAM_1_address[0]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.615      ;
; -1.838 ; SDRAM_1_address[7]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.611      ;
; -1.838 ; SDRAM_1_address[5]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.611      ;
; -1.837 ; SDRAM_1_address[1]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.610      ;
; -1.809 ; SDRAM_1_address[9]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.582      ;
; -1.809 ; SDRAM_1_address[7]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.582      ;
; -1.809 ; SDRAM_1_address[5]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.582      ;
; -1.808 ; SDRAM_1_address[1]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.581      ;
; -1.804 ; SDRAM_1_address[3]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.577      ;
; -1.804 ; SDRAM_1_address[0]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.577      ;
; -1.796 ; SDRAM_1_address[4]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.569      ;
; -1.796 ; SDRAM_1_address[6]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.569      ;
; -1.793 ; SDRAM_1_address[2]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.566      ;
; -1.782 ; SDRAM_1_address[8]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.555      ;
; -1.781 ; SDRAM_1_address[10] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.554      ;
; -1.777 ; SDRAM_1_address[4]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.550      ;
; -1.777 ; SDRAM_1_address[6]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.550      ;
; -1.774 ; SDRAM_1_address[2]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.547      ;
; -1.763 ; SDRAM_1_address[8]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.536      ;
; -1.762 ; SDRAM_1_address[10] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.535      ;
; -1.711 ; SDRAM_1_address[3]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.484      ;
; -1.710 ; SDRAM_1_address[0]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.483      ;
; -1.706 ; SDRAM_1_address[9]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.479      ;
; -1.706 ; SDRAM_1_address[7]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.479      ;
; -1.706 ; SDRAM_1_address[5]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.479      ;
; -1.705 ; SDRAM_1_address[1]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.478      ;
; -1.677 ; SDRAM_1_address[9]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.450      ;
; -1.677 ; SDRAM_1_address[7]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.450      ;
; -1.677 ; SDRAM_1_address[5]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.450      ;
; -1.676 ; SDRAM_1_address[1]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.449      ;
; -1.676 ; SDRAM_1_address[11] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.449      ;
; -1.672 ; SDRAM_1_address[3]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.445      ;
; -1.672 ; SDRAM_1_address[0]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.445      ;
; -1.664 ; SDRAM_1_address[4]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.437      ;
; -1.664 ; SDRAM_1_address[6]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.437      ;
; -1.661 ; SDRAM_1_address[2]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.434      ;
; -1.650 ; SDRAM_1_address[8]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.423      ;
; -1.649 ; SDRAM_1_address[10] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.422      ;
; -1.649 ; SDRAM_1_address[12] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.422      ;
; -1.645 ; SDRAM_1_address[4]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.418      ;
; -1.645 ; SDRAM_1_address[6]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.418      ;
; -1.642 ; SDRAM_1_address[2]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.415      ;
; -1.631 ; SDRAM_1_address[8]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.404      ;
; -1.630 ; SDRAM_1_address[10] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.403      ;
; -1.630 ; SDRAM_1_address[12] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.403      ;
; -1.579 ; SDRAM_1_address[3]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.352      ;
; -1.578 ; SDRAM_1_address[0]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.351      ;
; -1.574 ; SDRAM_1_address[9]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.347      ;
; -1.574 ; SDRAM_1_address[7]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.347      ;
; -1.574 ; SDRAM_1_address[5]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.347      ;
; -1.573 ; SDRAM_1_address[1]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.346      ;
; -1.573 ; SDRAM_1_address[11] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.346      ;
; -1.545 ; SDRAM_1_address[9]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.318      ;
; -1.545 ; SDRAM_1_address[7]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.318      ;
; -1.545 ; SDRAM_1_address[5]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.318      ;
; -1.544 ; SDRAM_1_address[11] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.245     ; 2.317      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'                                                                      ;
+--------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node         ; Launch Clock  ; Latch Clock                                                                                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.048 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.500        ; 1.472      ; 2.175      ;
; -0.789 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.500        ; 1.697      ; 2.102      ;
; -0.535 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 1.000        ; 1.472      ; 2.162      ;
; -0.279 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 1.000        ; 1.697      ; 2.092      ;
+--------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock                                                                                                                                                                ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -0.196 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 0.676      ;
; 0.297  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -0.500       ; 0.364      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.413  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.285      ;
; 0.422  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.689      ;
; 0.466  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.733      ;
; 0.466  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.733      ;
; 0.466  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.733      ;
; 0.499  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.371      ;
; 0.504  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.771      ;
; 0.569  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.583  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.850      ;
; 0.586  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.853      ;
; 0.594  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.862      ;
; 0.599  ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.611  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.282      ;
; 0.618  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                           ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.490      ;
; 0.634  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.900      ;
; 0.636  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.903      ;
; 0.638  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.905      ;
; 0.646  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.913      ;
; 0.646  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.914      ;
; 0.653  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.921      ;
; 0.655  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.658  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.926      ;
; 0.665  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.933      ;
; 0.666  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.668  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.668  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.669  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.669  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.339      ;
; 0.670  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.938      ;
; 0.671  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.939      ;
; 0.672  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.676  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.944      ;
; 0.685  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.685  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                           ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.704  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.971      ;
; 0.705  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.972      ;
; 0.706  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.719  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.986      ;
; 0.721  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.988      ;
; 0.722  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.989      ;
; 0.727  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.732  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.740  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.007      ;
; 0.766  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.367      ; 1.641      ;
; 0.775  ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.779  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.449      ;
; 0.834  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.101      ;
; 0.838  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.108      ;
; 0.838  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.108      ;
; 0.838  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.105      ;
; 0.849  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.119      ;
; 0.860  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.116      ;
; 0.876  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.143      ;
; 0.880  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.145      ;
; 0.880  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.147      ;
; 0.887  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.154      ;
; 0.898  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.165      ;
; 0.905  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.172      ;
; 0.908  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.175      ;
; 0.908  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.779      ;
; 0.909  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.176      ;
; 0.921  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.188      ;
; 0.929  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.196      ;
; 0.934  ; SDRAM_1_write_n                                                                                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[61] ; byteRW.01_556                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -0.500       ; -0.651     ; 0.069      ;
; 0.936  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.202      ;
; 0.937  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.204      ;
; 0.948  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.215      ;
; 0.948  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -0.500       ; 0.364      ; 1.320      ;
; 0.951  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.218      ;
; 0.953  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.220      ;
; 0.957  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[53] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.226      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'                                                                      ;
+-------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node         ; Launch Clock  ; Latch Clock                                                                                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.170 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.000        ; 1.791      ; 1.971      ;
; 0.496 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.000        ; 1.533      ; 2.039      ;
; 0.693 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -0.500       ; 1.791      ; 1.994      ;
; 1.005 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -0.500       ; 1.533      ; 2.048      ;
+-------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'button_addr'                                                                               ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.694 ; SDRAM_1_address[14] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; SDRAM_1_address[18] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.923      ;
; 0.697 ; SDRAM_1_address[20] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; SDRAM_1_address[13] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; SDRAM_1_address[22] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.926      ;
; 0.699 ; SDRAM_1_address[10] ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; SDRAM_1_address[12] ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; SDRAM_1_address[17] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.928      ;
; 0.700 ; SDRAM_1_address[8]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.929      ;
; 0.700 ; SDRAM_1_address[16] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.929      ;
; 0.700 ; SDRAM_1_address[21] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.929      ;
; 0.700 ; SDRAM_1_address[23] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.929      ;
; 0.703 ; SDRAM_1_address[19] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.932      ;
; 0.704 ; SDRAM_1_address[24] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.933      ;
; 0.705 ; SDRAM_1_address[15] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.934      ;
; 0.715 ; SDRAM_1_address[2]  ; SDRAM_1_address[2]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.944      ;
; 0.717 ; SDRAM_1_address[3]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.946      ;
; 0.718 ; SDRAM_1_address[4]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.947      ;
; 0.718 ; SDRAM_1_address[6]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.947      ;
; 0.720 ; SDRAM_1_address[9]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.949      ;
; 0.720 ; SDRAM_1_address[11] ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.949      ;
; 0.721 ; SDRAM_1_address[7]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.950      ;
; 0.721 ; SDRAM_1_address[5]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.950      ;
; 0.726 ; SDRAM_1_address[0]  ; SDRAM_1_address[1]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 0.962      ;
; 0.734 ; SDRAM_1_address[1]  ; SDRAM_1_address[1]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.963      ;
; 0.946 ; SDRAM_1_address[12] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.114      ; 1.246      ;
; 0.981 ; SDRAM_1_address[11] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.114      ; 1.281      ;
; 1.002 ; SDRAM_1_address[14] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.240      ;
; 1.003 ; SDRAM_1_address[18] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.241      ;
; 1.005 ; SDRAM_1_address[20] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.243      ;
; 1.005 ; SDRAM_1_address[22] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.243      ;
; 1.009 ; SDRAM_1_address[16] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.247      ;
; 1.010 ; SDRAM_1_address[10] ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.246      ;
; 1.011 ; SDRAM_1_address[8]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.247      ;
; 1.015 ; SDRAM_1_address[13] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.253      ;
; 1.017 ; SDRAM_1_address[17] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.255      ;
; 1.018 ; SDRAM_1_address[21] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.256      ;
; 1.018 ; SDRAM_1_address[23] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.256      ;
; 1.020 ; SDRAM_1_address[13] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.258      ;
; 1.021 ; SDRAM_1_address[19] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.259      ;
; 1.022 ; SDRAM_1_address[17] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.260      ;
; 1.023 ; SDRAM_1_address[15] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.261      ;
; 1.023 ; SDRAM_1_address[21] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.261      ;
; 1.026 ; SDRAM_1_address[2]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.262      ;
; 1.026 ; SDRAM_1_address[19] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.264      ;
; 1.028 ; SDRAM_1_address[4]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.264      ;
; 1.028 ; SDRAM_1_address[6]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.264      ;
; 1.028 ; SDRAM_1_address[15] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.266      ;
; 1.036 ; SDRAM_1_address[0]  ; SDRAM_1_address[2]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.272      ;
; 1.037 ; SDRAM_1_address[3]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.273      ;
; 1.040 ; SDRAM_1_address[9]  ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.276      ;
; 1.040 ; SDRAM_1_address[11] ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.276      ;
; 1.040 ; SDRAM_1_address[1]  ; SDRAM_1_address[2]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.276      ;
; 1.041 ; SDRAM_1_address[7]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.277      ;
; 1.041 ; SDRAM_1_address[5]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.277      ;
; 1.041 ; SDRAM_1_address[0]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.277      ;
; 1.042 ; SDRAM_1_address[3]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.278      ;
; 1.045 ; SDRAM_1_address[9]  ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.281      ;
; 1.045 ; SDRAM_1_address[1]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.281      ;
; 1.046 ; SDRAM_1_address[7]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.282      ;
; 1.046 ; SDRAM_1_address[5]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.282      ;
; 1.067 ; SDRAM_1_address[12] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.114      ; 1.367      ;
; 1.072 ; SDRAM_1_address[10] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.114      ; 1.372      ;
; 1.072 ; SDRAM_1_address[12] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.114      ; 1.372      ;
; 1.102 ; SDRAM_1_address[11] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.114      ; 1.402      ;
; 1.107 ; SDRAM_1_address[9]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.114      ; 1.407      ;
; 1.107 ; SDRAM_1_address[11] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.114      ; 1.407      ;
; 1.123 ; SDRAM_1_address[14] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.361      ;
; 1.124 ; SDRAM_1_address[18] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.362      ;
; 1.126 ; SDRAM_1_address[20] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.364      ;
; 1.126 ; SDRAM_1_address[22] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.364      ;
; 1.128 ; SDRAM_1_address[14] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.366      ;
; 1.129 ; SDRAM_1_address[18] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.367      ;
; 1.130 ; SDRAM_1_address[16] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.368      ;
; 1.131 ; SDRAM_1_address[10] ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.367      ;
; 1.131 ; SDRAM_1_address[20] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.369      ;
; 1.132 ; SDRAM_1_address[8]  ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.368      ;
; 1.135 ; SDRAM_1_address[16] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.373      ;
; 1.137 ; SDRAM_1_address[8]  ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.373      ;
; 1.141 ; SDRAM_1_address[13] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.379      ;
; 1.143 ; SDRAM_1_address[17] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.381      ;
; 1.144 ; SDRAM_1_address[21] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.382      ;
; 1.146 ; SDRAM_1_address[13] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.384      ;
; 1.147 ; SDRAM_1_address[2]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.383      ;
; 1.147 ; SDRAM_1_address[19] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.385      ;
; 1.148 ; SDRAM_1_address[17] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.386      ;
; 1.149 ; SDRAM_1_address[4]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.385      ;
; 1.149 ; SDRAM_1_address[6]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.385      ;
; 1.149 ; SDRAM_1_address[15] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.387      ;
; 1.152 ; SDRAM_1_address[2]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.388      ;
; 1.152 ; SDRAM_1_address[19] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.390      ;
; 1.154 ; SDRAM_1_address[4]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.390      ;
; 1.154 ; SDRAM_1_address[6]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.390      ;
; 1.154 ; SDRAM_1_address[15] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.052      ; 1.392      ;
; 1.162 ; SDRAM_1_address[0]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.398      ;
; 1.163 ; SDRAM_1_address[3]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.399      ;
; 1.166 ; SDRAM_1_address[9]  ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.402      ;
; 1.166 ; SDRAM_1_address[1]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.402      ;
; 1.167 ; SDRAM_1_address[7]  ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.403      ;
; 1.167 ; SDRAM_1_address[5]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.050      ; 1.403      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'byteRW.01_556'                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node         ; Launch Clock                                                                   ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; 0.892 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; 0.000        ; 1.059      ; 1.971      ;
; 1.162 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; dataRead[5]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.617      ; 5.359      ;
; 1.364 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; dataRead[6]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.293      ; 5.237      ;
; 1.385 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; dataRead[4]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.614      ; 5.579      ;
; 1.405 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; dataRead[15]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.235      ; 5.220      ;
; 1.415 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; dataRead[0]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.384      ; 5.379      ;
; 1.415 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; -0.500       ; 1.059      ; 1.994      ;
; 1.441 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; dataRead[2]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.443      ; 5.464      ;
; 1.530 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; dataRead[8]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.222      ; 5.332      ;
; 1.567 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; dataRead[14]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.263      ; 5.410      ;
; 1.596 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; dataRead[1]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.289      ; 5.465      ;
; 1.609 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; dataRead[9]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.207      ; 5.396      ;
; 1.640 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; dataRead[3]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.219      ; 5.439      ;
; 1.645 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; dataRead[11]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.221      ; 5.446      ;
; 1.650 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; dataRead[12]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.236      ; 5.466      ;
; 1.663 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; dataRead[13]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.251      ; 5.494      ;
; 1.796 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; dataRead[7]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.229      ; 5.605      ;
; 1.801 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; dataRead[10]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.238      ; 5.619      ;
+-------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 15.964 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.691      ;
; 16.340 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 3.344      ;
; 16.340 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 3.344      ;
; 16.342 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 3.334      ;
; 16.354 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 3.327      ;
; 16.478 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 3.258      ;
; 16.581 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 3.172      ;
; 16.594 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 3.147      ;
; 16.594 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 3.147      ;
; 16.616 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 3.139      ;
; 16.617 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 3.131      ;
; 16.617 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 3.131      ;
; 16.677 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 3.010      ;
; 16.677 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 3.010      ;
; 16.719 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 2.972      ;
; 16.754 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 2.902      ;
; 16.762 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 3.015      ;
; 16.762 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 3.015      ;
; 16.925 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.260     ; 2.690      ;
; 16.929 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 2.795      ;
; 16.929 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 2.795      ;
; 16.933 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 2.803      ;
; 16.933 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 2.803      ;
; 16.988 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 2.746      ;
; 16.988 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 2.746      ;
; 16.988 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 2.746      ;
; 17.007 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 2.728      ;
; 17.007 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 2.728      ;
; 17.007 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 2.728      ;
; 17.142 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 2.634      ;
; 17.159 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 2.534      ;
; 17.163 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 2.553      ;
; 17.176 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 2.600      ;
; 17.189 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 2.541      ;
; 17.217 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 2.499      ;
; 17.217 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 2.499      ;
; 17.242 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 2.361      ;
; 17.250 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 2.474      ;
; 17.304 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.337      ;
; 17.304 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.337      ;
; 17.304 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 2.337      ;
; 17.312 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.450      ;
; 17.312 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.450      ;
; 17.312 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.450      ;
; 17.391 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 2.339      ;
; 17.402 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.331      ;
; 17.409 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 2.367      ;
; 17.416 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 2.499      ;
; 17.420 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.496      ;
; 17.420 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.496      ;
; 17.420 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.496      ;
; 17.420 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.496      ;
; 17.420 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.496      ;
; 17.420 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.496      ;
; 17.476 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 2.205      ;
; 17.479 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 2.440      ;
; 17.479 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 2.440      ;
; 17.479 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 2.440      ;
; 17.479 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 2.440      ;
; 17.479 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 2.440      ;
; 17.488 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 2.162      ;
; 17.488 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 2.162      ;
; 17.496 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 2.275      ;
; 17.496 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 2.275      ;
; 17.517 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 2.133      ;
; 17.522 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 2.124      ;
; 17.522 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 2.124      ;
; 17.524 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 2.397      ;
; 17.525 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 2.246      ;
; 17.529 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 2.114      ;
; 17.529 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 2.114      ;
; 17.530 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 2.237      ;
; 17.530 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 2.237      ;
; 17.537 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 2.227      ;
; 17.537 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 2.227      ;
; 17.538 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 2.181      ;
; 17.538 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 2.181      ;
; 17.538 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 2.181      ;
; 17.538 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 2.181      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.603 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.322      ;
; 17.608 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.260     ; 2.007      ;
; 17.616 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 2.120      ;
; 17.627 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.248     ; 2.000      ;
; 17.635 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 2.113      ;
; 17.669 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 2.255      ;
; 17.697 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 2.223      ;
; 17.697 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 2.223      ;
; 17.697 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 2.223      ;
; 17.697 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 2.223      ;
; 17.697 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 2.223      ;
; 17.703 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 2.213      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 1.308 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 1.445      ;
; 1.316 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.451      ;
; 1.392 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.665      ;
; 1.392 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.665      ;
; 1.392 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.665      ;
; 1.392 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.665      ;
; 1.392 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.665      ;
; 1.392 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.665      ;
; 1.516 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.788      ;
; 1.516 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.788      ;
; 1.516 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.788      ;
; 1.516 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.788      ;
; 1.568 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.844      ;
; 1.568 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.844      ;
; 1.568 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.844      ;
; 1.583 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.718      ;
; 1.594 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.012     ; 1.712      ;
; 1.615 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.024     ; 1.721      ;
; 1.663 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.094     ; 1.628      ;
; 1.689 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 1.825      ;
; 1.689 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.006      ; 1.825      ;
; 1.695 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 1.834      ;
; 1.695 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 1.834      ;
; 1.696 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.013      ; 1.839      ;
; 1.700 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.968      ;
; 1.700 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.968      ;
; 1.700 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.968      ;
; 1.700 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.968      ;
; 1.722 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.864      ;
; 1.722 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.012      ; 1.864      ;
; 1.777 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.054      ;
; 1.777 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.054      ;
; 1.777 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.054      ;
; 1.777 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.054      ;
; 1.791 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.068      ;
; 1.791 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.068      ;
; 1.791 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.068      ;
; 1.791 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.068      ;
; 1.795 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.065      ;
; 1.795 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.065      ;
; 1.795 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.065      ;
; 1.795 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.065      ;
; 1.795 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.065      ;
; 1.810 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.077      ;
; 1.810 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.077      ;
; 1.810 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.077      ;
; 1.810 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.077      ;
; 1.810 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.077      ;
; 1.810 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.077      ;
; 1.810 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.077      ;
; 1.810 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.077      ;
; 1.813 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.813 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.079      ;
; 1.827 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.101      ;
; 1.869 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.985      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.877 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.153      ;
; 1.890 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.010     ; 1.994      ;
; 1.911 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.045      ;
; 1.911 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.045      ;
; 1.911 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.045      ;
; 1.911 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 2.045      ;
; 1.949 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.113     ; 1.895      ;
; 1.964 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.098      ;
; 1.964 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 2.098      ;
; 1.970 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.107      ;
; 1.970 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.107      ;
; 1.970 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.125     ; 1.904      ;
; 1.971 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.112      ;
; 1.979 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 2.072      ;
; 1.988 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.259      ;
; 1.997 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.137      ;
; 1.997 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.137      ;
; 2.016 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.285      ;
; 2.016 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.285      ;
; 2.016 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.285      ;
; 2.016 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.285      ;
; 2.016 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.285      ;
; 2.033 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 2.181      ;
; 2.044 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 2.189      ;
; 2.044 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.095     ; 2.008      ;
; 2.044 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.095     ; 2.008      ;
; 2.050 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.092     ; 2.017      ;
; 2.050 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.092     ; 2.017      ;
; 2.051 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.088     ; 2.022      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                             ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; 104.98 MHz ; 104.98 MHz      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;                                                               ;
; 336.36 MHz ; 250.0 MHz       ; button_addr                                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; -5.572 ; -664.086      ;
; byteRW.01_556                                                                                                                                                               ; -2.819 ; -41.934       ;
; button_addr                                                                                                                                                                 ; -1.973 ; -29.683       ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -0.955 ; -1.713        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; -0.290 ; -0.290        ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.148  ; 0.000         ;
; button_addr                                                                                                                                                                 ; 0.633  ; 0.000         ;
; byteRW.01_556                                                                                                                                                               ; 0.800  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 16.267 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 1.203 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; button_addr                                                                                                                                                                 ; -3.000 ; -35.125       ;
; byteRW.01_556                                                                                                                                                               ; 0.380  ; 0.000         ;
; byteRW.00_563                                                                                                                                                               ; 0.383  ; 0.000         ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.463  ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 9.687  ; 0.000         ;
; clk_50mhz                                                                                                                                                                   ; 9.887  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                      ; Launch Clock                                                                                                                                                                ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -5.572 ; SDRAM_1_address[14]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[50] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.756     ; 1.255      ;
; -5.529 ; SDRAM_1_address[15]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[51] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.756     ; 1.212      ;
; -5.388 ; SDRAM_1_address[17]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[53] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.756     ; 1.071      ;
; -5.368 ; SDRAM_1_address[13]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[49] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.756     ; 1.051      ;
; -5.230 ; SDRAM_1_address[6]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[42] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.426     ; 1.243      ;
; -5.205 ; SDRAM_1_address[24]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[60] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.756     ; 0.888      ;
; -5.197 ; SDRAM_1_address[6]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[42] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 1.243      ;
; -5.195 ; SDRAM_1_address[11]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[47] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 1.241      ;
; -5.061 ; SDRAM_1_address[5]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[41] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.466     ; 1.034      ;
; -5.052 ; SDRAM_1_address[3]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.426     ; 1.065      ;
; -5.045 ; SDRAM_1_address[10]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[46] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 1.091      ;
; -5.029 ; SDRAM_1_address[2]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.426     ; 1.042      ;
; -5.028 ; SDRAM_1_address[7]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[43] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.426     ; 1.041      ;
; -5.020 ; SDRAM_1_address[3]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[39] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 1.066      ;
; -4.999 ; SDRAM_1_address[5]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[41] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.404     ; 1.034      ;
; -4.996 ; SDRAM_1_address[2]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[38] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 1.042      ;
; -4.995 ; SDRAM_1_address[12]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[48] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 1.041      ;
; -4.995 ; SDRAM_1_address[7]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[43] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 1.041      ;
; -4.980 ; SDRAM_1_address[13]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[49] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.373     ; 1.046      ;
; -4.978 ; SDRAM_1_address[17]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[53] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.373     ; 1.044      ;
; -4.975 ; SDRAM_1_address[21]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[57] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.401     ; 1.013      ;
; -4.965 ; SDRAM_1_address[16]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[52] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.401     ; 1.003      ;
; -4.949 ; SDRAM_1_address[12]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[48] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.466     ; 0.922      ;
; -4.942 ; SDRAM_1_address[21]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[57] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.368     ; 1.013      ;
; -4.921 ; SDRAM_1_address[10]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[46] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.466     ; 0.894      ;
; -4.921 ; SDRAM_1_address[8]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[44] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.466     ; 0.894      ;
; -4.917 ; SDRAM_1_address[4]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.466     ; 0.890      ;
; -4.906 ; SDRAM_1_address[1]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[37] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.466     ; 0.879      ;
; -4.883 ; SDRAM_1_address[24]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[60] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.404     ; 0.918      ;
; -4.883 ; SDRAM_1_address[15]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[51] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.404     ; 0.918      ;
; -4.877 ; SDRAM_1_address[0]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.426     ; 0.890      ;
; -4.868 ; SDRAM_1_address[11]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[47] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.426     ; 0.881      ;
; -4.862 ; SDRAM_1_address[9]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[45] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.404     ; 0.897      ;
; -4.860 ; SDRAM_1_address[9]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[45] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 0.906      ;
; -4.855 ; SDRAM_1_address[4]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.404     ; 0.890      ;
; -4.848 ; SDRAM_1_address[18]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[54] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.401     ; 0.886      ;
; -4.847 ; SDRAM_1_address[23]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[59] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.401     ; 0.885      ;
; -4.845 ; SDRAM_1_address[1]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.404     ; 0.880      ;
; -4.845 ; SDRAM_1_address[0]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 0.891      ;
; -4.843 ; SDRAM_1_address[8]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[44] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.393     ; 0.889      ;
; -4.838 ; SDRAM_1_address[19]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[55] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.401     ; 0.876      ;
; -4.825 ; SDRAM_1_address[20]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[56] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.401     ; 0.863      ;
; -4.823 ; SDRAM_1_address[22]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[58] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.401     ; 0.861      ;
; -4.815 ; SDRAM_1_address[23]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[59] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.368     ; 0.886      ;
; -4.815 ; SDRAM_1_address[18]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[54] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.368     ; 0.886      ;
; -4.809 ; SDRAM_1_address[14]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[50] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.368     ; 0.880      ;
; -4.793 ; SDRAM_1_address[20]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[56] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.368     ; 0.864      ;
; -4.789 ; SDRAM_1_address[22]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[58] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.368     ; 0.860      ;
; -4.710 ; SDRAM_1_address[19]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[55] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.404     ; 0.745      ;
; -4.710 ; SDRAM_1_address[16]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[52] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -4.404     ; 0.745      ;
; -3.327 ; SDRAM_1_writedata[5]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.173     ; 0.593      ;
; -3.301 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.049     ; 3.804      ;
; -3.272 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.043     ; 3.781      ;
; -3.237 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.064     ; 3.725      ;
; -3.167 ; SDRAM_1_writedata[4]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.175     ; 0.431      ;
; -3.165 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.070     ; 3.647      ;
; -3.161 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.623      ;
; -3.131 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.027     ; 3.656      ;
; -3.112 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.064     ; 3.600      ;
; -3.077 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 3.517      ;
; -3.035 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.070     ; 3.517      ;
; -3.015 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.076     ; 3.491      ;
; -3.008 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.094     ; 3.436      ;
; -2.985 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.447      ;
; -2.978 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[37] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.251     ; 2.176      ;
; -2.978 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.251     ; 2.176      ;
; -2.978 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[41] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.251     ; 2.176      ;
; -2.976 ; SDRAM_1_writedata[7]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.821     ; 0.594      ;
; -2.975 ; SDRAM_1_writedata[8]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.820     ; 0.594      ;
; -2.974 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.058     ; 3.468      ;
; -2.974 ; SDRAM_1_writedata[2]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.820     ; 0.593      ;
; -2.955 ; SDRAM_1_writedata[10]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[10] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.972     ; 0.422      ;
; -2.953 ; SDRAM_1_writedata[9]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 0.423      ;
; -2.953 ; SDRAM_1_writedata[6]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.972     ; 0.420      ;
; -2.952 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 3.401      ;
; -2.941 ; SDRAM_1_writedata[3]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.787     ; 0.593      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[46] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[48] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[47] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[38] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[39] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[42] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[43] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[44] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.928 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[45] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.178     ; 2.199      ;
; -2.919 ; SDRAM_1_writedata[1]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.937     ; 0.421      ;
; -2.844 ; SDRAM_1_writedata[15]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[15] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.846     ; 0.437      ;
; -2.838 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.083     ; 3.307      ;
; -2.830 ; SDRAM_1_writedata[12]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.848     ; 0.421      ;
; -2.827 ; SDRAM_1_writedata[14]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[14] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.844     ; 0.422      ;
; -2.827 ; SDRAM_1_writedata[13]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[13] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.846     ; 0.420      ;
; -2.826 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[11] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.259     ; 2.016      ;
; -2.826 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.259     ; 2.016      ;
; -2.826 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[13] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.259     ; 2.016      ;
; -2.826 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[14] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.259     ; 2.016      ;
; -2.826 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[15] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.259     ; 2.016      ;
; -2.826 ; SDRAM_1_writedata[11]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[11] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.844     ; 0.421      ;
; -2.826 ; SDRAM_1_writedata[0]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.175     ; 0.090      ;
; -2.808 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 3.811      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'byteRW.01_556'                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node         ; Launch Clock                                                                   ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -2.819 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; dataRead[7]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.114      ; 5.544      ;
; -2.715 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; dataRead[10]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.123      ; 5.449      ;
; -2.712 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; dataRead[14]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.150      ; 5.346      ;
; -2.710 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; dataRead[9]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.095      ; 5.415      ;
; -2.699 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; dataRead[3]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.105      ; 5.409      ;
; -2.675 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; dataRead[11]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.115      ; 5.395      ;
; -2.612 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; dataRead[13]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.137      ; 5.355      ;
; -2.502 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; dataRead[12]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.121      ; 5.380      ;
; -2.492 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; dataRead[8]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.109      ; 5.358      ;
; -2.475 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; dataRead[15]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.119      ; 5.200      ;
; -2.448 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; dataRead[1]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.169      ; 5.375      ;
; -2.440 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; dataRead[4]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.421      ; 5.523      ;
; -2.439 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; dataRead[0]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.255      ; 5.457      ;
; -2.354 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; dataRead[2]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.303      ; 5.420      ;
; -2.330 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; dataRead[6]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.172      ; 5.259      ;
; -2.127 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; dataRead[5]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 3.422      ; 5.211      ;
; -1.385 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; 0.500        ; 0.899      ; 1.962      ;
; -0.787 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; 1.000        ; 0.899      ; 1.864      ;
+--------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'button_addr'                                                                                ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -1.973 ; SDRAM_1_address[1]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.773      ;
; -1.968 ; SDRAM_1_address[0]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.768      ;
; -1.950 ; SDRAM_1_address[2]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.750      ;
; -1.921 ; SDRAM_1_address[2]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.721      ;
; -1.879 ; SDRAM_1_address[0]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.679      ;
; -1.874 ; SDRAM_1_address[1]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.674      ;
; -1.857 ; SDRAM_1_address[1]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.657      ;
; -1.853 ; SDRAM_1_address[3]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.653      ;
; -1.852 ; SDRAM_1_address[0]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.652      ;
; -1.838 ; SDRAM_1_address[4]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.638      ;
; -1.834 ; SDRAM_1_address[2]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.634      ;
; -1.809 ; SDRAM_1_address[4]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.609      ;
; -1.805 ; SDRAM_1_address[2]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.605      ;
; -1.764 ; SDRAM_1_address[3]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.564      ;
; -1.763 ; SDRAM_1_address[0]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.563      ;
; -1.758 ; SDRAM_1_address[1]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.558      ;
; -1.742 ; SDRAM_1_address[5]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.542      ;
; -1.741 ; SDRAM_1_address[1]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.541      ;
; -1.737 ; SDRAM_1_address[3]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.537      ;
; -1.736 ; SDRAM_1_address[0]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.536      ;
; -1.722 ; SDRAM_1_address[6]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.522      ;
; -1.722 ; SDRAM_1_address[4]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.522      ;
; -1.718 ; SDRAM_1_address[2]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.518      ;
; -1.693 ; SDRAM_1_address[6]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.493      ;
; -1.693 ; SDRAM_1_address[4]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.493      ;
; -1.689 ; SDRAM_1_address[2]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.489      ;
; -1.648 ; SDRAM_1_address[3]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.448      ;
; -1.647 ; SDRAM_1_address[0]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.447      ;
; -1.643 ; SDRAM_1_address[5]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.443      ;
; -1.642 ; SDRAM_1_address[1]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.442      ;
; -1.626 ; SDRAM_1_address[5]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.426      ;
; -1.625 ; SDRAM_1_address[1]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.425      ;
; -1.625 ; SDRAM_1_address[7]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.425      ;
; -1.621 ; SDRAM_1_address[3]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.421      ;
; -1.620 ; SDRAM_1_address[0]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.420      ;
; -1.606 ; SDRAM_1_address[6]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.406      ;
; -1.606 ; SDRAM_1_address[4]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.406      ;
; -1.602 ; SDRAM_1_address[2]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.402      ;
; -1.592 ; SDRAM_1_address[8]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.392      ;
; -1.577 ; SDRAM_1_address[6]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.377      ;
; -1.577 ; SDRAM_1_address[4]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.377      ;
; -1.573 ; SDRAM_1_address[2]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.373      ;
; -1.563 ; SDRAM_1_address[8]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.363      ;
; -1.532 ; SDRAM_1_address[3]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.332      ;
; -1.531 ; SDRAM_1_address[0]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.331      ;
; -1.527 ; SDRAM_1_address[7]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.327      ;
; -1.527 ; SDRAM_1_address[5]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.327      ;
; -1.526 ; SDRAM_1_address[1]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.326      ;
; -1.510 ; SDRAM_1_address[5]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.310      ;
; -1.509 ; SDRAM_1_address[1]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.309      ;
; -1.509 ; SDRAM_1_address[9]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.309      ;
; -1.509 ; SDRAM_1_address[7]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.309      ;
; -1.505 ; SDRAM_1_address[3]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.305      ;
; -1.504 ; SDRAM_1_address[0]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.304      ;
; -1.490 ; SDRAM_1_address[6]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.290      ;
; -1.490 ; SDRAM_1_address[4]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.290      ;
; -1.486 ; SDRAM_1_address[2]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.286      ;
; -1.476 ; SDRAM_1_address[8]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.276      ;
; -1.475 ; SDRAM_1_address[10] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.275      ;
; -1.461 ; SDRAM_1_address[6]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.261      ;
; -1.461 ; SDRAM_1_address[4]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.261      ;
; -1.457 ; SDRAM_1_address[2]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.257      ;
; -1.447 ; SDRAM_1_address[8]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.247      ;
; -1.446 ; SDRAM_1_address[10] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.246      ;
; -1.416 ; SDRAM_1_address[3]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.216      ;
; -1.415 ; SDRAM_1_address[0]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.215      ;
; -1.411 ; SDRAM_1_address[9]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.211      ;
; -1.411 ; SDRAM_1_address[7]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.211      ;
; -1.411 ; SDRAM_1_address[5]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.211      ;
; -1.410 ; SDRAM_1_address[1]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.210      ;
; -1.394 ; SDRAM_1_address[5]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.194      ;
; -1.393 ; SDRAM_1_address[1]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.193      ;
; -1.393 ; SDRAM_1_address[9]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.193      ;
; -1.393 ; SDRAM_1_address[7]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.193      ;
; -1.392 ; SDRAM_1_address[11] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.192      ;
; -1.389 ; SDRAM_1_address[3]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.189      ;
; -1.388 ; SDRAM_1_address[0]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.188      ;
; -1.374 ; SDRAM_1_address[6]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.174      ;
; -1.374 ; SDRAM_1_address[4]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.174      ;
; -1.370 ; SDRAM_1_address[2]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.170      ;
; -1.360 ; SDRAM_1_address[8]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.160      ;
; -1.359 ; SDRAM_1_address[10] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.159      ;
; -1.358 ; SDRAM_1_address[12] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.158      ;
; -1.345 ; SDRAM_1_address[6]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.145      ;
; -1.345 ; SDRAM_1_address[4]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.145      ;
; -1.341 ; SDRAM_1_address[2]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.141      ;
; -1.331 ; SDRAM_1_address[8]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.131      ;
; -1.330 ; SDRAM_1_address[10] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.130      ;
; -1.329 ; SDRAM_1_address[12] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.129      ;
; -1.300 ; SDRAM_1_address[3]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.100      ;
; -1.299 ; SDRAM_1_address[0]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.099      ;
; -1.295 ; SDRAM_1_address[9]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.095      ;
; -1.295 ; SDRAM_1_address[7]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.095      ;
; -1.295 ; SDRAM_1_address[5]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.095      ;
; -1.294 ; SDRAM_1_address[1]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.094      ;
; -1.294 ; SDRAM_1_address[11] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.094      ;
; -1.278 ; SDRAM_1_address[5]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.078      ;
; -1.277 ; SDRAM_1_address[9]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.077      ;
; -1.277 ; SDRAM_1_address[7]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.077      ;
; -1.276 ; SDRAM_1_address[11] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.219     ; 2.076      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'                                                                       ;
+--------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node         ; Launch Clock  ; Latch Clock                                                                                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.955 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.500        ; 1.341      ; 2.023      ;
; -0.758 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.500        ; 1.516      ; 1.962      ;
; -0.369 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 1.000        ; 1.341      ; 1.937      ;
; -0.160 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 1.000        ; 1.516      ; 1.864      ;
+--------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                      ; Launch Clock                                                                                                                                                                ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -0.290 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.612      ;
; 0.195  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -0.500       ; 0.428      ; 0.597      ;
; 0.291  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.193      ;
; 0.353  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.364  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.266      ;
; 0.383  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.626      ;
; 0.430  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.673      ;
; 0.430  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.673      ;
; 0.430  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.673      ;
; 0.466  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.709      ;
; 0.490  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                           ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.392      ;
; 0.515  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.530  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.535  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.778      ;
; 0.548  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.548  ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                           ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.559  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.172      ;
; 0.580  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.822      ;
; 0.582  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.825      ;
; 0.585  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.592  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.598  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.841      ;
; 0.599  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.603  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.610  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.514      ;
; 0.614  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.857      ;
; 0.615  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.859      ;
; 0.616  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.860      ;
; 0.619  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.620  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.864      ;
; 0.622  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.622  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.624  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.626  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.627  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.871      ;
; 0.627  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.240      ;
; 0.635  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.638  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.881      ;
; 0.642  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.647  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.890      ;
; 0.651  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.894      ;
; 0.654  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.657  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.662  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.906      ;
; 0.673  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.675  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.717  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.618      ;
; 0.720  ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                           ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.732  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.345      ;
; 0.759  ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[61] ; byteRW.01_556                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -0.500       ; -0.468     ; 0.062      ;
; 0.764  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                  ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.994      ;
; 0.767  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.013      ;
; 0.769  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.012      ;
; 0.777  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -0.500       ; 0.428      ; 1.179      ;
; 0.783  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.026      ;
; 0.784  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.030      ;
; 0.784  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.030      ;
; 0.802  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.045      ;
; 0.806  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.049      ;
; 0.809  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.050      ;
; 0.820  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.063      ;
; 0.822  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.725      ;
; 0.826  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.070      ;
; 0.834  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.077      ;
; 0.845  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.088      ;
; 0.845  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -0.500       ; 0.428      ; 1.247      ;
; 0.847  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.090      ;
; 0.849  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.092      ;
; 0.855  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.097      ;
; 0.856  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.099      ;
; 0.858  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.101      ;
; 0.861  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.104      ;
; 0.863  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.106      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'                                                                       ;
+-------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node         ; Launch Clock  ; Latch Clock                                                                                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.148 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.000        ; 1.600      ; 1.758      ;
; 0.421 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.000        ; 1.397      ; 1.828      ;
; 0.757 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -0.500       ; 1.600      ; 1.867      ;
; 1.007 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -0.500       ; 1.397      ; 1.914      ;
+-------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'button_addr'                                                                                ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.633 ; SDRAM_1_address[18] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.843      ;
; 0.635 ; SDRAM_1_address[14] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; SDRAM_1_address[13] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; SDRAM_1_address[10] ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; SDRAM_1_address[12] ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; SDRAM_1_address[20] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; SDRAM_1_address[22] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; SDRAM_1_address[8]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; SDRAM_1_address[16] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; SDRAM_1_address[17] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; SDRAM_1_address[21] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; SDRAM_1_address[23] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.849      ;
; 0.640 ; SDRAM_1_address[19] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.850      ;
; 0.642 ; SDRAM_1_address[24] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.852      ;
; 0.643 ; SDRAM_1_address[15] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.853      ;
; 0.651 ; SDRAM_1_address[2]  ; SDRAM_1_address[2]  ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.861      ;
; 0.652 ; SDRAM_1_address[3]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.862      ;
; 0.654 ; SDRAM_1_address[4]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.864      ;
; 0.654 ; SDRAM_1_address[6]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.864      ;
; 0.655 ; SDRAM_1_address[11] ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.865      ;
; 0.656 ; SDRAM_1_address[5]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.866      ;
; 0.656 ; SDRAM_1_address[7]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.866      ;
; 0.656 ; SDRAM_1_address[9]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.866      ;
; 0.667 ; SDRAM_1_address[0]  ; SDRAM_1_address[1]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 0.881      ;
; 0.671 ; SDRAM_1_address[1]  ; SDRAM_1_address[1]  ; button_addr  ; button_addr ; 0.000        ; 0.039      ; 0.881      ;
; 0.859 ; SDRAM_1_address[12] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.103      ; 1.133      ;
; 0.890 ; SDRAM_1_address[11] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.103      ; 1.164      ;
; 0.911 ; SDRAM_1_address[18] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.129      ;
; 0.914 ; SDRAM_1_address[14] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.132      ;
; 0.916 ; SDRAM_1_address[13] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.134      ;
; 0.916 ; SDRAM_1_address[16] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.134      ;
; 0.916 ; SDRAM_1_address[20] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.134      ;
; 0.916 ; SDRAM_1_address[22] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.134      ;
; 0.918 ; SDRAM_1_address[17] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.136      ;
; 0.919 ; SDRAM_1_address[10] ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.133      ;
; 0.919 ; SDRAM_1_address[21] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.137      ;
; 0.919 ; SDRAM_1_address[23] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.137      ;
; 0.920 ; SDRAM_1_address[8]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.134      ;
; 0.920 ; SDRAM_1_address[19] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.138      ;
; 0.923 ; SDRAM_1_address[15] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.141      ;
; 0.927 ; SDRAM_1_address[13] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.145      ;
; 0.929 ; SDRAM_1_address[17] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.147      ;
; 0.930 ; SDRAM_1_address[21] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.148      ;
; 0.931 ; SDRAM_1_address[19] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.149      ;
; 0.933 ; SDRAM_1_address[2]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.147      ;
; 0.934 ; SDRAM_1_address[15] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.152      ;
; 0.935 ; SDRAM_1_address[0]  ; SDRAM_1_address[2]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.149      ;
; 0.936 ; SDRAM_1_address[3]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.150      ;
; 0.937 ; SDRAM_1_address[4]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.151      ;
; 0.937 ; SDRAM_1_address[6]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.151      ;
; 0.939 ; SDRAM_1_address[11] ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.153      ;
; 0.940 ; SDRAM_1_address[1]  ; SDRAM_1_address[2]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.154      ;
; 0.940 ; SDRAM_1_address[5]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.154      ;
; 0.940 ; SDRAM_1_address[7]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.154      ;
; 0.940 ; SDRAM_1_address[9]  ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.154      ;
; 0.946 ; SDRAM_1_address[0]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.160      ;
; 0.947 ; SDRAM_1_address[3]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.161      ;
; 0.951 ; SDRAM_1_address[1]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.165      ;
; 0.951 ; SDRAM_1_address[5]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.165      ;
; 0.951 ; SDRAM_1_address[7]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.165      ;
; 0.951 ; SDRAM_1_address[9]  ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.165      ;
; 0.958 ; SDRAM_1_address[12] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.103      ; 1.232      ;
; 0.969 ; SDRAM_1_address[10] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.103      ; 1.243      ;
; 0.969 ; SDRAM_1_address[12] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.103      ; 1.243      ;
; 0.989 ; SDRAM_1_address[11] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.103      ; 1.263      ;
; 1.000 ; SDRAM_1_address[11] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.103      ; 1.274      ;
; 1.001 ; SDRAM_1_address[9]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.103      ; 1.275      ;
; 1.010 ; SDRAM_1_address[18] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.228      ;
; 1.013 ; SDRAM_1_address[14] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.231      ;
; 1.015 ; SDRAM_1_address[16] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.233      ;
; 1.015 ; SDRAM_1_address[20] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.233      ;
; 1.015 ; SDRAM_1_address[22] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.233      ;
; 1.018 ; SDRAM_1_address[10] ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.232      ;
; 1.019 ; SDRAM_1_address[8]  ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.233      ;
; 1.021 ; SDRAM_1_address[18] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.239      ;
; 1.024 ; SDRAM_1_address[14] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.242      ;
; 1.026 ; SDRAM_1_address[13] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.244      ;
; 1.026 ; SDRAM_1_address[16] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.244      ;
; 1.026 ; SDRAM_1_address[20] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.244      ;
; 1.028 ; SDRAM_1_address[17] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.246      ;
; 1.029 ; SDRAM_1_address[21] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.247      ;
; 1.030 ; SDRAM_1_address[8]  ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.244      ;
; 1.030 ; SDRAM_1_address[19] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.248      ;
; 1.032 ; SDRAM_1_address[2]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.246      ;
; 1.033 ; SDRAM_1_address[15] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.251      ;
; 1.036 ; SDRAM_1_address[4]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.250      ;
; 1.036 ; SDRAM_1_address[6]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.250      ;
; 1.037 ; SDRAM_1_address[13] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.255      ;
; 1.039 ; SDRAM_1_address[17] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.257      ;
; 1.041 ; SDRAM_1_address[19] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.259      ;
; 1.043 ; SDRAM_1_address[2]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.257      ;
; 1.044 ; SDRAM_1_address[15] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.047      ; 1.262      ;
; 1.045 ; SDRAM_1_address[0]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.259      ;
; 1.046 ; SDRAM_1_address[3]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.260      ;
; 1.047 ; SDRAM_1_address[4]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.261      ;
; 1.047 ; SDRAM_1_address[6]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.261      ;
; 1.050 ; SDRAM_1_address[1]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.264      ;
; 1.050 ; SDRAM_1_address[5]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.264      ;
; 1.050 ; SDRAM_1_address[7]  ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.264      ;
; 1.050 ; SDRAM_1_address[9]  ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.043      ; 1.264      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'byteRW.01_556'                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node         ; Launch Clock                                                                   ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; 0.800 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; 0.000        ; 0.938      ; 1.758      ;
; 1.333 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; dataRead[5]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.010      ; 4.923      ;
; 1.379 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; dataRead[6]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.721      ; 4.680      ;
; 1.409 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; -0.500       ; 0.938      ; 1.867      ;
; 1.428 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; dataRead[4]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 4.008      ; 5.016      ;
; 1.429 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; dataRead[15]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.667      ; 4.676      ;
; 1.452 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; dataRead[0]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.805      ; 4.837      ;
; 1.481 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; dataRead[2]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.858      ; 4.919      ;
; 1.548 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; dataRead[8]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.656      ; 4.784      ;
; 1.576 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; dataRead[14]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.696      ; 4.852      ;
; 1.578 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; dataRead[1]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.719      ; 4.877      ;
; 1.622 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; dataRead[9]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.642      ; 4.844      ;
; 1.642 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; dataRead[3]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.652      ; 4.874      ;
; 1.652 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; dataRead[12]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.668      ; 4.900      ;
; 1.655 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; dataRead[11]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.659      ; 4.894      ;
; 1.678 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; dataRead[13]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.684      ; 4.942      ;
; 1.799 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; dataRead[7]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.662      ; 5.041      ;
; 1.815 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; dataRead[10]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 3.670      ; 5.065      ;
+-------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 16.267 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 3.408      ;
; 16.625 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 3.078      ;
; 16.625 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 3.078      ;
; 16.626 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 3.070      ;
; 16.637 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 3.063      ;
; 16.799 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 2.957      ;
; 16.883 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 2.884      ;
; 16.894 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 2.862      ;
; 16.894 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 2.862      ;
; 16.914 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 2.848      ;
; 16.914 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 2.848      ;
; 16.915 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 2.856      ;
; 16.937 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 2.769      ;
; 16.937 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 2.769      ;
; 16.984 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 2.728      ;
; 17.054 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 2.623      ;
; 17.070 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 2.723      ;
; 17.070 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 2.723      ;
; 17.169 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 2.465      ;
; 17.193 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 2.544      ;
; 17.193 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 2.544      ;
; 17.202 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 2.548      ;
; 17.202 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 2.548      ;
; 17.254 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 2.497      ;
; 17.254 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 2.497      ;
; 17.254 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 2.497      ;
; 17.265 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.487      ;
; 17.265 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.487      ;
; 17.265 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.487      ;
; 17.367 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 2.341      ;
; 17.378 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 2.352      ;
; 17.402 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 2.342      ;
; 17.410 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.382      ;
; 17.440 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 2.351      ;
; 17.466 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.259     ; 2.155      ;
; 17.474 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 2.256      ;
; 17.474 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 2.256      ;
; 17.499 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 2.238      ;
; 17.539 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 2.122      ;
; 17.539 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 2.122      ;
; 17.539 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 2.122      ;
; 17.567 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 2.210      ;
; 17.567 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 2.210      ;
; 17.567 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 2.210      ;
; 17.611 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 2.134      ;
; 17.622 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.127      ;
; 17.624 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 2.300      ;
; 17.625 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.301      ;
; 17.625 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.301      ;
; 17.625 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.301      ;
; 17.625 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.301      ;
; 17.625 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.301      ;
; 17.625 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 2.301      ;
; 17.632 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.160      ;
; 17.664 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 2.031      ;
; 17.679 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 2.249      ;
; 17.679 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 2.249      ;
; 17.679 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 2.249      ;
; 17.679 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 2.249      ;
; 17.679 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 2.249      ;
; 17.708 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 2.222      ;
; 17.715 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 1.954      ;
; 17.715 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 1.954      ;
; 17.731 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 2.054      ;
; 17.731 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 2.054      ;
; 17.737 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 1.998      ;
; 17.737 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 1.998      ;
; 17.737 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 1.998      ;
; 17.737 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 1.998      ;
; 17.744 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 1.922      ;
; 17.744 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 1.922      ;
; 17.745 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 1.924      ;
; 17.751 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 1.912      ;
; 17.751 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 1.912      ;
; 17.760 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.022      ;
; 17.760 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 2.022      ;
; 17.761 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 2.024      ;
; 17.767 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.012      ;
; 17.767 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 2.012      ;
; 17.820 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 1.814      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.822 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 2.112      ;
; 17.836 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 1.914      ;
; 17.840 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 1.806      ;
; 17.856 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 1.906      ;
; 17.868 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 2.065      ;
; 17.889 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 2.036      ;
; 17.889 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 2.036      ;
; 17.889 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 2.036      ;
; 17.889 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 2.036      ;
; 17.889 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 2.036      ;
; 17.889 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 2.036      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 1.203 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 1.324      ;
; 1.214 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.333      ;
; 1.260 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.260 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.260 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.260 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.260 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.260 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.400 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.648      ;
; 1.400 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.648      ;
; 1.400 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.648      ;
; 1.400 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.648      ;
; 1.450 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.701      ;
; 1.450 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.701      ;
; 1.450 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.701      ;
; 1.461 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.580      ;
; 1.462 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 1.563      ;
; 1.482 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.028     ; 1.570      ;
; 1.537 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.781      ;
; 1.537 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.781      ;
; 1.537 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.781      ;
; 1.537 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.781      ;
; 1.541 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.094     ; 1.499      ;
; 1.546 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.664      ;
; 1.546 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.664      ;
; 1.551 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 1.675      ;
; 1.553 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 1.674      ;
; 1.553 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.005      ; 1.674      ;
; 1.581 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 1.705      ;
; 1.581 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 1.705      ;
; 1.613 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.865      ;
; 1.613 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.865      ;
; 1.613 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.865      ;
; 1.613 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.865      ;
; 1.627 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.879      ;
; 1.627 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.879      ;
; 1.627 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.879      ;
; 1.627 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.879      ;
; 1.628 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.870      ;
; 1.628 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.870      ;
; 1.628 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.870      ;
; 1.628 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.870      ;
; 1.628 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.870      ;
; 1.628 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.870      ;
; 1.628 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.870      ;
; 1.628 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.870      ;
; 1.631 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.631 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.631 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.631 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.631 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.631 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.631 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.631 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.631 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.872      ;
; 1.633 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.878      ;
; 1.633 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.878      ;
; 1.633 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.878      ;
; 1.633 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.878      ;
; 1.633 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.878      ;
; 1.661 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.910      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.717 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.968      ;
; 1.731 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.002     ; 1.830      ;
; 1.738 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 1.855      ;
; 1.738 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 1.855      ;
; 1.738 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 1.855      ;
; 1.738 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.001      ; 1.855      ;
; 1.754 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.015     ; 1.840      ;
; 1.780 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.026      ;
; 1.799 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 1.874      ;
; 1.811 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.114     ; 1.749      ;
; 1.815 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.931      ;
; 1.815 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.931      ;
; 1.818 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.062      ;
; 1.818 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.062      ;
; 1.818 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.062      ;
; 1.818 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.062      ;
; 1.818 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.062      ;
; 1.821 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.940      ;
; 1.821 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.940      ;
; 1.821 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.943      ;
; 1.834 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.127     ; 1.759      ;
; 1.846 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.968      ;
; 1.846 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.968      ;
; 1.858 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 1.989      ;
; 1.860 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.102      ;
; 1.860 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.102      ;
; 1.860 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.102      ;
; 1.860 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.102      ;
; 1.860 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.102      ;
; 1.860 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.102      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; -3.508 ; -385.728      ;
; byteRW.01_556                                                                                                                                                               ; -1.218 ; -17.087       ;
; button_addr                                                                                                                                                                 ; -0.663 ; -6.312        ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -0.240 ; -0.304        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; -0.106 ; -0.106        ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.135  ; 0.000         ;
; button_addr                                                                                                                                                                 ; 0.317  ; 0.000         ;
; byteRW.01_556                                                                                                                                                               ; 0.500  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 17.751 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.618 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; button_addr                                                                                                                                                                 ; -3.000 ; -42.981       ;
; byteRW.01_556                                                                                                                                                               ; 0.330  ; 0.000         ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.382  ; 0.000         ;
; byteRW.00_563                                                                                                                                                               ; 0.389  ; 0.000         ;
; clk_50mhz                                                                                                                                                                   ; 9.574  ; 0.000         ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 9.780  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                      ; Launch Clock                                                                                                                                                                ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -3.508 ; SDRAM_1_address[14]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[50] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.284     ; 0.651      ;
; -3.484 ; SDRAM_1_address[15]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[51] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.284     ; 0.627      ;
; -3.425 ; SDRAM_1_address[13]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[49] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.284     ; 0.568      ;
; -3.413 ; SDRAM_1_address[17]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[53] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.284     ; 0.556      ;
; -3.347 ; SDRAM_1_address[6]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[42] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.127     ; 0.647      ;
; -3.336 ; SDRAM_1_address[24]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[60] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.284     ; 0.479      ;
; -3.333 ; SDRAM_1_address[6]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[42] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.647      ;
; -3.331 ; SDRAM_1_address[11]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[47] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.645      ;
; -3.274 ; SDRAM_1_address[3]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.127     ; 0.574      ;
; -3.270 ; SDRAM_1_address[5]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[41] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.145     ; 0.552      ;
; -3.265 ; SDRAM_1_address[10]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[46] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.579      ;
; -3.261 ; SDRAM_1_address[3]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[39] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.575      ;
; -3.258 ; SDRAM_1_address[7]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[43] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.127     ; 0.558      ;
; -3.258 ; SDRAM_1_address[2]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[38] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.127     ; 0.558      ;
; -3.246 ; SDRAM_1_address[12]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[48] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.560      ;
; -3.245 ; SDRAM_1_address[5]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[41] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.119     ; 0.553      ;
; -3.245 ; SDRAM_1_address[2]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[38] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.559      ;
; -3.244 ; SDRAM_1_address[7]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[43] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.558      ;
; -3.225 ; SDRAM_1_address[17]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[53] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.089     ; 0.563      ;
; -3.225 ; SDRAM_1_address[13]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[49] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.089     ; 0.563      ;
; -3.213 ; SDRAM_1_address[21]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[57] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.099     ; 0.541      ;
; -3.206 ; SDRAM_1_address[16]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[52] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.099     ; 0.534      ;
; -3.200 ; SDRAM_1_address[21]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[57] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.085     ; 0.542      ;
; -3.195 ; SDRAM_1_address[4]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.145     ; 0.477      ;
; -3.193 ; SDRAM_1_address[1]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[37] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.145     ; 0.475      ;
; -3.186 ; SDRAM_1_address[10]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[46] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.145     ; 0.468      ;
; -3.186 ; SDRAM_1_address[8]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[44] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.145     ; 0.468      ;
; -3.181 ; SDRAM_1_address[0]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.127     ; 0.481      ;
; -3.180 ; SDRAM_1_address[12]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[48] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.145     ; 0.462      ;
; -3.176 ; SDRAM_1_address[9]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[45] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.490      ;
; -3.175 ; SDRAM_1_address[11]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[47] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.127     ; 0.475      ;
; -3.175 ; SDRAM_1_address[9]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[45] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.119     ; 0.483      ;
; -3.169 ; SDRAM_1_address[4]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.119     ; 0.477      ;
; -3.169 ; SDRAM_1_address[0]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.483      ;
; -3.168 ; SDRAM_1_address[1]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.119     ; 0.476      ;
; -3.166 ; SDRAM_1_address[8]                                                                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[44] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.113     ; 0.480      ;
; -3.152 ; SDRAM_1_address[18]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[54] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.099     ; 0.480      ;
; -3.150 ; SDRAM_1_address[23]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[59] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.099     ; 0.478      ;
; -3.143 ; SDRAM_1_address[19]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[55] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.099     ; 0.471      ;
; -3.139 ; SDRAM_1_address[20]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[56] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.099     ; 0.467      ;
; -3.138 ; SDRAM_1_address[18]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[54] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.085     ; 0.480      ;
; -3.137 ; SDRAM_1_address[23]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[59] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.085     ; 0.479      ;
; -3.136 ; SDRAM_1_address[22]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[58] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.099     ; 0.464      ;
; -3.135 ; SDRAM_1_address[15]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[51] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.102     ; 0.460      ;
; -3.133 ; SDRAM_1_address[14]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[50] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.085     ; 0.475      ;
; -3.131 ; SDRAM_1_address[24]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[60] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.102     ; 0.456      ;
; -3.125 ; SDRAM_1_address[20]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[56] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.085     ; 0.467      ;
; -3.121 ; SDRAM_1_address[22]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[58] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.085     ; 0.463      ;
; -3.069 ; SDRAM_1_address[19]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[55] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.102     ; 0.394      ;
; -3.069 ; SDRAM_1_address[16]                                                                                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[52] ; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -3.102     ; 0.394      ;
; -1.938 ; SDRAM_1_writedata[5]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.071     ; 0.294      ;
; -1.883 ; SDRAM_1_writedata[4]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.074     ; 0.236      ;
; -1.780 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.190     ; 2.085      ;
; -1.773 ; SDRAM_1_writedata[10]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[10] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.972     ; 0.228      ;
; -1.773 ; SDRAM_1_writedata[9]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.970     ; 0.230      ;
; -1.773 ; SDRAM_1_writedata[6]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.973     ; 0.227      ;
; -1.763 ; SDRAM_1_writedata[8]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.894     ; 0.296      ;
; -1.762 ; SDRAM_1_writedata[7]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.894     ; 0.295      ;
; -1.760 ; SDRAM_1_writedata[2]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.894     ; 0.293      ;
; -1.757 ; SDRAM_1_writedata[1]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.957     ; 0.227      ;
; -1.751 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.177     ; 2.057      ;
; -1.749 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.149     ; 2.095      ;
; -1.747 ; SDRAM_1_writedata[3]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.880     ; 0.294      ;
; -1.724 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.140     ; 2.079      ;
; -1.712 ; SDRAM_1_writedata[15]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[15] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.904     ; 0.235      ;
; -1.708 ; SDRAM_1_writedata[12]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.905     ; 0.230      ;
; -1.705 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.164     ; 2.036      ;
; -1.703 ; SDRAM_1_writedata[14]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[14] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.902     ; 0.228      ;
; -1.703 ; SDRAM_1_writedata[13]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[13] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.903     ; 0.227      ;
; -1.702 ; SDRAM_1_writedata[11]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[11] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.902     ; 0.227      ;
; -1.696 ; SDRAM_1_writedata[0]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -2.073     ; 0.050      ;
; -1.689 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.187     ; 1.985      ;
; -1.689 ; SDRAM_1_writedata[4]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.879     ; 0.237      ;
; -1.682 ; SDRAM_1_writedata[0]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.878     ; 0.231      ;
; -1.667 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.169     ; 1.993      ;
; -1.662 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.176     ; 1.981      ;
; -1.657 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.127     ; 2.025      ;
; -1.650 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.164     ; 1.981      ;
; -1.648 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.169     ; 1.974      ;
; -1.642 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.167     ; 1.958      ;
; -1.595 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.190     ; 1.900      ;
; -1.594 ; SDRAM_1_writedata[1]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.971     ; 0.050      ;
; -1.582 ; SDRAM_1_writedata[6]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.959     ; 0.050      ;
; -1.581 ; SDRAM_1_writedata[10]                                                                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[10] ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.958     ; 0.050      ;
; -1.579 ; SDRAM_1_writedata[9]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.956     ; 0.050      ;
; -1.562 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.159     ; 1.898      ;
; -1.538 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[37] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.845     ; 1.130      ;
; -1.538 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.845     ; 1.130      ;
; -1.538 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[41] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.845     ; 1.130      ;
; -1.517 ; SDRAM_1_writedata[3]                                                                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -1.894     ; 0.050      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[46] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[48] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[47] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[38] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[39] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[42] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[43] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[44] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
; -1.510 ; SDRAM_1_write_n                                                                                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[45] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.500        ; -0.813     ; 1.134      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'byteRW.01_556'                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node         ; Launch Clock                                                                   ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; -1.218 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; dataRead[7]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.040      ; 3.237      ;
; -1.210 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; dataRead[10]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.048      ; 3.237      ;
; -1.170 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; dataRead[14]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.069      ; 3.140      ;
; -1.120 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; dataRead[3]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.033      ; 3.132      ;
; -1.109 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; dataRead[13]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.058      ; 3.145      ;
; -1.109 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; dataRead[11]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.042      ; 3.130      ;
; -1.084 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; dataRead[9]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.031      ; 3.094      ;
; -1.030 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; dataRead[12]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.046      ; 3.150      ;
; -0.996 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; dataRead[2]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.139      ; 3.215      ;
; -0.983 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; dataRead[1]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.077      ; 3.133      ;
; -0.972 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; dataRead[4]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.211      ; 3.204      ;
; -0.970 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; dataRead[8]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.038      ; 3.081      ;
; -0.969 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; dataRead[15]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.045      ; 2.993      ;
; -0.940 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; dataRead[0]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.109      ; 3.129      ;
; -0.934 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; dataRead[5]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.211      ; 3.165      ;
; -0.849 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; dataRead[6]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; 0.500        ; 2.075      ; 2.997      ;
; -0.424 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; 0.500        ; 0.513      ; 0.995      ;
; -0.051 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; 1.000        ; 0.513      ; 1.122      ;
+--------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'button_addr'                                                                                ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -0.663 ; SDRAM_1_address[2]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.527      ;
; -0.659 ; SDRAM_1_address[2]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.523      ;
; -0.653 ; SDRAM_1_address[1]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.517      ;
; -0.653 ; SDRAM_1_address[0]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.517      ;
; -0.615 ; SDRAM_1_address[1]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.479      ;
; -0.614 ; SDRAM_1_address[0]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.478      ;
; -0.599 ; SDRAM_1_address[4]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.463      ;
; -0.595 ; SDRAM_1_address[4]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.459      ;
; -0.595 ; SDRAM_1_address[2]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.459      ;
; -0.591 ; SDRAM_1_address[2]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.455      ;
; -0.585 ; SDRAM_1_address[3]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.449      ;
; -0.585 ; SDRAM_1_address[1]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.449      ;
; -0.585 ; SDRAM_1_address[0]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.449      ;
; -0.547 ; SDRAM_1_address[1]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.411      ;
; -0.546 ; SDRAM_1_address[0]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.410      ;
; -0.545 ; SDRAM_1_address[3]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.409      ;
; -0.531 ; SDRAM_1_address[6]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.395      ;
; -0.531 ; SDRAM_1_address[4]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.395      ;
; -0.527 ; SDRAM_1_address[6]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.391      ;
; -0.527 ; SDRAM_1_address[4]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.391      ;
; -0.527 ; SDRAM_1_address[2]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.391      ;
; -0.523 ; SDRAM_1_address[2]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.387      ;
; -0.517 ; SDRAM_1_address[3]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.381      ;
; -0.517 ; SDRAM_1_address[5]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.381      ;
; -0.517 ; SDRAM_1_address[1]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.381      ;
; -0.517 ; SDRAM_1_address[0]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.381      ;
; -0.479 ; SDRAM_1_address[5]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.343      ;
; -0.479 ; SDRAM_1_address[1]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.343      ;
; -0.478 ; SDRAM_1_address[0]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.342      ;
; -0.477 ; SDRAM_1_address[3]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.341      ;
; -0.463 ; SDRAM_1_address[6]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.327      ;
; -0.463 ; SDRAM_1_address[4]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.327      ;
; -0.459 ; SDRAM_1_address[6]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.323      ;
; -0.459 ; SDRAM_1_address[4]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.323      ;
; -0.459 ; SDRAM_1_address[2]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.323      ;
; -0.455 ; SDRAM_1_address[2]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.319      ;
; -0.454 ; SDRAM_1_address[8]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.318      ;
; -0.450 ; SDRAM_1_address[7]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.314      ;
; -0.450 ; SDRAM_1_address[8]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.314      ;
; -0.449 ; SDRAM_1_address[3]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.313      ;
; -0.449 ; SDRAM_1_address[5]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.313      ;
; -0.449 ; SDRAM_1_address[1]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.313      ;
; -0.449 ; SDRAM_1_address[0]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.313      ;
; -0.411 ; SDRAM_1_address[5]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.275      ;
; -0.411 ; SDRAM_1_address[7]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.275      ;
; -0.411 ; SDRAM_1_address[1]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.275      ;
; -0.410 ; SDRAM_1_address[0]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.274      ;
; -0.409 ; SDRAM_1_address[3]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.273      ;
; -0.395 ; SDRAM_1_address[6]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.259      ;
; -0.395 ; SDRAM_1_address[4]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.259      ;
; -0.391 ; SDRAM_1_address[6]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.255      ;
; -0.391 ; SDRAM_1_address[4]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.255      ;
; -0.391 ; SDRAM_1_address[2]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.255      ;
; -0.387 ; SDRAM_1_address[2]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.251      ;
; -0.386 ; SDRAM_1_address[8]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.250      ;
; -0.386 ; SDRAM_1_address[10] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.250      ;
; -0.382 ; SDRAM_1_address[7]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.246      ;
; -0.382 ; SDRAM_1_address[8]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.246      ;
; -0.382 ; SDRAM_1_address[10] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.246      ;
; -0.382 ; SDRAM_1_address[9]  ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.246      ;
; -0.381 ; SDRAM_1_address[3]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.245      ;
; -0.381 ; SDRAM_1_address[5]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.245      ;
; -0.381 ; SDRAM_1_address[1]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.245      ;
; -0.381 ; SDRAM_1_address[0]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.245      ;
; -0.343 ; SDRAM_1_address[5]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.207      ;
; -0.343 ; SDRAM_1_address[7]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.207      ;
; -0.343 ; SDRAM_1_address[1]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.207      ;
; -0.343 ; SDRAM_1_address[9]  ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.207      ;
; -0.342 ; SDRAM_1_address[0]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.206      ;
; -0.341 ; SDRAM_1_address[3]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.205      ;
; -0.327 ; SDRAM_1_address[6]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.191      ;
; -0.327 ; SDRAM_1_address[4]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.191      ;
; -0.323 ; SDRAM_1_address[6]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.187      ;
; -0.323 ; SDRAM_1_address[4]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.187      ;
; -0.323 ; SDRAM_1_address[2]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.187      ;
; -0.319 ; SDRAM_1_address[2]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.183      ;
; -0.318 ; SDRAM_1_address[8]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.182      ;
; -0.318 ; SDRAM_1_address[12] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.182      ;
; -0.318 ; SDRAM_1_address[10] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.182      ;
; -0.314 ; SDRAM_1_address[7]  ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.178      ;
; -0.314 ; SDRAM_1_address[8]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.178      ;
; -0.314 ; SDRAM_1_address[12] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.178      ;
; -0.314 ; SDRAM_1_address[10] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.178      ;
; -0.314 ; SDRAM_1_address[9]  ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.178      ;
; -0.313 ; SDRAM_1_address[3]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.177      ;
; -0.313 ; SDRAM_1_address[5]  ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.177      ;
; -0.313 ; SDRAM_1_address[1]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.177      ;
; -0.313 ; SDRAM_1_address[11] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.177      ;
; -0.313 ; SDRAM_1_address[0]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.177      ;
; -0.275 ; SDRAM_1_address[5]  ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.139      ;
; -0.275 ; SDRAM_1_address[7]  ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.139      ;
; -0.275 ; SDRAM_1_address[1]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.139      ;
; -0.275 ; SDRAM_1_address[11] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.139      ;
; -0.275 ; SDRAM_1_address[9]  ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.139      ;
; -0.274 ; SDRAM_1_address[0]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.138      ;
; -0.273 ; SDRAM_1_address[3]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.137      ;
; -0.259 ; SDRAM_1_address[6]  ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.123      ;
; -0.259 ; SDRAM_1_address[4]  ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.123      ;
; -0.255 ; SDRAM_1_address[6]  ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.119      ;
; -0.255 ; SDRAM_1_address[4]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 1.000        ; -0.143     ; 1.119      ;
+--------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'                                                                       ;
+--------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node         ; Launch Clock  ; Latch Clock                                                                                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.240 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.500        ; 0.723      ; 1.048      ;
; -0.064 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.500        ; 0.863      ; 0.995      ;
; 0.133  ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 1.000        ; 0.723      ; 1.175      ;
; 0.309  ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 1.000        ; 0.863      ; 1.122      ;
+--------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock                                                                                                                                                                ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; -0.106 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 0.307      ;
; 0.163  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 0.576      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                        ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.196  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                             ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.207  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.207  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.207  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.209  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 0.622      ;
; 0.228  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.354      ;
; 0.254  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 0.667      ;
; 0.256  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.382      ;
; 0.260  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.386      ;
; 0.262  ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                            ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                           ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.265  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.582      ;
; 0.265  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.271  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.397      ;
; 0.274  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.399      ;
; 0.289  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.416      ;
; 0.293  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.420      ;
; 0.294  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.298  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.302  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.304  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.619      ;
; 0.305  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.307  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.433      ;
; 0.312  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.438      ;
; 0.318  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                           ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.444      ;
; 0.325  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.451      ;
; 0.326  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.452      ;
; 0.327  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.453      ;
; 0.330  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.456      ;
; 0.332  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.457      ;
; 0.336  ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                            ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.461      ;
; 0.336  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.462      ;
; 0.337  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.463      ;
; 0.339  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.465      ;
; 0.341  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 0.761      ;
; 0.345  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.471      ;
; 0.358  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[11]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.673      ;
; 0.371  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.497      ;
; 0.372  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0]                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.494      ;
; 0.374  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                      ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.500      ;
; 0.379  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.507      ;
; 0.381  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.509      ;
; 0.381  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.509      ;
; 0.398  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.522      ;
; 0.399  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                          ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.525      ;
; 0.399  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.525      ;
; 0.401  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.527      ;
; 0.401  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; -0.500       ; 0.134      ; 0.314      ;
; 0.403  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.529      ;
; 0.405  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                         ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.531      ;
; 0.407  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[13]                                                                                                 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.533      ;
; 0.413  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_cs_n                                                                                                    ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 0.825      ;
; 0.421  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.546      ;
; 0.422  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[53] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[17]                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.549      ;
; 0.422  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.547      ;
; 0.423  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.550      ;
; 0.425  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.550      ;
; 0.431  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.556      ;
; 0.432  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.552      ;
; 0.437  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.563      ;
; 0.440  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                       ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.565      ;
; 0.442  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                     ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.568      ;
; 0.443  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 0.866      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]'                                                                       ;
+-------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node         ; Launch Clock  ; Latch Clock                                                                                                                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.135 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.000        ; 0.909      ; 1.054      ;
; 0.346 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0.000        ; 0.753      ; 1.109      ;
; 0.523 ; byteRW.00_563 ; SDRAM_1_write_n ; byteRW.00_563 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -0.500       ; 0.909      ; 0.942      ;
; 0.721 ; byteRW.01_556 ; SDRAM_1_read_n  ; byteRW.01_556 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -0.500       ; 0.753      ; 0.984      ;
+-------+---------------+-----------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'button_addr'                                                                                ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+
; 0.317 ; SDRAM_1_address[18] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; SDRAM_1_address[14] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; SDRAM_1_address[13] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; SDRAM_1_address[20] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; SDRAM_1_address[12] ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; SDRAM_1_address[17] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; SDRAM_1_address[21] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; SDRAM_1_address[22] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.427      ;
; 0.320 ; SDRAM_1_address[10] ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.428      ;
; 0.320 ; SDRAM_1_address[23] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.428      ;
; 0.321 ; SDRAM_1_address[8]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.429      ;
; 0.321 ; SDRAM_1_address[16] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.429      ;
; 0.322 ; SDRAM_1_address[24] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; SDRAM_1_address[19] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.430      ;
; 0.323 ; SDRAM_1_address[15] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.431      ;
; 0.328 ; SDRAM_1_address[2]  ; SDRAM_1_address[2]  ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.436      ;
; 0.329 ; SDRAM_1_address[6]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.437      ;
; 0.329 ; SDRAM_1_address[3]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.437      ;
; 0.329 ; SDRAM_1_address[4]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.437      ;
; 0.330 ; SDRAM_1_address[5]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.438      ;
; 0.330 ; SDRAM_1_address[9]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.438      ;
; 0.330 ; SDRAM_1_address[11] ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.438      ;
; 0.331 ; SDRAM_1_address[7]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.439      ;
; 0.331 ; SDRAM_1_address[0]  ; SDRAM_1_address[1]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.443      ;
; 0.335 ; SDRAM_1_address[1]  ; SDRAM_1_address[1]  ; button_addr  ; button_addr ; 0.000        ; 0.024      ; 0.443      ;
; 0.435 ; SDRAM_1_address[12] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.057      ; 0.576      ;
; 0.458 ; SDRAM_1_address[11] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.057      ; 0.599      ;
; 0.462 ; SDRAM_1_address[18] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.574      ;
; 0.462 ; SDRAM_1_address[14] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.574      ;
; 0.463 ; SDRAM_1_address[20] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.575      ;
; 0.464 ; SDRAM_1_address[22] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.576      ;
; 0.465 ; SDRAM_1_address[10] ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.577      ;
; 0.466 ; SDRAM_1_address[8]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.578      ;
; 0.466 ; SDRAM_1_address[16] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.578      ;
; 0.472 ; SDRAM_1_address[13] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.584      ;
; 0.473 ; SDRAM_1_address[2]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.585      ;
; 0.473 ; SDRAM_1_address[17] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.585      ;
; 0.473 ; SDRAM_1_address[21] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.585      ;
; 0.474 ; SDRAM_1_address[6]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.586      ;
; 0.474 ; SDRAM_1_address[23] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.586      ;
; 0.474 ; SDRAM_1_address[4]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.586      ;
; 0.475 ; SDRAM_1_address[13] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.587      ;
; 0.476 ; SDRAM_1_address[17] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.588      ;
; 0.476 ; SDRAM_1_address[21] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.588      ;
; 0.476 ; SDRAM_1_address[19] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.588      ;
; 0.477 ; SDRAM_1_address[15] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.589      ;
; 0.479 ; SDRAM_1_address[19] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.591      ;
; 0.480 ; SDRAM_1_address[15] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.592      ;
; 0.483 ; SDRAM_1_address[3]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.595      ;
; 0.483 ; SDRAM_1_address[0]  ; SDRAM_1_address[2]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.595      ;
; 0.484 ; SDRAM_1_address[1]  ; SDRAM_1_address[2]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.596      ;
; 0.484 ; SDRAM_1_address[5]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.596      ;
; 0.484 ; SDRAM_1_address[9]  ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.596      ;
; 0.484 ; SDRAM_1_address[11] ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.596      ;
; 0.485 ; SDRAM_1_address[7]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.597      ;
; 0.486 ; SDRAM_1_address[3]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.598      ;
; 0.486 ; SDRAM_1_address[0]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.598      ;
; 0.487 ; SDRAM_1_address[1]  ; SDRAM_1_address[3]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.599      ;
; 0.487 ; SDRAM_1_address[5]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.599      ;
; 0.487 ; SDRAM_1_address[9]  ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.599      ;
; 0.488 ; SDRAM_1_address[7]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.600      ;
; 0.498 ; SDRAM_1_address[12] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.057      ; 0.639      ;
; 0.501 ; SDRAM_1_address[12] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.057      ; 0.642      ;
; 0.502 ; SDRAM_1_address[10] ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.057      ; 0.643      ;
; 0.521 ; SDRAM_1_address[11] ; SDRAM_1_address[14] ; button_addr  ; button_addr ; 0.000        ; 0.057      ; 0.662      ;
; 0.524 ; SDRAM_1_address[9]  ; SDRAM_1_address[13] ; button_addr  ; button_addr ; 0.000        ; 0.057      ; 0.665      ;
; 0.524 ; SDRAM_1_address[11] ; SDRAM_1_address[15] ; button_addr  ; button_addr ; 0.000        ; 0.057      ; 0.665      ;
; 0.525 ; SDRAM_1_address[18] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.637      ;
; 0.525 ; SDRAM_1_address[14] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.637      ;
; 0.526 ; SDRAM_1_address[20] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.638      ;
; 0.527 ; SDRAM_1_address[22] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.639      ;
; 0.528 ; SDRAM_1_address[10] ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.640      ;
; 0.528 ; SDRAM_1_address[18] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.640      ;
; 0.528 ; SDRAM_1_address[14] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.640      ;
; 0.529 ; SDRAM_1_address[8]  ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.641      ;
; 0.529 ; SDRAM_1_address[16] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.641      ;
; 0.529 ; SDRAM_1_address[20] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.641      ;
; 0.532 ; SDRAM_1_address[8]  ; SDRAM_1_address[11] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.644      ;
; 0.532 ; SDRAM_1_address[16] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.644      ;
; 0.536 ; SDRAM_1_address[2]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.648      ;
; 0.537 ; SDRAM_1_address[6]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.649      ;
; 0.537 ; SDRAM_1_address[4]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.649      ;
; 0.538 ; SDRAM_1_address[13] ; SDRAM_1_address[16] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.650      ;
; 0.539 ; SDRAM_1_address[2]  ; SDRAM_1_address[5]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.651      ;
; 0.539 ; SDRAM_1_address[17] ; SDRAM_1_address[20] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.651      ;
; 0.539 ; SDRAM_1_address[21] ; SDRAM_1_address[24] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.651      ;
; 0.540 ; SDRAM_1_address[6]  ; SDRAM_1_address[9]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.652      ;
; 0.540 ; SDRAM_1_address[4]  ; SDRAM_1_address[7]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.652      ;
; 0.541 ; SDRAM_1_address[13] ; SDRAM_1_address[17] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.653      ;
; 0.542 ; SDRAM_1_address[17] ; SDRAM_1_address[21] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.654      ;
; 0.542 ; SDRAM_1_address[19] ; SDRAM_1_address[22] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.654      ;
; 0.543 ; SDRAM_1_address[15] ; SDRAM_1_address[18] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.655      ;
; 0.545 ; SDRAM_1_address[19] ; SDRAM_1_address[23] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.657      ;
; 0.546 ; SDRAM_1_address[15] ; SDRAM_1_address[19] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.658      ;
; 0.549 ; SDRAM_1_address[3]  ; SDRAM_1_address[6]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.661      ;
; 0.549 ; SDRAM_1_address[0]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.661      ;
; 0.550 ; SDRAM_1_address[1]  ; SDRAM_1_address[4]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.662      ;
; 0.550 ; SDRAM_1_address[5]  ; SDRAM_1_address[8]  ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.662      ;
; 0.550 ; SDRAM_1_address[9]  ; SDRAM_1_address[12] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.662      ;
; 0.551 ; SDRAM_1_address[7]  ; SDRAM_1_address[10] ; button_addr  ; button_addr ; 0.000        ; 0.028      ; 0.663      ;
+-------+---------------------+---------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'byteRW.01_556'                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node         ; Launch Clock                                                                   ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+
; 0.500 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; 0.000        ; 0.534      ; 1.054      ;
; 0.552 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; dataRead[5]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.564      ; 2.696      ;
; 0.615 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; dataRead[6]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.407      ; 2.602      ;
; 0.644 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; dataRead[15]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.374      ; 2.598      ;
; 0.646 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; dataRead[4]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.563      ; 2.789      ;
; 0.695 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; dataRead[1]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.409      ; 2.684      ;
; 0.698 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; dataRead[0]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.440      ; 2.718      ;
; 0.706 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; dataRead[2]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.474      ; 2.760      ;
; 0.720 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; dataRead[13]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.387      ; 2.687      ;
; 0.731 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; dataRead[14]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.397      ; 2.708      ;
; 0.736 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; dataRead[8]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.367      ; 2.683      ;
; 0.768 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; dataRead[3]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.362      ; 2.710      ;
; 0.773 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; dataRead[9]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.360      ; 2.713      ;
; 0.792 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; dataRead[12]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.376      ; 2.748      ;
; 0.813 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; dataRead[11]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.369      ; 2.762      ;
; 0.839 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; dataRead[10]    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.378      ; 2.797      ;
; 0.861 ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; dataRead[7]     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; byteRW.01_556 ; -0.500       ; 2.371      ; 2.812      ;
; 0.888 ; byteRW.00_563                                                            ; SDRAM_1_write_n ; byteRW.00_563                                                                  ; byteRW.01_556 ; -0.500       ; 0.534      ; 0.942      ;
+-------+--------------------------------------------------------------------------+-----------------+--------------------------------------------------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 17.751 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_21                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 2.058      ;
; 17.974 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_17                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 1.855      ;
; 17.987 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_19                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 1.851      ;
; 17.987 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_20                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 1.851      ;
; 17.987 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_23                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 1.847      ;
; 18.106 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.762      ;
; 18.180 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_16                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 1.661      ;
; 18.180 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_22                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 1.661      ;
; 18.193 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 1.675      ;
; 18.207 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.652      ;
; 18.207 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 1.652      ;
; 18.211 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_18                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 1.635      ;
; 18.215 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 1.649      ;
; 18.215 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 1.649      ;
; 18.216 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 1.658      ;
; 18.321 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 1.575      ;
; 18.321 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 1.575      ;
; 18.323 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 1.517      ;
; 18.398 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 1.442      ;
; 18.398 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 1.442      ;
; 18.399 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 1.455      ;
; 18.399 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 1.455      ;
; 18.401 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.397      ;
; 18.413 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_25                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 1.463      ;
; 18.413 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_26                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 1.463      ;
; 18.413 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_27                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 1.463      ;
; 18.422 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 1.454      ;
; 18.422 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_28                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 1.454      ;
; 18.422 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_30                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 1.454      ;
; 18.485 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.348      ;
; 18.500 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 1.334      ;
; 18.507 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.340      ;
; 18.524 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 1.371      ;
; 18.541 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 1.352      ;
; 18.555 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.278      ;
; 18.555 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.278      ;
; 18.583 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 1.257      ;
; 18.585 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 1.199      ;
; 18.635 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 1.240      ;
; 18.635 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 1.240      ;
; 18.635 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 1.240      ;
; 18.637 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 1.182      ;
; 18.637 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 1.182      ;
; 18.637 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 1.182      ;
; 18.641 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 1.254      ;
; 18.642 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_29                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 1.231      ;
; 18.643 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_31                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 1.226      ;
; 18.649 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 1.296      ;
; 18.660 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 1.285      ;
; 18.660 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 1.285      ;
; 18.660 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 1.285      ;
; 18.660 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 1.285      ;
; 18.660 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 1.285      ;
; 18.660 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|wr_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 1.285      ;
; 18.684 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 1.136      ;
; 18.690 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.262      ;
; 18.690 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.262      ;
; 18.690 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.262      ;
; 18.690 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.262      ;
; 18.690 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.262      ;
; 18.711 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.034     ; 1.242      ;
; 18.728 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 1.159      ;
; 18.728 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 1.159      ;
; 18.730 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.101      ;
; 18.730 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 1.101      ;
; 18.736 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 1.119      ;
; 18.736 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 1.119      ;
; 18.736 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 1.119      ;
; 18.736 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 1.119      ;
; 18.746 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 1.139      ;
; 18.746 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 1.139      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.747 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.029     ; 1.211      ;
; 18.748 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.081      ;
; 18.748 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 1.081      ;
; 18.752 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 1.129      ;
; 18.752 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 1.129      ;
; 18.753 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 1.131      ;
; 18.754 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.071      ;
; 18.754 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 1.071      ;
; 18.755 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 1.073      ;
; 18.779 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 1.178      ;
; 18.791 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 1.063      ;
; 18.793 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.005      ;
; 18.803 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.149      ;
; 18.803 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.149      ;
; 18.803 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.149      ;
; 18.803 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.149      ;
; 18.803 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 1.149      ;
; 18.803 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.147      ;
; 18.803 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.147      ;
; 18.803 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 1.147      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                                                     ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.618 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.003      ; 0.685      ;
; 0.619 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.688      ;
; 0.648 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.780      ;
; 0.648 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.780      ;
; 0.648 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.780      ;
; 0.648 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.780      ;
; 0.648 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.780      ;
; 0.648 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.780      ;
; 0.714 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.850      ;
; 0.714 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.850      ;
; 0.714 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.850      ;
; 0.714 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.850      ;
; 0.732 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.867      ;
; 0.732 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.867      ;
; 0.732 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.867      ;
; 0.739 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.808      ;
; 0.764 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.014     ; 0.814      ;
; 0.780 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.765      ;
; 0.785 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.025     ; 0.824      ;
; 0.799 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.870      ;
; 0.800 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                          ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.926      ;
; 0.800 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.926      ;
; 0.800 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.926      ;
; 0.800 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.926      ;
; 0.804 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.003      ; 0.871      ;
; 0.804 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.003      ; 0.871      ;
; 0.807 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 0.879      ;
; 0.807 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.008      ; 0.879      ;
; 0.819 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 0.893      ;
; 0.819 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.010      ; 0.893      ;
; 0.824 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.960      ;
; 0.824 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.960      ;
; 0.824 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.960      ;
; 0.824 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.960      ;
; 0.836 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.975      ;
; 0.836 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.975      ;
; 0.836 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.975      ;
; 0.836 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.975      ;
; 0.837 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.969      ;
; 0.837 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.969      ;
; 0.837 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.969      ;
; 0.837 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.969      ;
; 0.837 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.969      ;
; 0.845 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.975      ;
; 0.845 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.975      ;
; 0.845 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.975      ;
; 0.845 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.975      ;
; 0.845 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.975      ;
; 0.845 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.975      ;
; 0.845 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.975      ;
; 0.845 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.975      ;
; 0.847 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.847 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.847 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.847 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.847 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.847 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.847 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.847 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.847 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.977      ;
; 0.859 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                         ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.996      ;
; 0.885 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 0.937      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                             ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.886 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                            ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.024      ;
; 0.906 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.017     ; 0.947      ;
; 0.915 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 0.976      ;
; 0.915 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 0.976      ;
; 0.915 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 0.976      ;
; 0.915 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_24                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.003     ; 0.976      ;
; 0.920 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.015      ; 0.993      ;
; 0.925 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.994      ;
; 0.925 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.994      ;
; 0.926 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.062     ; 0.894      ;
; 0.927 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|rd_address ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.060      ;
; 0.928 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.002      ;
; 0.928 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.002      ;
; 0.936 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.068      ;
; 0.936 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                       ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.068      ;
; 0.936 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.068      ;
; 0.936 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.068      ;
; 0.936 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.068      ;
; 0.940 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.016      ;
; 0.940 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                      ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 1.016      ;
; 0.947 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.073     ; 0.904      ;
; 0.961 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.041     ; 0.950      ;
; 0.966 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.951      ;
; 0.966 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                    ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.045     ; 0.951      ;
; 0.967 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.039     ; 0.992      ;
; 0.969 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 0.959      ;
; 0.969 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                     ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 0.959      ;
; 0.970 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.095      ;
; 0.970 ; sdram:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                        ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.095      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                                                                                                        ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                                                             ; -6.313   ; -0.290 ; 15.964   ; 0.618   ; -3.000              ;
;  button_addr                                                                                                                                                                 ; -2.336   ; 0.317  ; N/A      ; N/A     ; -3.000              ;
;  byteRW.00_563                                                                                                                                                               ; N/A      ; N/A    ; N/A      ; N/A     ; 0.383               ;
;  byteRW.01_556                                                                                                                                                               ; -2.831   ; 0.500  ; N/A      ; N/A     ; 0.330               ;
;  clk_50mhz                                                                                                                                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 9.574               ;
;  sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -1.048   ; 0.135  ; N/A      ; N/A     ; 0.382               ;
;  u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; -6.313   ; -0.290 ; 15.964   ; 0.618   ; 9.687               ;
; Design-wide TNS                                                                                                                                                              ; -854.662 ; -0.29  ; 0.0      ; 0.0     ; -42.981             ;
;  button_addr                                                                                                                                                                 ; -36.264  ; 0.000  ; N/A      ; N/A     ; -42.981             ;
;  byteRW.00_563                                                                                                                                                               ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  byteRW.01_556                                                                                                                                                               ; -41.934  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_50mhz                                                                                                                                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; -1.837   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; -774.924 ; -0.290 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dqm[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dqm[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_clk_clk  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_addr[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_addr[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_addr[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_addr[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_addr[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_addr[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_addr[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_addr[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_dq[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_dq[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_dq[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_addr             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_read             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button_write            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw_data[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dqm[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dqm[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_clk_clk  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led_addr[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_addr[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_addr[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_addr[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_addr[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_addr[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_addr[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_addr[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dqm[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dqm[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_clk_clk  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led_addr[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dqm[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dqm[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_clk_clk  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led_addr[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_addr[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_dq[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                  ; To Clock                                                                                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; button_addr                                                                                                                                                                 ; button_addr                                                                                                                                                                 ; 0        ; 0        ; 0        ; 325      ;
; byteRW.00_563                                                                                                                                                               ; byteRW.01_556                                                                                                                                                               ; 0        ; 0        ; 1        ; 1        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; byteRW.01_556                                                                                                                                                               ; 0        ; 0        ; 16       ; 0        ;
; byteRW.00_563                                                                                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0        ; 0        ; 1        ; 1        ;
; byteRW.01_556                                                                                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0        ; 0        ; 1        ; 1        ;
; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 0        ; 50       ; 0        ; 0        ;
; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 0        ; 32       ; 0        ; 0        ;
; byteRW.01_556                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 0        ; 89       ; 0        ; 0        ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 294      ; 470      ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 11985    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                  ; To Clock                                                                                                                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; button_addr                                                                                                                                                                 ; button_addr                                                                                                                                                                 ; 0        ; 0        ; 0        ; 325      ;
; byteRW.00_563                                                                                                                                                               ; byteRW.01_556                                                                                                                                                               ; 0        ; 0        ; 1        ; 1        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; byteRW.01_556                                                                                                                                                               ; 0        ; 0        ; 16       ; 0        ;
; byteRW.00_563                                                                                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0        ; 0        ; 1        ; 1        ;
; byteRW.01_556                                                                                                                                                               ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; 0        ; 0        ; 1        ; 1        ;
; button_addr                                                                                                                                                                 ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 0        ; 50       ; 0        ; 0        ;
; byteRW.00_563                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 0        ; 32       ; 0        ; 0        ;
; byteRW.01_556                                                                                                                                                               ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 0        ; 89       ; 0        ; 0        ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 294      ; 470      ; 0        ; 0        ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; 11985    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 154      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 154      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 63    ; 63   ;
; Unconstrained Output Ports      ; 76    ; 76   ;
; Unconstrained Output Port Paths ; 92    ; 92   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                                                      ; Clock                                                                                                                                                                       ; Type      ; Status      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; button_addr                                                                                                                                                                 ; button_addr                                                                                                                                                                 ; Base      ; Constrained ;
; byteRW.00_563                                                                                                                                                               ; byteRW.00_563                                                                                                                                                               ; Base      ; Constrained ;
; byteRW.01_556                                                                                                                                                               ; byteRW.01_556                                                                                                                                                               ; Base      ; Constrained ;
; clk_50mhz                                                                                                                                                                   ; clk_50mhz                                                                                                                                                                   ; Base      ; Constrained ;
; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] ; Base      ; Constrained ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]                                                                                              ; Generated ; Constrained ;
; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]                                                                                              ; u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]                                                                                              ; Generated ; Constrained ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; SDRAM_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_read  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_write ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SDRAM_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_clk_clk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; SDRAM_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_read  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button_write ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sw_data[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SDRAM_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_clk_clk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_dq[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[10]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[11]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[12]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[13]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[14]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[15]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_addr[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 22 11:01:22 2024
Info: Command: quartus_sta sdramControl -c sdramControl
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'sdram/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50mhz clk_50mhz
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]} {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0]
    Info (332105): create_clock -period 1.000 -name byteRW.00_563 byteRW.00_563
    Info (332105): create_clock -period 1.000 -name button_addr button_addr
    Info (332105): create_clock -period 1.000 -name byteRW.01_556 byteRW.01_556
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.313            -774.924 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    -2.831             -41.637 byteRW.01_556 
    Info (332119):    -2.336             -36.264 button_addr 
    Info (332119):    -1.048              -1.837 sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] 
Info (332146): Worst-case hold slack is -0.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.196              -0.196 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.170               0.000 sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] 
    Info (332119):     0.694               0.000 button_addr 
    Info (332119):     0.892               0.000 byteRW.01_556 
Info (332146): Worst-case recovery slack is 15.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.964               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.308               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.563 button_addr 
    Info (332119):     0.418               0.000 sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] 
    Info (332119):     0.455               0.000 byteRW.00_563 
    Info (332119):     0.456               0.000 byteRW.01_556 
    Info (332119):     9.701               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 clk_50mhz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.572
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.572            -664.086 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    -2.819             -41.934 byteRW.01_556 
    Info (332119):    -1.973             -29.683 button_addr 
    Info (332119):    -0.955              -1.713 sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] 
Info (332146): Worst-case hold slack is -0.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.290              -0.290 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.148               0.000 sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] 
    Info (332119):     0.633               0.000 button_addr 
    Info (332119):     0.800               0.000 byteRW.01_556 
Info (332146): Worst-case recovery slack is 16.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.267               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.203               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.125 button_addr 
    Info (332119):     0.380               0.000 byteRW.01_556 
    Info (332119):     0.383               0.000 byteRW.00_563 
    Info (332119):     0.463               0.000 sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] 
    Info (332119):     9.687               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 clk_50mhz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.508
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.508            -385.728 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    -1.218             -17.087 byteRW.01_556 
    Info (332119):    -0.663              -6.312 button_addr 
    Info (332119):    -0.240              -0.304 sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] 
Info (332146): Worst-case hold slack is -0.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.106              -0.106 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.135               0.000 sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] 
    Info (332119):     0.317               0.000 button_addr 
    Info (332119):     0.500               0.000 byteRW.01_556 
Info (332146): Worst-case recovery slack is 17.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.751               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.618               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -42.981 button_addr 
    Info (332119):     0.330               0.000 byteRW.01_556 
    Info (332119):     0.382               0.000 sdram:u0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[0] 
    Info (332119):     0.389               0.000 byteRW.00_563 
    Info (332119):     9.574               0.000 clk_50mhz 
    Info (332119):     9.780               0.000 u0|sys_sdram_pll_0|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Tue Oct 22 11:01:25 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


