A single Cycle, 8-Bit RISC5 CPU System Verilog implementation 
