// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bound,
        trunc_ln17,
        I_address0,
        I_ce0,
        I_q0,
        I_address1,
        I_ce1,
        I_q1,
        X_address0,
        X_ce0,
        X_we0,
        X_d0,
        X_address1,
        X_ce1,
        X_we1,
        X_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] bound;
input  [6:0] trunc_ln17;
output  [11:0] I_address0;
output   I_ce0;
input  [31:0] I_q0;
output  [11:0] I_address1;
output   I_ce1;
input  [31:0] I_q1;
output  [11:0] X_address0;
output   X_ce0;
output   X_we0;
output  [31:0] X_d0;
output  [11:0] X_address1;
output   X_ce1;
output   X_we1;
output  [31:0] X_d1;

reg ap_idle;
reg[11:0] I_address0;
reg I_ce0;
reg[11:0] I_address1;
reg I_ce1;
reg[11:0] X_address0;
reg X_ce0;
reg X_we0;
reg[31:0] X_d0;
reg[11:0] X_address1;
reg X_ce1;
reg X_we1;
reg[31:0] X_d1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln1027_fu_411_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [4:0] w_address0;
reg    w_ce0;
wire   [15:0] w_q0;
wire   [4:0] w_address1;
reg    w_ce1;
wire   [15:0] w_q1;
reg   [4:0] w_10_address0;
reg    w_10_ce0;
wire   [15:0] w_10_q0;
wire   [4:0] w_10_address1;
reg    w_10_ce1;
wire   [15:0] w_10_q1;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] add40_fu_405_p2;
reg   [5:0] add40_reg_903;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln1027_reg_908;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter1_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter2_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter3_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter4_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter5_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter6_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter7_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter8_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter9_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter10_reg;
reg   [0:0] icmp_ln1027_reg_908_pp0_iter11_reg;
wire   [0:0] icmp_ln1027_10_fu_477_p2;
reg   [0:0] icmp_ln1027_10_reg_912;
wire   [31:0] select_ln1027_20_fu_482_p3;
reg   [31:0] select_ln1027_20_reg_919;
wire   [0:0] trunc_ln1027_32_fu_490_p1;
reg   [0:0] trunc_ln1027_32_reg_924;
wire   [5:0] add40_mid1_fu_502_p2;
reg   [5:0] add40_mid1_reg_929;
wire   [31:0] select_ln1027_19_fu_563_p3;
reg   [31:0] select_ln1027_19_reg_934;
wire   [5:0] select_ln1027_21_fu_570_p3;
reg   [5:0] select_ln1027_21_reg_939;
wire   [5:0] add_ln1027_4_fu_575_p2;
reg   [5:0] add_ln1027_4_reg_944;
wire   [0:0] xor_ln28_fu_593_p2;
reg   [0:0] xor_ln28_reg_949;
wire   [11:0] add_ln29_fu_598_p2;
reg   [11:0] add_ln29_reg_954;
wire   [11:0] add_ln30_fu_604_p2;
reg   [11:0] add_ln30_reg_960;
wire   [63:0] zext_ln388_fu_701_p1;
reg   [63:0] zext_ln388_reg_986;
reg   [63:0] zext_ln388_reg_986_pp0_iter2_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter3_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter4_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter5_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter6_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter7_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter8_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter9_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter10_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter11_reg;
reg   [63:0] zext_ln388_reg_986_pp0_iter12_reg;
wire   [11:0] add_ln328_fu_706_p2;
reg   [11:0] add_ln328_reg_996;
reg   [11:0] add_ln328_reg_996_pp0_iter2_reg;
reg   [11:0] add_ln328_reg_996_pp0_iter3_reg;
reg   [11:0] add_ln328_reg_996_pp0_iter4_reg;
reg   [11:0] add_ln328_reg_996_pp0_iter5_reg;
wire   [63:0] zext_ln388_13_fu_716_p1;
reg   [63:0] zext_ln388_13_reg_1001;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter2_reg;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter3_reg;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter4_reg;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter5_reg;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter6_reg;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter7_reg;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter8_reg;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter9_reg;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter10_reg;
reg   [63:0] zext_ln388_13_reg_1001_pp0_iter11_reg;
wire   [11:0] add_ln388_10_fu_721_p2;
reg   [11:0] add_ln388_10_reg_1011;
reg   [15:0] w_load_reg_1016;
reg   [15:0] w_10_load_reg_1022;
reg   [15:0] w2_M_real_reg_1028;
reg   [15:0] w2_M_imag_reg_1034;
wire   [15:0] p_r_M_real_fu_735_p1;
reg   [15:0] p_r_M_real_reg_1050;
wire   [15:0] p_r_M_imag_fu_739_p1;
reg   [15:0] p_r_M_imag_reg_1056;
wire   [63:0] zext_ln388_14_fu_743_p1;
reg   [63:0] zext_ln388_14_reg_1062;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter3_reg;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter4_reg;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter5_reg;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter6_reg;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter7_reg;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter8_reg;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter9_reg;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter10_reg;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter11_reg;
reg   [63:0] zext_ln388_14_reg_1062_pp0_iter12_reg;
wire   [15:0] p_r_M_real_97_fu_751_p1;
reg   [15:0] p_r_M_real_97_reg_1072;
wire   [15:0] p_r_M_imag_107_fu_755_p1;
reg   [15:0] p_r_M_imag_107_reg_1078;
reg   [15:0] w12_M_real_reg_1084;
reg   [15:0] w12_M_imag_reg_1090;
wire   [15:0] p_r_M_real_99_fu_763_p1;
reg   [15:0] p_r_M_real_99_reg_1096;
wire   [15:0] p_r_M_imag_109_fu_767_p1;
reg   [15:0] p_r_M_imag_109_reg_1102;
wire   [15:0] grp_fu_314_p2;
reg   [15:0] mul_i_i_reg_1108;
wire   [15:0] grp_fu_318_p2;
reg   [15:0] mul3_i_i_reg_1113;
wire   [15:0] grp_fu_322_p2;
reg   [15:0] mul6_i_i_reg_1118;
wire   [15:0] grp_fu_326_p2;
reg   [15:0] mul9_i_i_reg_1123;
wire   [15:0] grp_fu_330_p2;
reg   [15:0] mul_i_i9_reg_1128;
wire   [15:0] grp_fu_334_p2;
reg   [15:0] mul3_i_i9_reg_1133;
reg   [15:0] mul6_i_i9_reg_1138;
reg   [15:0] mul9_i_i9_reg_1143;
reg   [15:0] mul_i_i1_reg_1148;
reg   [15:0] mul3_i_i1_reg_1153;
reg   [15:0] mul6_i_i1_reg_1158;
reg   [15:0] mul9_i_i1_reg_1163;
wire   [63:0] zext_ln328_fu_771_p1;
reg   [63:0] zext_ln328_reg_1168;
reg   [63:0] zext_ln328_reg_1168_pp0_iter7_reg;
reg   [63:0] zext_ln328_reg_1168_pp0_iter8_reg;
reg   [63:0] zext_ln328_reg_1168_pp0_iter9_reg;
reg   [63:0] zext_ln328_reg_1168_pp0_iter10_reg;
reg   [63:0] zext_ln328_reg_1168_pp0_iter11_reg;
reg   [63:0] zext_ln328_reg_1168_pp0_iter12_reg;
wire   [15:0] grp_fu_286_p2;
reg   [15:0] p_r_reg_1178;
wire   [15:0] grp_fu_258_p2;
reg   [15:0] p_r_M_imag_113_reg_1184;
wire   [15:0] grp_fu_290_p2;
reg   [15:0] p_r_11_reg_1190;
wire   [15:0] p_r_M_real_101_fu_779_p1;
reg   [15:0] p_r_M_real_101_reg_1196;
wire   [15:0] p_r_M_imag_111_fu_783_p1;
reg   [15:0] p_r_M_imag_111_reg_1202;
reg   [15:0] p_r_M_imag_123_reg_1208;
reg   [15:0] p_r_12_reg_1214;
wire   [15:0] grp_fu_262_p2;
reg   [15:0] p_r_M_imag_124_reg_1220;
wire   [15:0] grp_fu_266_p2;
reg   [15:0] p_r_M_real_110_reg_1226;
reg   [15:0] p_r_M_real_108_reg_1232;
reg   [15:0] p_r_M_real_108_reg_1232_pp0_iter10_reg;
reg   [15:0] p_r_M_imag_120_reg_1238;
reg   [15:0] p_r_M_real_113_reg_1244;
wire   [15:0] grp_fu_270_p2;
reg   [15:0] p_r_M_imag_125_reg_1250;
wire   [15:0] grp_fu_294_p2;
reg   [15:0] p_r_M_imag_118_reg_1256;
wire   [15:0] grp_fu_298_p2;
reg   [15:0] p_r_M_real_114_reg_1262;
wire   [15:0] grp_fu_302_p2;
reg   [15:0] p_r_M_imag_126_reg_1268;
wire   [31:0] add3_i_i290_partset_fu_795_p3;
reg   [31:0] add3_i_i290_partset_reg_1274;
wire   [31:0] add3_i_i294_partset_fu_811_p3;
reg   [31:0] add3_i_i294_partset_reg_1279;
wire   [31:0] sub3_i_i298_partset_fu_827_p3;
reg   [31:0] sub3_i_i298_partset_reg_1284;
wire   [31:0] sub3_i_i302_partset_fu_843_p3;
reg   [31:0] sub3_i_i302_partset_reg_1289;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln1027_fu_686_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln27_fu_691_p1;
wire   [63:0] zext_ln28_fu_726_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] k2_fu_74;
wire   [6:0] k2_7_fu_522_p3;
wire    ap_loop_init;
reg   [31:0] j2_fu_78;
wire   [31:0] j2_13_fu_646_p3;
reg   [31:0] m2_fu_82;
wire   [31:0] m2_10_fu_654_p3;
reg   [31:0] j1_fu_86;
reg   [31:0] m1_fu_90;
wire   [31:0] select_ln1027_22_fu_508_p3;
reg   [13:0] indvar_flatten_fu_94;
wire   [13:0] add_ln1027_fu_416_p2;
reg   [15:0] grp_fu_258_p0;
reg   [15:0] grp_fu_258_p1;
reg   [15:0] grp_fu_262_p0;
reg   [15:0] grp_fu_262_p1;
reg   [15:0] grp_fu_266_p0;
reg   [15:0] grp_fu_266_p1;
reg   [15:0] grp_fu_270_p0;
reg   [15:0] grp_fu_270_p1;
reg   [15:0] grp_fu_286_p0;
reg   [15:0] grp_fu_286_p1;
reg   [15:0] grp_fu_290_p0;
reg   [15:0] grp_fu_290_p1;
reg   [15:0] grp_fu_294_p0;
reg   [15:0] grp_fu_294_p1;
reg   [15:0] grp_fu_298_p0;
reg   [15:0] grp_fu_298_p1;
reg   [15:0] grp_fu_314_p0;
reg   [15:0] grp_fu_314_p1;
reg   [15:0] grp_fu_318_p0;
reg   [15:0] grp_fu_318_p1;
reg   [15:0] grp_fu_322_p0;
reg   [15:0] grp_fu_322_p1;
reg   [15:0] grp_fu_326_p0;
reg   [15:0] grp_fu_326_p1;
reg   [15:0] grp_fu_330_p0;
reg   [15:0] grp_fu_330_p1;
reg   [15:0] grp_fu_334_p0;
reg   [15:0] grp_fu_334_p1;
wire   [5:0] trunc_ln1027_31_fu_401_p1;
wire   [5:0] trunc_ln1027_fu_397_p1;
wire   [0:0] icmp_ln54_fu_431_p2;
wire   [31:0] add_ln57_fu_437_p2;
wire   [0:0] icmp_ln50_fu_425_p2;
wire   [0:0] or_ln50_fu_455_p2;
wire   [31:0] zext_ln50_fu_451_p1;
wire   [31:0] m1_17_fu_443_p3;
wire   [31:0] j1_24_fu_461_p3;
wire   [31:0] m1_18_fu_469_p3;
wire   [5:0] trunc_ln1027_34_fu_498_p1;
wire   [5:0] trunc_ln1027_33_fu_494_p1;
wire   [6:0] add_ln22_fu_516_p2;
wire   [31:0] select_ln1027_fu_556_p3;
wire   [0:0] trunc_ln1027_37_fu_589_p1;
wire   [11:0] trunc_ln1027_36_fu_585_p1;
wire   [11:0] trunc_ln1027_35_fu_581_p1;
wire   [0:0] icmp_ln44_fu_616_p2;
wire   [31:0] add_ln47_fu_622_p2;
wire   [0:0] icmp_ln40_fu_610_p2;
wire   [0:0] or_ln40_fu_640_p2;
wire   [31:0] zext_ln40_fu_636_p1;
wire   [31:0] m2_9_fu_628_p3;
wire   [11:0] tmp_fu_672_p3;
wire   [11:0] add_ln388_fu_696_p2;
wire   [11:0] tmp_s_fu_679_p3;
wire   [11:0] add_ln388_9_fu_711_p2;
wire   [15:0] trunc_ln388_fu_731_p1;
wire   [15:0] grp_fu_338_p4;
wire   [15:0] trunc_ln388_15_fu_747_p1;
wire   [15:0] grp_fu_348_p4;
wire   [15:0] trunc_ln388_16_fu_759_p1;
wire   [15:0] trunc_ln328_fu_775_p1;
wire   [15:0] grp_fu_274_p2;
wire   [15:0] bitcast_ln36_5_fu_791_p1;
wire   [15:0] bitcast_ln36_fu_787_p1;
wire   [15:0] grp_fu_278_p2;
wire   [15:0] grp_fu_282_p2;
wire   [15:0] bitcast_ln37_5_fu_807_p1;
wire   [15:0] bitcast_ln37_fu_803_p1;
wire   [15:0] bitcast_ln38_5_fu_823_p1;
wire   [15:0] bitcast_ln38_fu_819_p1;
wire   [15:0] grp_fu_306_p2;
wire   [15:0] grp_fu_310_p2;
wire   [15:0] bitcast_ln39_5_fu_839_p1;
wire   [15:0] bitcast_ln39_fu_835_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter12_stage0;
reg    ap_idle_pp0_0to11;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to13;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
w_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_address0),
    .ce0(w_ce0),
    .q0(w_q0),
    .address1(w_address1),
    .ce1(w_ce1),
    .q1(w_q1)
);

IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
w_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_10_address0),
    .ce0(w_10_ce0),
    .q0(w_10_q0),
    .address1(w_10_address1),
    .ce1(w_10_ce1),
    .q1(w_10_q1)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_258_p0),
    .din1(grp_fu_258_p1),
    .ce(1'b1),
    .dout(grp_fu_258_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_262_p0),
    .din1(grp_fu_262_p1),
    .ce(1'b1),
    .dout(grp_fu_262_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_266_p0),
    .din1(grp_fu_266_p1),
    .ce(1'b1),
    .dout(grp_fu_266_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_270_p0),
    .din1(grp_fu_270_p1),
    .ce(1'b1),
    .dout(grp_fu_270_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_120_reg_1238),
    .din1(p_r_M_imag_125_reg_1250),
    .ce(1'b1),
    .dout(grp_fu_274_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_108_reg_1232),
    .din1(p_r_M_real_114_reg_1262),
    .ce(1'b1),
    .dout(grp_fu_278_p2)
);

IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_5_full_dsp_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_118_reg_1256),
    .din1(p_r_M_imag_126_reg_1268),
    .ce(1'b1),
    .dout(grp_fu_282_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_286_p0),
    .din1(grp_fu_286_p1),
    .ce(1'b1),
    .dout(grp_fu_286_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_290_p0),
    .din1(grp_fu_290_p1),
    .ce(1'b1),
    .dout(grp_fu_290_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_294_p0),
    .din1(grp_fu_294_p1),
    .ce(1'b1),
    .dout(grp_fu_294_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_298_p0),
    .din1(grp_fu_298_p1),
    .ce(1'b1),
    .dout(grp_fu_298_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_113_reg_1184),
    .din1(p_r_M_imag_124_reg_1220),
    .ce(1'b1),
    .dout(grp_fu_302_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_108_reg_1232_pp0_iter10_reg),
    .din1(p_r_M_real_114_reg_1262),
    .ce(1'b1),
    .dout(grp_fu_306_p2)
);

IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hsub_16ns_16ns_16_5_full_dsp_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_118_reg_1256),
    .din1(p_r_M_imag_126_reg_1268),
    .ce(1'b1),
    .dout(grp_fu_310_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_314_p0),
    .din1(grp_fu_314_p1),
    .ce(1'b1),
    .dout(grp_fu_314_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_318_p0),
    .din1(grp_fu_318_p1),
    .ce(1'b1),
    .dout(grp_fu_318_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_322_p0),
    .din1(grp_fu_322_p1),
    .ce(1'b1),
    .dout(grp_fu_322_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_326_p0),
    .din1(grp_fu_326_p1),
    .ce(1'b1),
    .dout(grp_fu_326_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_330_p0),
    .din1(grp_fu_330_p1),
    .ce(1'b1),
    .dout(grp_fu_330_p2)
);

IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hmul_16ns_16ns_16_4_max_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_334_p0),
    .din1(grp_fu_334_p1),
    .ce(1'b1),
    .dout(grp_fu_334_p2)
);

IFFT_AP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_fu_94 <= 14'd0;
    end else if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten_fu_94 <= add_ln1027_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j1_fu_86 <= 32'd0;
    end else if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j1_fu_86 <= select_ln1027_20_fu_482_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j2_fu_78 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_908 == 1'd0))) begin
            j2_fu_78 <= j2_13_fu_646_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k2_fu_74 <= 7'd0;
    end else if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        k2_fu_74 <= k2_7_fu_522_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m1_fu_90 <= 32'd0;
    end else if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m1_fu_90 <= select_ln1027_22_fu_508_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            m2_fu_82 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1027_reg_908 == 1'd0))) begin
            m2_fu_82 <= m2_10_fu_654_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add3_i_i290_partset_reg_1274 <= add3_i_i290_partset_fu_795_p3;
        add3_i_i294_partset_reg_1279 <= add3_i_i294_partset_fu_811_p3;
        p_r_M_imag_107_reg_1078 <= p_r_M_imag_107_fu_755_p1;
        p_r_M_imag_reg_1056 <= p_r_M_imag_fu_739_p1;
        p_r_M_real_108_reg_1232_pp0_iter10_reg <= p_r_M_real_108_reg_1232;
        p_r_M_real_97_reg_1072 <= p_r_M_real_97_fu_751_p1;
        p_r_M_real_reg_1050 <= p_r_M_real_fu_735_p1;
        sub3_i_i298_partset_reg_1284 <= sub3_i_i298_partset_fu_827_p3;
        zext_ln328_reg_1168[11 : 0] <= zext_ln328_fu_771_p1[11 : 0];
        zext_ln328_reg_1168_pp0_iter10_reg[11 : 0] <= zext_ln328_reg_1168_pp0_iter9_reg[11 : 0];
        zext_ln328_reg_1168_pp0_iter11_reg[11 : 0] <= zext_ln328_reg_1168_pp0_iter10_reg[11 : 0];
        zext_ln328_reg_1168_pp0_iter12_reg[11 : 0] <= zext_ln328_reg_1168_pp0_iter11_reg[11 : 0];
        zext_ln328_reg_1168_pp0_iter7_reg[11 : 0] <= zext_ln328_reg_1168[11 : 0];
        zext_ln328_reg_1168_pp0_iter8_reg[11 : 0] <= zext_ln328_reg_1168_pp0_iter7_reg[11 : 0];
        zext_ln328_reg_1168_pp0_iter9_reg[11 : 0] <= zext_ln328_reg_1168_pp0_iter8_reg[11 : 0];
        zext_ln388_14_reg_1062[11 : 0] <= zext_ln388_14_fu_743_p1[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter10_reg[11 : 0] <= zext_ln388_14_reg_1062_pp0_iter9_reg[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter11_reg[11 : 0] <= zext_ln388_14_reg_1062_pp0_iter10_reg[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter12_reg[11 : 0] <= zext_ln388_14_reg_1062_pp0_iter11_reg[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter3_reg[11 : 0] <= zext_ln388_14_reg_1062[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter4_reg[11 : 0] <= zext_ln388_14_reg_1062_pp0_iter3_reg[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter5_reg[11 : 0] <= zext_ln388_14_reg_1062_pp0_iter4_reg[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter6_reg[11 : 0] <= zext_ln388_14_reg_1062_pp0_iter5_reg[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter7_reg[11 : 0] <= zext_ln388_14_reg_1062_pp0_iter6_reg[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter8_reg[11 : 0] <= zext_ln388_14_reg_1062_pp0_iter7_reg[11 : 0];
        zext_ln388_14_reg_1062_pp0_iter9_reg[11 : 0] <= zext_ln388_14_reg_1062_pp0_iter8_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add40_mid1_reg_929 <= add40_mid1_fu_502_p2;
        icmp_ln1027_10_reg_912 <= icmp_ln1027_10_fu_477_p2;
        select_ln1027_20_reg_919 <= select_ln1027_20_fu_482_p3;
        trunc_ln1027_32_reg_924 <= trunc_ln1027_32_fu_490_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add40_reg_903 <= add40_fu_405_p2;
        add_ln328_reg_996 <= add_ln328_fu_706_p2;
        add_ln328_reg_996_pp0_iter2_reg <= add_ln328_reg_996;
        add_ln328_reg_996_pp0_iter3_reg <= add_ln328_reg_996_pp0_iter2_reg;
        add_ln328_reg_996_pp0_iter4_reg <= add_ln328_reg_996_pp0_iter3_reg;
        add_ln328_reg_996_pp0_iter5_reg <= add_ln328_reg_996_pp0_iter4_reg;
        add_ln388_10_reg_1011 <= add_ln388_10_fu_721_p2;
        icmp_ln1027_reg_908 <= icmp_ln1027_fu_411_p2;
        icmp_ln1027_reg_908_pp0_iter10_reg <= icmp_ln1027_reg_908_pp0_iter9_reg;
        icmp_ln1027_reg_908_pp0_iter11_reg <= icmp_ln1027_reg_908_pp0_iter10_reg;
        icmp_ln1027_reg_908_pp0_iter1_reg <= icmp_ln1027_reg_908;
        icmp_ln1027_reg_908_pp0_iter2_reg <= icmp_ln1027_reg_908_pp0_iter1_reg;
        icmp_ln1027_reg_908_pp0_iter3_reg <= icmp_ln1027_reg_908_pp0_iter2_reg;
        icmp_ln1027_reg_908_pp0_iter4_reg <= icmp_ln1027_reg_908_pp0_iter3_reg;
        icmp_ln1027_reg_908_pp0_iter5_reg <= icmp_ln1027_reg_908_pp0_iter4_reg;
        icmp_ln1027_reg_908_pp0_iter6_reg <= icmp_ln1027_reg_908_pp0_iter5_reg;
        icmp_ln1027_reg_908_pp0_iter7_reg <= icmp_ln1027_reg_908_pp0_iter6_reg;
        icmp_ln1027_reg_908_pp0_iter8_reg <= icmp_ln1027_reg_908_pp0_iter7_reg;
        icmp_ln1027_reg_908_pp0_iter9_reg <= icmp_ln1027_reg_908_pp0_iter8_reg;
        p_r_M_imag_109_reg_1102 <= p_r_M_imag_109_fu_767_p1;
        p_r_M_imag_111_reg_1202 <= p_r_M_imag_111_fu_783_p1;
        p_r_M_imag_126_reg_1268 <= grp_fu_302_p2;
        p_r_M_real_101_reg_1196 <= p_r_M_real_101_fu_779_p1;
        p_r_M_real_99_reg_1096 <= p_r_M_real_99_fu_763_p1;
        sub3_i_i302_partset_reg_1289 <= sub3_i_i302_partset_fu_843_p3;
        zext_ln388_13_reg_1001[11 : 0] <= zext_ln388_13_fu_716_p1[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter10_reg[11 : 0] <= zext_ln388_13_reg_1001_pp0_iter9_reg[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter11_reg[11 : 0] <= zext_ln388_13_reg_1001_pp0_iter10_reg[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter2_reg[11 : 0] <= zext_ln388_13_reg_1001[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter3_reg[11 : 0] <= zext_ln388_13_reg_1001_pp0_iter2_reg[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter4_reg[11 : 0] <= zext_ln388_13_reg_1001_pp0_iter3_reg[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter5_reg[11 : 0] <= zext_ln388_13_reg_1001_pp0_iter4_reg[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter6_reg[11 : 0] <= zext_ln388_13_reg_1001_pp0_iter5_reg[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter7_reg[11 : 0] <= zext_ln388_13_reg_1001_pp0_iter6_reg[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter8_reg[11 : 0] <= zext_ln388_13_reg_1001_pp0_iter7_reg[11 : 0];
        zext_ln388_13_reg_1001_pp0_iter9_reg[11 : 0] <= zext_ln388_13_reg_1001_pp0_iter8_reg[11 : 0];
        zext_ln388_reg_986[11 : 0] <= zext_ln388_fu_701_p1[11 : 0];
        zext_ln388_reg_986_pp0_iter10_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter9_reg[11 : 0];
        zext_ln388_reg_986_pp0_iter11_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter10_reg[11 : 0];
        zext_ln388_reg_986_pp0_iter12_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter11_reg[11 : 0];
        zext_ln388_reg_986_pp0_iter2_reg[11 : 0] <= zext_ln388_reg_986[11 : 0];
        zext_ln388_reg_986_pp0_iter3_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter2_reg[11 : 0];
        zext_ln388_reg_986_pp0_iter4_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter3_reg[11 : 0];
        zext_ln388_reg_986_pp0_iter5_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter4_reg[11 : 0];
        zext_ln388_reg_986_pp0_iter6_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter5_reg[11 : 0];
        zext_ln388_reg_986_pp0_iter7_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter6_reg[11 : 0];
        zext_ln388_reg_986_pp0_iter8_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter7_reg[11 : 0];
        zext_ln388_reg_986_pp0_iter9_reg[11 : 0] <= zext_ln388_reg_986_pp0_iter8_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_reg_908 == 1'd0))) begin
        add_ln1027_4_reg_944 <= add_ln1027_4_fu_575_p2;
        add_ln29_reg_954 <= add_ln29_fu_598_p2;
        add_ln30_reg_960 <= add_ln30_fu_604_p2;
        select_ln1027_19_reg_934 <= select_ln1027_19_fu_563_p3;
        select_ln1027_21_reg_939 <= select_ln1027_21_fu_570_p3;
        xor_ln28_reg_949 <= xor_ln28_fu_593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul3_i_i1_reg_1153 <= grp_fu_326_p2;
        mul6_i_i1_reg_1158 <= grp_fu_330_p2;
        mul6_i_i9_reg_1138 <= grp_fu_314_p2;
        mul9_i_i1_reg_1163 <= grp_fu_334_p2;
        mul9_i_i9_reg_1143 <= grp_fu_318_p2;
        mul_i_i1_reg_1148 <= grp_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul3_i_i9_reg_1133 <= grp_fu_334_p2;
        mul3_i_i_reg_1113 <= grp_fu_318_p2;
        mul6_i_i_reg_1118 <= grp_fu_322_p2;
        mul9_i_i_reg_1123 <= grp_fu_326_p2;
        mul_i_i9_reg_1128 <= grp_fu_330_p2;
        mul_i_i_reg_1108 <= grp_fu_314_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_r_11_reg_1190 <= grp_fu_290_p2;
        p_r_M_imag_113_reg_1184 <= grp_fu_258_p2;
        p_r_reg_1178 <= grp_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_r_12_reg_1214 <= grp_fu_286_p2;
        p_r_M_imag_123_reg_1208 <= grp_fu_258_p2;
        p_r_M_imag_124_reg_1220 <= grp_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_r_M_imag_118_reg_1256 <= grp_fu_294_p2;
        p_r_M_imag_120_reg_1238 <= grp_fu_262_p2;
        p_r_M_imag_125_reg_1250 <= grp_fu_270_p2;
        p_r_M_real_113_reg_1244 <= grp_fu_266_p2;
        p_r_M_real_114_reg_1262 <= grp_fu_298_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_r_M_real_108_reg_1232 <= grp_fu_290_p2;
        p_r_M_real_110_reg_1226 <= grp_fu_266_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w12_M_imag_reg_1090 <= w_10_q0;
        w12_M_real_reg_1084 <= w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_M_imag_reg_1034 <= w_10_q0;
        w2_M_real_reg_1028 <= w_q0;
        w_10_load_reg_1022 <= w_10_q1;
        w_load_reg_1016 <= w_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        I_address0 = zext_ln328_fu_771_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        I_address0 = zext_ln388_13_fu_716_p1;
    end else begin
        I_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        I_address1 = zext_ln388_14_fu_743_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        I_address1 = zext_ln388_fu_701_p1;
    end else begin
        I_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        I_ce0 = 1'b1;
    end else begin
        I_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        I_ce1 = 1'b1;
    end else begin
        I_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_address0 = zext_ln388_14_reg_1062_pp0_iter12_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_address0 = zext_ln388_13_reg_1001_pp0_iter11_reg;
    end else begin
        X_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_address1 = zext_ln388_reg_986_pp0_iter12_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_address1 = zext_ln328_reg_1168_pp0_iter12_reg;
    end else begin
        X_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_ce0 = 1'b1;
    end else begin
        X_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_ce1 = 1'b1;
    end else begin
        X_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_d0 = sub3_i_i302_partset_reg_1289;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_d0 = add3_i_i294_partset_reg_1279;
    end else begin
        X_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        X_d1 = sub3_i_i298_partset_reg_1284;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        X_d1 = add3_i_i290_partset_reg_1274;
    end else begin
        X_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_we0 = 1'b1;
    end else begin
        X_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        X_we1 = 1'b1;
    end else begin
        X_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_fu_411_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_reg_908_pp0_iter11_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter12_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter12_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to13 = 1'b1;
    end else begin
        ap_idle_pp0_1to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_258_p0 = mul6_i_i9_reg_1138;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_258_p0 = mul6_i_i_reg_1118;
    end else begin
        grp_fu_258_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_258_p1 = mul9_i_i9_reg_1143;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_258_p1 = mul9_i_i_reg_1123;
    end else begin
        grp_fu_258_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_262_p0 = p_r_M_imag_111_reg_1202;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_262_p0 = mul6_i_i1_reg_1158;
    end else begin
        grp_fu_262_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_262_p1 = p_r_M_imag_123_reg_1208;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_262_p1 = mul9_i_i1_reg_1163;
    end else begin
        grp_fu_262_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_266_p0 = p_r_reg_1178;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_266_p0 = p_r_M_real_101_reg_1196;
        end else begin
            grp_fu_266_p0 = 'bx;
        end
    end else begin
        grp_fu_266_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter7 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_266_p1 = p_r_12_reg_1214;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_266_p1 = p_r_11_reg_1190;
        end else begin
            grp_fu_266_p1 = 'bx;
        end
    end else begin
        grp_fu_266_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_270_p0 = p_r_M_real_110_reg_1226;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_270_p0 = p_r_M_imag_113_reg_1184;
    end else begin
        grp_fu_270_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_270_p1 = p_r_M_real_113_reg_1244;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_270_p1 = p_r_M_imag_124_reg_1220;
    end else begin
        grp_fu_270_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_286_p0 = mul_i_i1_reg_1148;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_286_p0 = mul_i_i_reg_1108;
    end else begin
        grp_fu_286_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_286_p1 = mul3_i_i1_reg_1153;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_286_p1 = mul3_i_i_reg_1113;
    end else begin
        grp_fu_286_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_290_p0 = p_r_M_real_101_reg_1196;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_290_p0 = mul_i_i9_reg_1128;
    end else begin
        grp_fu_290_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_290_p1 = p_r_11_reg_1190;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_290_p1 = mul3_i_i9_reg_1133;
    end else begin
        grp_fu_290_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_294_p0 = p_r_M_real_110_reg_1226;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_294_p0 = p_r_M_imag_111_reg_1202;
    end else begin
        grp_fu_294_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_294_p1 = p_r_M_real_113_reg_1244;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_294_p1 = p_r_M_imag_123_reg_1208;
    end else begin
        grp_fu_294_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_298_p0 = p_r_M_imag_120_reg_1238;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_298_p0 = p_r_reg_1178;
    end else begin
        grp_fu_298_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_298_p1 = p_r_M_imag_125_reg_1250;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_298_p1 = p_r_12_reg_1214;
    end else begin
        grp_fu_298_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_314_p0 = p_r_M_real_97_reg_1072;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_314_p0 = p_r_M_real_reg_1050;
    end else begin
        grp_fu_314_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_314_p1 = w2_M_imag_reg_1034;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_314_p1 = w_load_reg_1016;
    end else begin
        grp_fu_314_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_318_p0 = p_r_M_imag_107_reg_1078;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_318_p0 = p_r_M_imag_reg_1056;
    end else begin
        grp_fu_318_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_318_p1 = w2_M_real_reg_1028;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_318_p1 = w_10_load_reg_1022;
    end else begin
        grp_fu_318_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_322_p0 = p_r_M_real_99_reg_1096;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_322_p0 = p_r_M_real_reg_1050;
    end else begin
        grp_fu_322_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_322_p1 = w12_M_real_reg_1084;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_322_p1 = w_10_load_reg_1022;
    end else begin
        grp_fu_322_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_326_p0 = p_r_M_imag_109_reg_1102;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_326_p0 = p_r_M_imag_reg_1056;
    end else begin
        grp_fu_326_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_326_p1 = w12_M_imag_reg_1090;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_326_p1 = w_load_reg_1016;
    end else begin
        grp_fu_326_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_330_p0 = p_r_M_real_99_reg_1096;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_330_p0 = p_r_M_real_97_reg_1072;
    end else begin
        grp_fu_330_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_330_p1 = w12_M_imag_reg_1090;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_330_p1 = w2_M_real_reg_1028;
    end else begin
        grp_fu_330_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_334_p0 = p_r_M_imag_109_reg_1102;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_334_p0 = p_r_M_imag_107_reg_1078;
    end else begin
        grp_fu_334_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_334_p1 = w12_M_real_reg_1084;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_334_p1 = w2_M_imag_reg_1034;
    end else begin
        grp_fu_334_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_10_address0 = zext_ln28_fu_726_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_10_address0 = zext_ln27_fu_691_p1;
    end else begin
        w_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w_10_ce0 = 1'b1;
    end else begin
        w_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_10_ce1 = 1'b1;
    end else begin
        w_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_address0 = zext_ln28_fu_726_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_address0 = zext_ln27_fu_691_p1;
    end else begin
        w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        w_ce0 = 1'b1;
    end else begin
        w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_ce1 = 1'b1;
    end else begin
        w_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to11 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter12_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_idle_pp0_1to13 == 1'b1) & (ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add3_i_i290_partset_fu_795_p3 = {{bitcast_ln36_5_fu_791_p1}, {bitcast_ln36_fu_787_p1}};

assign add3_i_i294_partset_fu_811_p3 = {{bitcast_ln37_5_fu_807_p1}, {bitcast_ln37_fu_803_p1}};

assign add40_fu_405_p2 = (trunc_ln1027_31_fu_401_p1 + trunc_ln1027_fu_397_p1);

assign add40_mid1_fu_502_p2 = (trunc_ln1027_34_fu_498_p1 + trunc_ln1027_33_fu_494_p1);

assign add_ln1027_4_fu_575_p2 = (select_ln1027_21_fu_570_p3 + 6'd2);

assign add_ln1027_fu_416_p2 = (indvar_flatten_fu_94 + 14'd1);

assign add_ln22_fu_516_p2 = (k2_fu_74 + 7'd1);

assign add_ln29_fu_598_p2 = (trunc_ln1027_36_fu_585_p1 + trunc_ln1027_35_fu_581_p1);

assign add_ln30_fu_604_p2 = (add_ln29_fu_598_p2 + 12'd2);

assign add_ln328_fu_706_p2 = (tmp_s_fu_679_p3 + add_ln29_reg_954);

assign add_ln388_10_fu_721_p2 = (tmp_fu_672_p3 + add_ln30_reg_960);

assign add_ln388_9_fu_711_p2 = (tmp_s_fu_679_p3 + add_ln30_reg_960);

assign add_ln388_fu_696_p2 = (tmp_fu_672_p3 + add_ln29_reg_954);

assign add_ln47_fu_622_p2 = (select_ln1027_fu_556_p3 + 32'd4);

assign add_ln57_fu_437_p2 = (m1_fu_90 + 32'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign bitcast_ln36_5_fu_791_p1 = grp_fu_274_p2;

assign bitcast_ln36_fu_787_p1 = grp_fu_270_p2;

assign bitcast_ln37_5_fu_807_p1 = grp_fu_282_p2;

assign bitcast_ln37_fu_803_p1 = grp_fu_278_p2;

assign bitcast_ln38_5_fu_823_p1 = grp_fu_298_p2;

assign bitcast_ln38_fu_819_p1 = grp_fu_294_p2;

assign bitcast_ln39_5_fu_839_p1 = grp_fu_310_p2;

assign bitcast_ln39_fu_835_p1 = grp_fu_306_p2;

assign grp_fu_338_p4 = {{I_q1[31:16]}};

assign grp_fu_348_p4 = {{I_q0[31:16]}};

assign icmp_ln1027_10_fu_477_p2 = ((k2_fu_74 == trunc_ln17) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_411_p2 = ((indvar_flatten_fu_94 == bound) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_610_p2 = ((select_ln1027_19_fu_563_p3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_616_p2 = ((select_ln1027_19_fu_563_p3 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_425_p2 = ((j1_fu_86 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_431_p2 = ((j1_fu_86 == 32'd1) ? 1'b1 : 1'b0);

assign j1_24_fu_461_p3 = ((or_ln50_fu_455_p2[0:0] == 1'b1) ? zext_ln50_fu_451_p1 : j1_fu_86);

assign j2_13_fu_646_p3 = ((or_ln40_fu_640_p2[0:0] == 1'b1) ? zext_ln40_fu_636_p1 : select_ln1027_19_fu_563_p3);

assign k2_7_fu_522_p3 = ((icmp_ln1027_10_fu_477_p2[0:0] == 1'b1) ? 7'd1 : add_ln22_fu_516_p2);

assign m1_17_fu_443_p3 = ((icmp_ln54_fu_431_p2[0:0] == 1'b1) ? add_ln57_fu_437_p2 : m1_fu_90);

assign m1_18_fu_469_p3 = ((icmp_ln50_fu_425_p2[0:0] == 1'b1) ? m1_fu_90 : m1_17_fu_443_p3);

assign m2_10_fu_654_p3 = ((icmp_ln40_fu_610_p2[0:0] == 1'b1) ? select_ln1027_fu_556_p3 : m2_9_fu_628_p3);

assign m2_9_fu_628_p3 = ((icmp_ln44_fu_616_p2[0:0] == 1'b1) ? add_ln47_fu_622_p2 : select_ln1027_fu_556_p3);

assign or_ln40_fu_640_p2 = (icmp_ln44_fu_616_p2 | icmp_ln40_fu_610_p2);

assign or_ln50_fu_455_p2 = (icmp_ln54_fu_431_p2 | icmp_ln50_fu_425_p2);

assign p_r_M_imag_107_fu_755_p1 = grp_fu_348_p4;

assign p_r_M_imag_109_fu_767_p1 = grp_fu_338_p4;

assign p_r_M_imag_111_fu_783_p1 = grp_fu_348_p4;

assign p_r_M_imag_fu_739_p1 = grp_fu_338_p4;

assign p_r_M_real_101_fu_779_p1 = trunc_ln328_fu_775_p1;

assign p_r_M_real_97_fu_751_p1 = trunc_ln388_15_fu_747_p1;

assign p_r_M_real_99_fu_763_p1 = trunc_ln388_16_fu_759_p1;

assign p_r_M_real_fu_735_p1 = trunc_ln388_fu_731_p1;

assign select_ln1027_19_fu_563_p3 = ((icmp_ln1027_10_reg_912[0:0] == 1'b1) ? 32'd0 : j2_fu_78);

assign select_ln1027_20_fu_482_p3 = ((icmp_ln1027_10_fu_477_p2[0:0] == 1'b1) ? j1_24_fu_461_p3 : j1_fu_86);

assign select_ln1027_21_fu_570_p3 = ((icmp_ln1027_10_reg_912[0:0] == 1'b1) ? add40_mid1_reg_929 : add40_reg_903);

assign select_ln1027_22_fu_508_p3 = ((icmp_ln1027_10_fu_477_p2[0:0] == 1'b1) ? m1_18_fu_469_p3 : m1_fu_90);

assign select_ln1027_fu_556_p3 = ((icmp_ln1027_10_reg_912[0:0] == 1'b1) ? 32'd0 : m2_fu_82);

assign sub3_i_i298_partset_fu_827_p3 = {{bitcast_ln38_5_fu_823_p1}, {bitcast_ln38_fu_819_p1}};

assign sub3_i_i302_partset_fu_843_p3 = {{bitcast_ln39_5_fu_839_p1}, {bitcast_ln39_fu_835_p1}};

assign tmp_fu_672_p3 = {{add_ln1027_4_reg_944}, {6'd0}};

assign tmp_s_fu_679_p3 = {{select_ln1027_21_reg_939}, {6'd0}};

assign trunc_ln1027_31_fu_401_p1 = j1_fu_86[5:0];

assign trunc_ln1027_32_fu_490_p1 = select_ln1027_20_fu_482_p3[0:0];

assign trunc_ln1027_33_fu_494_p1 = m1_18_fu_469_p3[5:0];

assign trunc_ln1027_34_fu_498_p1 = j1_24_fu_461_p3[5:0];

assign trunc_ln1027_35_fu_581_p1 = select_ln1027_fu_556_p3[11:0];

assign trunc_ln1027_36_fu_585_p1 = select_ln1027_19_fu_563_p3[11:0];

assign trunc_ln1027_37_fu_589_p1 = select_ln1027_19_fu_563_p3[0:0];

assign trunc_ln1027_fu_397_p1 = m1_fu_90[5:0];

assign trunc_ln328_fu_775_p1 = I_q0[15:0];

assign trunc_ln388_15_fu_747_p1 = I_q0[15:0];

assign trunc_ln388_16_fu_759_p1 = I_q1[15:0];

assign trunc_ln388_fu_731_p1 = I_q1[15:0];

assign w_10_address1 = zext_ln1027_fu_686_p1;

assign w_address1 = zext_ln1027_fu_686_p1;

assign xor_ln28_fu_593_p2 = (trunc_ln1027_37_fu_589_p1 ^ trunc_ln1027_32_reg_924);

assign zext_ln1027_fu_686_p1 = select_ln1027_20_reg_919;

assign zext_ln27_fu_691_p1 = select_ln1027_19_reg_934;

assign zext_ln28_fu_726_p1 = xor_ln28_reg_949;

assign zext_ln328_fu_771_p1 = add_ln328_reg_996_pp0_iter5_reg;

assign zext_ln388_13_fu_716_p1 = add_ln388_9_fu_711_p2;

assign zext_ln388_14_fu_743_p1 = add_ln388_10_reg_1011;

assign zext_ln388_fu_701_p1 = add_ln388_fu_696_p2;

assign zext_ln40_fu_636_p1 = icmp_ln40_fu_610_p2;

assign zext_ln50_fu_451_p1 = icmp_ln50_fu_425_p2;

always @ (posedge ap_clk) begin
    zext_ln388_reg_986[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_reg_986_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_13_reg_1001_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter6_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln388_14_reg_1062_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1168[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1168_pp0_iter7_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1168_pp0_iter8_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1168_pp0_iter9_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1168_pp0_iter10_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1168_pp0_iter11_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln328_reg_1168_pp0_iter12_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y
