# Pipelined RICS Processor
Design and VHDL implementation of RISC CPU with 5-stage pipeline.
