<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta
      name="viewport"
      content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"
    />

    <title>Mixed Signal Fundamental Review</title>

    <link rel="stylesheet" href="dist/reset.css" />
    <link rel="stylesheet" href="dist/reveal.css" />
    <link rel="stylesheet" href="dist/theme/white.css" />

    <!-- Theme used for syntax highlighted code -->
    <link rel="stylesheet" href="plugin/highlight/monokai.css" />
  </head>

  <body>
    <style type="text/css">
      .reveal p {
        text-align: left;
      }
      .reveal h2 {
        text-align: left;
      }
      .reveal h3 {
        text-align: left;
      }
      .reveal h4 {
        text-align: left;
      }
      .reveal h5 {
        text-align: center;
      }
    </style>
    <div class="reveal">
      <div class="slides">
        <!-- Introduce -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

##### Slide by Power Lin

Note:
欢迎大家今天来听我的分享。我今天分享的主题是信号完整性，我会讲一些基本概念，和几种常见的信号完整性问题。我今天只是简单分享狭义的信号完整性，广义的信号完整性其实涵盖了信号和电源完整性，还有电磁兼容性 EMC，。我掌握的知识还不是很深，如果有讲得不好的地方也请大家帮忙指出来。

			</textarea
            >
          </section>
        </section>

        <!-- About signals -->
        <section>
          <section data-markdown>
            <textarea data-template>

# About signals

---

……

Note:
我们通常用 0 和 1 表示信号，就是像图上画的，电压比这条线高就定义为逻辑 1，比这条线低就定义为逻辑 0。但信号本身是个模拟量，真实世界的数字电平 0 和 1 并不是理想的。

然后，信号传输的链条通常包括三部分：驱动器？，信号互连和接收器？
						  
			</textarea
            >
          </section>
        </section>

        <!-- Requirements for good data transmission -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Requirements for good data transmission

---

……

Note:
大多数情况下，信号是方波的形式，这些方波实际上是由多个频率分量的正弦波组成的。叠加的谐波次数越多，方波就会越方。

合格的数据传输，一是要构成方波的所有频率分量都应经历相同的幅度变化，就是说应该被放大或衰减相同的倍数。二是所有频率分量的相位应该保持一致。
			</textarea
            >
          </section>
        </section>

        <!-- Signal integrity -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Signal integrity

---

Note:
信号完整性良好的表现，是传输线上的信号能按预期、不多不少地达到预设值。也可以说，是能够在接收器上准确地重建波形。

在低速电路中，信号完整性问题并不明显，因为互连线对于电信号来说是通畅透明的；但如果往高速走，信号变化的速率变快，上升时间短，数字电平的电压或电流波形就会开始出现畸变，从而导致接收的信息与发出的信息差别太大，出现错误。所以，在高速电路中需要考虑到信号完整性的问题。
	  </textarea
            >
          </section>
        </section>

        <!-- Channel -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Channel / transmission line


---

Note:
信号互连是一种理想元件，另一个说法叫传输线，是由任意两条一定长度的导线组成，分别称为 **信号路径** 和 **返回路径（参考路径）**（图）观察信号的传输，需要同时看信号路径与返回路径。那怎么去分辨它们呢？一般来说，如果是微带线，会指定平面为返回路径便于分析；但如果两根线是一模一样的（比如双绞线），那就没有严格的区分。在信号完整性的范畴里，我们要尽量接地的概念，而是说返回路径，因为实际情况比接地要复杂。我们来看看实际情况。

我们一般用信号和返回路径之间的电压差表示信号，大家可能会觉得，信号传输的方式，是从信号路径出去，走到头再从返回路径回来，但实际上当信号刚开始进入信号路径时，在返回路径上就已经开始检测到电流了。但实际上信号是这样传输的 ：（gif）

信号互连大致分为 PCB 走线，连接器，或者外部线缆这三种形式。信号完整性的原理在所有的形式上都是通用的，一般会着重分析 PCB 走线上的信号完整性。
	  </textarea
            >
          </section>
        </section>

        <!-- issues of Signal integrity  -->
        <section>
          <section data-markdown>
            <textarea data-template>

# issues of Signal integrity 

（找图）

---

Note:
狭义的信号完整性问题分为两大类：

- 单一网络的信号失真
  - 阻抗不匹配导致的反射
  - 频率相关损耗造成互连线中的上升沿退化，出现信号质量问题
  - 时序错误（互连线电气特性差异、或长度差异引起的多个信号之间的时延差错位，会导致差分信号失真）
  - 噪声
- 两个或多个网络之间的串扰
	  </textarea
            >
          </section>
        </section>

        <!-- Reflection -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Reflection

---

Note:
反射产生的根本原因，是 **信号前进方向的瞬时阻抗发生改变**。有可能造成阻抗发生改变的源头大概有这些：

- 走线改变方向/宽度，也比如走线分叉
- 断头线，所有的信号都会反射回去
- 通孔或过孔
- 信号不连续，例如走到器件管脚上

反射的来源有两种，阻抗突变处的反射和阻性负载的反射……


阻抗突变处的反射是指，当传输线上的瞬时阻抗发生突变，部分信号会沿着相反方向反射；而另一部分将继续传输，但那一部分的幅度会有所改变。我们定义反射系数为反射与入射信号幅值之比，假设第一个区域阻抗为 Z1，第二个区域为 Z2，那么：

$$
\rho=\frac{V_{reflected}}{V_{incident}}=\frac{Z_2-Z_1}{Z_2+Z_1}
$$

可见，两个区域阻抗相差越多，反射的信号量就越大。举个例子，如果 1V 的信号沿着特性阻抗为 50Ω 的传输线传播，进入特性阻抗为 75Ω 的区域时，反射系数算出来是 20%，所以反射回来的电压为 0.2V。


另一种是阻性负载的反射。我们知道三种极端的情况，如果传输线末端是开路，那么反射系数就无限接近 1，入射的信号会全部反射回来。如果是短路的话，末端阻抗就为 0，算出来的反射系数是-1，入射信号到达远端时，将产生 -1V 的反射信号，向源端传播，正负抵消后电压为 0。第三种就是阻抗匹配的情况，反射系数算出来是 0，信号不会反射回来。假设在 50Ω 阻抗下，那么我们可以得到这样一张关系图：

![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221210182554.png)


当区域 2 的阻抗小于区域 1 时，反射系数为负值，反射电压是负电压。假设终端阻性负载为 25Ω，那么反射系数为 -0.33，所以有 -0.33V 的电压被反射回源端，终端实际电压为 1+(-0.33)=0.67V。

反射长什么样子？

![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221210182717.png)


如果要减少反射的情况，是尽量让互连线的阻抗保持恒定。具体有以下措施：

1. 尽量让阻抗可控，或使用可控阻抗互连，
2. 增加电阻匹配，参考做法是始端串电阻或者末端并电阻
3. 采用沿线拓扑的阻抗维持恒定的布线规则，最小化支路长度
4. 对线的几何特征进行精细设计，比如避免直角或锐角
5. PCB 布线避开干扰源和耦合路径
	  </textarea
            >
          </section>
        </section>

        <!-- frequency-dependent loss -->
        <section>
          <section data-markdown>
            <textarea data-template>

# frequency-dependent loss

---

Note:
信号也可能会因为特定的频率衰减而失真。假如说各频率衰减是均匀的，那么最终的信号形状也不会变，但实际上衰减会因信号频率提高而增大，所以会出现失真的现象。

	  </textarea
            >
          </section>
        </section>

        <!-- xxx -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

---

Note:

	  </textarea
            >
          </section>
        </section>

        <!-- xxx -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

---

Note:

	  </textarea
            >
          </section>
        </section>

        <!-- xxx -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

---

Note:

	  </textarea
            >
          </section>
        </section>

        <!-- xxx -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

---

Note:

	  </textarea
            >
          </section>
        </section>

        <!-- xxx -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

---

Note:

	  </textarea
            >
          </section>
        </section>

        <!-- xxx -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

---

Note:

	  </textarea
            >
          </section>
        </section>

        <!-- xxx -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

---

Note:

	  </textarea
            >
          </section>
        </section>

        <!-- xxx -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

---

Note:

	  </textarea
            >
          </section>
        </section>

        <!-- xxx -->
        <section>
          <section data-markdown>
            <textarea data-template>

# Introduction to Signal Integrity

---

Note:

	  </textarea
            >
          </section>
        </section>

        <!-- Basics of Mixed Signal Test  -->
        <section>
          <section data-markdown>
            <textarea data-template>

						# Basics of Mixed Signal Test

						---

						Mixed signal contains both **analog** and **digital** signals. Devices processing mixed signal typically include **ADCs**, **DACs**, analog switches, multiplexers, sample-and-hold amplifiers, and so on.

						As a part of it, analog signals is signals we use in the real world such as voice or tempurature, it's continuous in both time and amplitude. To process analog signals into computers, we need to convert them to digital signals, as it's discrete in both time and amplitude.

						Note:
						混合信号处理通常包括模拟和数字信号处理，这类型的设备主要有ADC、DAC、模拟开关之类的。

						在现实世界中我们接触的通常是模拟信号，像声音温度，他们在时间和幅度上都是连续的，如果我们要对它们进行采集和处理，就需要把它们变成离散的数字信号。需要注意的是，模拟量是有无限的分辨率，但转化为数字量后，就会丢失掉一些精度了。

						---

						## Sampling Theory

						<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20220929094314.png" style="height: 400px;" />

						Sampling theory applies to the signal to be periodic, or errors will be introduced.

						Note:
						从模拟量到数字量，首要的步骤是采样，可以看到这是采样过程的简图。

						另外，采样定理要求是信号必须是周期性的。
						---

						### Nyquist Theorem

						We use **Nyquist Theorem（奈奎斯特定理）** to gain the minimum sampling frequency when sampling signals:

						$$
						F_s≥2F_i
						$$

						We must sample at a rate higher than twice the highest frequency of interest, to be able to recreate a signal from its samples and avoid losing information.

						Note:
						奈奎斯特定理规定采样频率必须是最高信号频率的两倍以上，这样才能保底还原出原来的信号。
						---

						If we sample at a frequency that lower that the Nyquist rate, it will exhibit a phenomenon called **aliasing（混叠）**(unwanted components) when we try to convert it back to a continuous time signal, and some of the frequencies in the original signal may be lost.

						Note:
						如果采样频率达不到这个数值，在还原信号时就有可能产生混叠现象，无法准确还原出原信号。
						---

						To minimize aliasing problem, we need to remove the frequency greater than $\frac{F_s}{2}$ of the signal, via the anti-aliasing filter (e.g. low-pass-filter):

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20220930154335.png)

						Note:
						一种减少混叠影响的方法是，加抗混叠低通滤波器，把高于 1/2 采样频率的信号给滤掉。
						---

						### Coherent Sampling

						If a time sample set does not contain a precise integer number of cycles, **spectral leakage（频谱泄露）** will occur.

						Note:
						接下来介绍相干采样，也叫连贯性采样。它存在的理由是，在快速傅里叶变换时，如果一个采样不连续，拼接的时候就会导致频谱泄露。
						---

						**Coherent sampling（相干采样）** is to ensure the continuity of sampling and prevent spectral leakage, it guarantees that a sample set (a series of samples which represent analog signal) has a fixed and well defined relationship between the sample frequency $F_s$, the number of samples $N$, the test signal frequency $F_i$, and the number of test signal periods sampled $M$:

						$$
						\frac{M}{N}=\frac{F_i}{F_s}
						$$

						Note:
						相干采样就是用来避免频谱泄露，它规定了采样频率、测试信号的频率、样本数和采样周期数的关系。
						---

						The total time required to take all samples is called the **Unit Test Period (UTP)** and requires $M$ cycles of the test signal, which has frequency $F_i$.

						Note:
						采样一轮需要的总时间称为 UTP，需要 M 个周期的信号。
						---

						For an example, if we want to calculate the $F_s$ of continuous repeating sinewave, where $F_i$ is 1kHz, $M=3$ and $N=16$:

						<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20220930164712.png" style="height: 350px;" />

						So we can conclude that $F_s=5.333kHz$.

						Note:
						举个例子，如果信号频率为 1kHz，采样周期数为3，样本数为16，那么就能得出采样频率应该为 5.333kHz，这样就能避免频谱泄露。
						---

						Important tips of coherent sampling:

						- Increasing $M$ and/or $N$ will increase both accuracy and test time.
						- $M$ and $N$ needs to be an integer.
						- $N$ needs to be a power of 2 when using Fast Fourier Transform (FFT).
						- $M$ and $N$ are recommended to be mutually prime（互质）so that each sample gives unique information. Described in the following.

						Note:
						相干采样需要注意的点是，M 和 N 必须为整数，如果是用快速傅里叶变换，那么 N 需要是 2 的幂，而且最好 M 和 N 是互质的，这样可以避免重复，采到更多的信息。
						---

						If $M$ and $N$ are not mutually prime ($M=3,N=12$), samples are taken at the same position in every cycle, so there is no new information:

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20220930170300.png)

						Note:
						如果 M 和 N 不互质，就是这样的，每个周期都采同样位置的点。
						---

						If $M$ and $N$ aremutually prime ($M=3,N=16$), so they are mutually prime and every sample is
						discrete, so it gives unique information:

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20220930170343.png)

						Note:
						如果 M 和 N 是互质的，像这样，就能采到波形更多的细节。
						---

						## Common Frequency Analysis Algorithms

						Note:
						接下来我们看一些常用的参数。
						---

						A typical spectral components example is shown below:

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221002145846.png)

						Note:
						这是一个典型的频谱图，它包含 DC、基波、多次谐波和噪声成分。
						---

						There are several parameters for describing spectral components as follows:

						- Signal To Noise Ratio (SNR)（信噪比）
						- Total Harmonic Distortion (THD)（总谐波失真）
						- Signal to Noise and Distortion (SINAD)（信纳比）
						- Intermodulation Distortion (IM)（互调失真）
						- Spurious Free Dynamic Range (SFDR)（无杂散动态范围）

						Note:
						用来描述频谱图的主要的参数有这些。
						---

						### Signal To Noise Ratio (SNR)

						**Signal To Noise Ratio (SNR)** is derived by storing the value of the fundamental (signal
						power)
						first:

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221002151235.png)

						Note:
						SNR 是信号对噪声的比例。首先在频谱图中提取出基波的功率水平。
						---

						Then remove the DC component and harmonics (usually up to 5):

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221002151402.png)

						Note:
						然后把 DC、基波和所有谐波都去掉，
						---

						<small>Next sum all bins of the remaining power spectrum (the noise power) measured by the RMS value (Root Mean Squared, The analog voltage that is equal to a DC voltage containing the same amount of energy, for a sine wave, the RMS value is 0.707 times the peak value):</small>

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221002151646.png)

						Note:
						然后提取出所有 bin 里面噪声的 RMS 值。
						---


						Ultimately we can conclude that:

						$$
						{SNR}(dB)=10log_{10}(\frac{{Fundamental}}{{Noise\ Power}})
						$$

						SNR is usually expressed in decibels (dB), and is often a positive value (assuming the
						Fundamental
						Power is much larger than the Noise Power).

						Note:
						就能计算出以 dB 表示的 SNR 值了。注意这个式子里的两个参数是功率水平，如果用电压振幅的话，就得把前面的 10 换成 20 了。
						---

						### Total Harmonic Distortion (THD)

						<small><b>Total Harmonic Distortion (THD)</b> is derived by keeping a running sum of the total harmonic power (usually only the first five harmonics, start at the second harmonic):</small>

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221002155148.png)

						Note:
						总谐波失真算的是所有谐波总和与基波的一个比例。
						---

						And we can conclude that:

						$$
						{THD}(dB)=10log_{10}(\frac{{Harmonic \ Power}}{{Fundamental}})
						$$

						THD is often a negative value (assuming the Fundamental Power is much larger than the total Harmonic Power).

						Note:
						它通常是一个负值。
						---


						### Signal to Noise and Distortion (SINAD)

						**Signal to Noise and Distortion (SINAD)** is the same methodology as computing SNR, but now the power of the harmonics is added into, and only zero out the DC component.

						$$
						{SINAD}=\frac{S}{N+D}
						$$


						Note:
						信纳比是指基波比上谐波+噪声之和。
						---

						and we can conclued that:

						$$
						\because {SNR}=\frac{S}{N}, {THD}=\frac{D}{S}
						$$

						$$
						\therefore {SNR}^{-1}+{THD}=\frac {N}{S}+\frac {D}{S}=\frac {N+D}{S}={SINAD}^{-1}
						$$

						$$
						\therefore {SINAD}=({SNR}^{-1}+{THD})^{-1}
						$$

						Note:
						信纳比也可以通过信噪比和总谐波失真来算得。
						---

						### Intermodulation Distortion (IM)

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221018162800.png)

						Intermodulation Distortion (IM) occurs when two or more signals are used in a non-linear system. The spectrum will not only consist of the original signals, but will also contain the sum and difference of the input signals along with their harmonics.

						Note:
						互调失真可以理解为内耗，就是当有两个或以上的输入信号时，它们会打架，产生它们频率之和或差的谐波。其中在基波旁边的两个谐波影响最大。
						---

						### Spurious Free Dynamic Range (SFRD)

						<small><b>Spurious Free Dynamic Range (SFRD)</b> is derived by finding the highest element after the fundamental (ignoring the DC component):</small>

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221002161334.png)

						Note:
						无杂散动态范围指的是基波与下一个高峰的比值，这个高峰不一定是谐波。
						---

						Note that the highest element may or may not be a harmonic. So we can conclude that:

						$$
						{SFDR}(dB)=10log_{10}(\frac{{Fundamental}}{{Next \ Highest}})
						$$

						The Spurious Free Dynamic Range is a positive value (assuming the Fundamental Power is much
						larger
						than the next highest Spur Power.

						---

						## Architecture of Generic Mixed Signal Tester

						Note:
						接着我们看 Mix Signal 的测试系统。
						---

						<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221006174550.png" style="height: 500px;" />

						In the generic mixed signal tester, the AWG (AC src) and WD (AC dig) are both connected to the DUT via relay interconnects through the channel board.

						Note:
						其中最重要的是 AWG 和 WD。
						---

						### Arbitrary Waveform Generator (AWG)

						<small><b>Arbitrary Waveform Generator (AWG)</b> is a low distortion signal generator. It contains a DAC to generate an analog signal from the digital data.</small>
						
						<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221006175627.png" style="height: 350px;" />

						<small>(Low Pass Filter) is to smooth the waveform and remove high frequency components. A set of data points for a given waveshape is stored in the waveform source memory each time a clock occurs, a data point will pass to the DAC.</small>

						Note:
						任意信号发生器实际上是个 DAC，能通过输入的数字信号生成一个模拟信号。
						---

						Important parameters of AWG:

						- Maximum Peak to Peak Voltage output
						- Waveform resolution (DAC resolution)
						- Band-width
						- Waveform source memory depth
						- Output Impedance
						- Noise, THD, SNR

						Note:
						WD 实际上是个 ADC，能通过输入的模拟信号生成一系列数字样本值。
						---

						### Waveform Digitizer (WD)

						<small><b>Waveform Digitizer (WD)</b> samples analog signals, and converts them into digital values. It performs the opposite operation to the AWG. It converts analog signal into digital samples that represent the original analog signal.</small>

						<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221006180242.png" style="height: 350px;" />

						<small>The low-pass filter limits the bandwidth of the signal in order to remove unwanted frequency components like noise and spurs, also provides anti-aliasing by attenuating spurs that would be aliased into the pass band of the filter during the ADC conversion.</small>

						Note:
						WD 的主要参数有这些。
						---

						Important parameters of WD:

						- Maximum Peak to Peak input Voltage range
						- Waveform resolution (ADC resolution)
						- Band-width
						- Waveform capture memory depth
						- Input Impedance
						- Noise, THD, SNR, spur

						Note:
						这些是 WD 的主要参数。
						---

						### Clock

						The analog and digital clocks are derived from a system wide reference clock. If there is no clock synchronization signal, the timing offset may lead to incorrect results.

						Note:
						模拟和数字的时钟都是从系统时钟分出来的。
						---

						### Digital Signal Processor (DSP)

						**Digital Signal Processor (DSP)** is a specialized microprocessor to performs mathematical operations on arrays of digital numbers. Various algorithms like DFT and FFT are performed on DSP to transform time domain information into the frequency domain.

						Note:
						DSP 是数字信号处理器，DFT 与 FFT 是在 DSP 上运行的。
						---
 
						The architecture of a DSP is optimized to allow fast multiplication, summing, logarithm calculations, squaring, and square root calculations.

						<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221007142019.png" style="height: 350px;" />

						The tester will carry the stored captured signal to the DSP processor through data buses.

						Note: 
						DUT 输出的数据被抓取后，会用 DSP 快速计算。
					</textarea
            >
          </section>
        </section>

        <!-- ADC Contents -->
        <section>
          <section data-markdown>
            <textarea data-template>

				# ADC Content

				---

				Analog to Digital Converter (ADC) is a device to converts analog signals into a sequence of digital data.
					
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011141438.png)
	
				Note:
				ADC 是一个把输入的模拟信号转化为一列数字信号的设备。
				---

				Though ADC's ideal transfer function should be a straight line, but actually is a uniform staircase, that the number of steps corresponds to the number of digital output codes. Since analog is continuous and digital is discrete, quantization error will be introduced in the procedure.

				Note:
				因为是把模拟信号变成数字信号，从连续到离散会引入量化误差。

				</textarea
            >
          </section>
        </section>

        <!-- Static Parameters of ADC -->
        <section>
          <section data-markdown>
            <textarea data-template>

				## Static Parameters of ADC
				
				ADC's static parameters mainly contain:
				
				- LSB Size
				- Full Scale Range (FSR)
				- Offset Error
				- Gain Error
				- Differential Non-Linearity Error (DNE or DNL)
				- Integral Non-Linearity Error (INE or INL)
				
				Note:
				这些是 ADC 一些主要的静态参数。
				---

				### LSB Size
				
				The width of one step is defined as 1 **Least Significant Bit (LSB)**. The resolution of an ADC is normally expressed as number of bits (digital output code). An ADC with an n-bit resolution has $2^n$ possible digital codes ($2^n$ step levels).
				
				$$
				LSB=\frac{V_{FST}-V_{ZST}}{2^{bits}-2}
				$$
				
				For an ideal ADC, LSB represents all of the each code's width.

				Note:
				ADC 每个 bit 对应的模拟电压输入的宽度称为 LSB。由这条公式得到，首末次转换的电压的差值除以这个，减 2 是因为减去首末两个状态。
				---

				
				### Full Scale Range (FSR)
				
				For example, for a 3 bit converter, there are:
				
				- 8 horizontal steps
				- 7 transitions
				- 6 steps between 7 transitions

				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008151344.png" style="height: 400px;" />
				
				Note:
				假设一个 3 位 ADC，那么它总共有 8 个水平台阶，7 次转换。
				---

				- **Zero Scale Range Transition Voltage ($V_{ZST}$)**: Voltage of the analog input signal when the first transition is recorded.
				- **Full Scale Range Transition Voltage ($V_{FST}$)**: Voltage of the analog input signal when the last transition is recorded.
				- **Full Scale Range (FSR)**: Maximum extreme of the analog input signal supplied to the ADC. 
				
				$FSR = (V_{FST}-V_{ZST}) + 2 LSB$, 
				
				$V_{FSR(refer to VZS)} = (V_{FST}-0.5LSB)-(V_{ZST}-0.5LSB) + 2 LSB$
								
				Note:
				VZST 就是触发第一次转换时的模拟电压，VFST 是触发最后一次的电压，FSR 就是总的量程，它可以由末次转换减首次转换的电压再加上首末两个 LSB 得到，而 VFSR 参考的是台阶的中心点，所以它是这样算得的。
				---

				### Offset Error
				
				**Offset Error** (Zero-Scale Error) is the difference between ideal and actual offset (initial) points. It is measured from the midpoint of the zero step (ideal to actual) for the ADC.
								
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008154521.png" style="height: 270px;" />
				
				$$
				V_{ZS}=V_{ZST}-0.5LSB
				$$
								
				Note:
				Offset Error 是当模拟输入初始值时，与理想初始输入值的偏差。因为它是量中间点，所以要由第一次转换的电压减去半个 LSB 得到。
				---

				### Gain Error
				
				**Gain Error** is the difference between ideal and actual gain points on the transfer function (after the offset error has been corrected to zero). It is measured from the midpoint of the full step for the ADC.

				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008155259.png" style="height: 270px;" />

				$$
				V_{FS}=V_{FST}-0.5LSB+2LSB
				$$
								
				Note:
				Gain Error 当模拟输入满量程的值时，与理想值的偏差。在测之前要先把 Offset Error 给校准了，由这个式子得到。
				---

				### Differential Non-Linearity Error (DNL)
				
				**Differential Non-Linearity Error (DNL)** is the difference between an actual step width and an ideal step width (1 LSB). It's a measure of "small-signal" linearity error, and is measured from the difference in the analog input voltage between 2 adjacent transitions and the device's average LSB.
								
				Note:
				DNL 指的是实际一步的宽度与 LSB 之间的偏差。实际一步宽度指的是某个位置相邻两次转换之间的电压差值。
				---

				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008160020.png" style="height: 400px;" />

				$$
				DNL[n]=CodeWidth_n-LSB_{average}
				$$
				
				$$
				DNL=(V_{in2}-V_{in1})-LSB_{average}
				$$
								
				Note:
				
				---

				another image to decribe DNL:
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008161707.png" style="height: 450px;" />
				
				If DNL exceeds is too large, one or more codes will be missing and never receive an output.
								
				Note:
				有一种情况，如果 DNL 过大，可能会产生丢码的现象。
				---

				### Integral Non-Linearity Error (INL)
				
				**Integral Non-Linearity Error (INL)** is the cumulative effect at any given input of all differential non-linearity values. It is a measure of "large-signal" linearity error. INL at any point along the curve is the deviation of the ideal linearity line.
								
				Note:
				如果说 DNL 描述的是微观参数，那 INL 描述的是宏观的，它是一个对非线性值的累计误差。
				---
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008163705.png" style="height: 400px;" />
				
				The deviations are measured at the transition points from one step to the next for the ADC. INL is the deviation of the values of the actual step function to the ideal straight line function.
								
				Note:
				它描述的是与理想直线之间的偏差。
				---

				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008163911.png" style="height: 350px;" />

				$$
				INL[n]=INL_{n-1}+{\frac{DNL_{n-1}+DNL_{n}}{2}}
				$$
				
				$$
				INL=[(\frac{BinaryCode}{2^{bits}-1})(V_{FS}-V_{ZS})+V_{offset}]-CodeCentor
				$$

				Note:
				某一点的 INL 可以表示为前一个点的值加上这个点的 DNL 得到，也可以这样直接算得。
				---

				## How to Test Static Parameters
								
				Note:
				
				---

				### Test System Setup
				
				Test system setup for ADC static parameter tests:
				
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008184721.png)
								
				Note:
				接下来是 ADC 静态参数的测试流程。它是由 AWG 输入模拟信号，再输出到 WD 进行分析，它们用的是同个时钟源。
				---

				Since the ADC voltage-to-code transfer curve is a many-to-one mapping function:
				
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008185819.png)
								
				Note:
				因为 ADC 得到的是一系列多对一映射的离散点，
				---

				We use linear ramp histogram method (code width measurement) practically. The input ramp is slow enough to give a statistically relevant "number of hits per code".
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008190154.png" style="height: 400px;" />
								
				Note:
				所以通常用直方图来展示。
				---

				### Tests Concept

				#### 1. Make a ramp wave segment for AC SRC
				
				The input ramps goes above and below ±Fs to assure that all codes are covered:
				
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008193036.png)

				Note:
				首先要生成一个 ramp 波，电压幅度要超出 DUT 的 FSR，以确保能覆盖所有的输出编码。
				---

				#### 2. Take data between the start (min+1, e.g. 0…01) and the end (max-1, e.g. 1…10) of the ramp. That gives $2^n – 2$ codes' worth of data
				
				Voltage applied must be wider than the full-scale range to cover all transitions. 16 steps in-between each code transition is shown below:
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008194207.png" style="height: 300px;" />

				Note:
				从 ramp 波的第一个到最后一个数字值之间取数据。
				---

				for the ideal ADC DUT, 16 output codes are appear in the same times:
				
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008194450.png)
												
				Note:
				如果是一个理想的 ADC DUT，那么直方图中间一片出现次数都是一样的，都是 16 次。
				---

				However, a real device will have a count more than 16 times for wider codes, and less than 16 times for narrower ones (But sum of the total occurrence should be still $2^{bits}$ times of 16):
				
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008194813.png)
												
				Note:
				但实际的 DUT 是这样的，比较宽的台阶对应直方图中次数会比较多，但总的出现次数是不会变的。
				---

				#### 3. Calculate for DNL for each step
				
				$$
				DNL[i]=\frac{Hits[i]-\frac{\sum Hits[i]}{2^n-2}}{\frac{\sum Hits[i]}{2^n-2}}* LSB
				$$

				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008234157.png" style="height: 200px;" />

				Where $Hits[i]$ represents the Actual Output Code Count, and $\frac{\sum Hits[i]}{2^n-2}$ represents the Ideal Output Code Count.
												
				Note:
				然后计算 DNL， DNL 可以由实际出现次数减理想出现次数，再比上理想出现次数，得到一个比值。
				---

				For an example historam graph as shown below:
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008234921.png" style="height: 200px;" />
				
				for DNL[1](Code 001),
				
				- Actual Output Code Count = 14
				- Idea Output Code Count = (14 +18 +15 + 17+ 17 + 15) / (8 -2 ) = 16.
				
				Therefore DNL[1] (Code 001) = (14-16)/16 \* LSB => -0.125 \* LSB.
												
				Note:
				举个例子，DNL 是这样算的，但第一个数值和最后一个数值不会被算进去。
				---

				#### 4. Get the max and min DNL
				
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221008235342.png)
												
				Note:
				测量最大和最小 DNL 值。
				---

				#### 5. Calculate for INL for each step
				
				INL is the cumulative value of the first DNL to the DNL[i] (except zero and full scale DNL):
				
				$$
				INL[i]=DNL[i]+DNL[i-1]+...+DNL[2]+DNL[1]
				$$
				
				Note that $DNL[0]$ is not used,
				
				$$
				INL[0]=INL[FullScale]=0
				$$
												
				Note:
				INL 是除了零和满量程之外的，DNL 的累积值。
				---

				For an example graph below,
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221009201547.png" style="height: 250px;" />

				$$
				INL[1] = DNL[1] = -0.125 * LSB
				$$
				
				$$
				INL[2] = DNL[2] + DNL[1] = 0 * LSB
				$$
				
				$$
				INL[3] = DNL[3] + DNL[2] + DNL[1] \\
				INL[3]= 0.0625 * LSB
				$$
												
				Note:
				举个例子，可以这样由 DNL 算得。
				---

				#### 6. Get the max and min INL
				
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221009201838.png)

				Note:
				最后测量最大和最小 DNL 值。
				</textarea
            >
          </section>
        </section>

        <!-- Dynamic Parameters of ADC -->
        <section>
          <section data-markdown>
            <textarea data-template>

				## Dynamic Parameters of ADC
				
				ADC's dynamic parameters mainly contain:
				
				- Signal to Noise Ratio (SNR)
				- Total Harmonic Distortion (THD)
				- Signal to Noise and Distortion Ratio (SINAD)
				- Inter-modulation Error (IM)
																
				Note:
				接下来看 ADC 的动态参数，主要有这些。
				---

				### Signal to Noise Ratio (SNR)
				
				**Signal to Noise Ratio (SNR)** of an ADC is defined as the ratio of the Measured Signal Power's RMS (excluding Harmonic Distortion) to the Noise Power's RMS:
				
				$$
				SNR(dB)=20log(\frac{V_{Signal(RMS)}}{V_{Noise(RMS)}})
				$$
				
				Since SNR is an ratio of power, $20$ in the equation means the square of the ratio of voltage.
																
				Note:
				SNR 这条公式用的是电压水平来算的，所以前面是 20
				---

				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221009221450.png)
				
				Although the Harmonic Distortion is not included in the measurement of SNR, but the Quantization, Thermal and other residual noise in converter are included.
																
				Note:
				量化噪声和热损耗也会被计算进 SNR。
				---

				### Total Harmonic Distortion (THD)

				<small><b>Total Harmonic Distortion (THD)</b>of an ADC is defined as the ratio of the fundamental to all the harmonic distortion:</small>
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221009225800.png" style="height: 300px;" />

				$$
				THD(dB)=20log(\frac{\sqrt{V^2_{2(RMS)}+V^2_{3(RMS)}+...+V^2_{n(RMS)}}}{V_{1(RMS)}})
				$$
																
				Note:
				这是 THD 的计算公式。
				---

				## How to Test Dynamic Parameters
																
				Note:
				然后是动态参数的测试方法
				---

				### Test System Setup
				
				Test system setup for ADC dynamic parameter tests:

				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221009230212.png" style="height: 400px;" />
				
				Resolution of AC SRC should be at least 2 to 4 bits better than DUT.
																
				Note:
				这是测试系统的示意图。
				---

				### Tests Concept
				
				ADC has a theoretical best ever SNR of:
				
				$$
				SNR = (6.02N + 1.76) dB
				$$
				
				Where $N$ is the number of ADC's bits.
																
				Note:
				这是 ENOB 的公式，表示 SNR 与理论有效位数的关系。
				---

				#### 1. Make a continuous input signal with the tester for the ADC to convert
				
				<small>It is common practice to ensure that the analog/digital clock are referenced to a common master clock, so that the relationship of the clock sources's frequency is fixed and synchronized, which making test results highly repeatable.</small>
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011122459.png" style="height: 400px;" />
																
				Note:
				首先要用 AC source 输入一个连续的信号给 ADC，需要保证 AC source 和 Gigital Capture 来自同一个时钟源。
				---

				#### 2. Collect a set of samples with the ADC coherently
				
				For AC Source:
				
				$$
				\frac{Fs}{Fi}=\frac{Ns}{Ms}
				$$
				
				Where $Fs$ is the samping rate of AC Source, $Fi$ is signal frequency, $Ns$ is the number of samples (does not have to be a 2x number), $Ms$ is the number of integer cycles (does not have to be odd).
																
				Note:
				然后收集经过 ADC 处理的样本集。对 AC Source 和 Digital Capture 都是用相干采样公式。
				---

				For Digital Capture:
				
				$$
				\frac{Fs(dut)}{Fi}=\frac{Ncap}{Mc}
				$$
				
				Where $Fs(dut)$ is the ADC sampling rate also the Digital Capture's sample rate, $Fi$ is the signal frequency, $Ncap$ is the number of samples captured (2x number), $Mc$ is the number of integer cycles (odd).
																
				Note:
				对于 Digital Capture，因为要进行 FFT 运算，所以 N 要是 2 的倍数，M 要是奇数，与 N 互为质数。
				---

				#### 3. Send the collected set of time samples to the DSP to perform DFT / FFT analysis
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011140834.png" style="height: 250px;" />
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011140904.png" style="height: 250px;" />
																
				Note:
				Digital Capture 收集样本，然后送到 DSP 进行 FFT 运算。
				---

				#### 4. Analyze the frequency bins of interest using equations or tester algorithms for SNR, THD and compare to specification
				
				#### 5. Make a pass / fail decision based on the results

				Note:
				最后计算并分析。
				
			  </textarea
            >
          </section>
        </section>

        <!-- DAC Contents -->
        <section>
          <section data-markdown>
            <textarea data-template>
					# DAC Content
  
					Note:
				  	接下来我们看 DAC
					---

					Digital to Analog Converter (ADC) is a device to converts a sequence of digital input data into analog signals.

					![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011141644.png)

					Note:
					DAC 是一个把输入的数字信号转化为模拟信号的设备。
				  </textarea
            >
          </section>
        </section>

        <!-- Static Parameters of DAC -->
        <section>
          <section data-markdown>
            <textarea data-template>

						## Static Parameters
						
						DAC's static parameters mainly contain:
						
						- Zero Scale Output
						- Full Scale Range (FSR)
						- LSB Size
						- Offset Error
						- Gain Error
						- Differential Non-Linearity Error (DNE or DNL)
						- Integral Non-Linearity Error (INE or INL)
						
						Note:
						DAC 的静态参数主要有这些。
						---

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011144045.png)
						
						Note:
						
						---

						### Zero Scale Output
						
						**Zero Scale Output** is the measured output value when the zero/null level digital input code is presented to the DUT.
						
						Note:
						Zero Scale Output 是输入零位数字码时，DAC 输出的电压。
						---

						### Full Scale Range (FSR)
						
						Range of DAC output voltage between the minimum ($V_{ZS}$) and maximum ($V_{FS}$) analog outputs is called **Full Scale Range (FSR)**:
						
						<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011142249.png" style="height: 400px;" />
						
						Note:
						DAC 的 FSR 是从零到满量程输出的范围。
						---

						### LSB Size
						
						Average change in voltage when in between the input codes is defined as LSB:
						
						$$
						LSB=\frac{FSR_{measured}}{2^{bits}-1}
						$$
						
						Note:
						LSB 可以由 FSR 计算得来。
						---

						### Offset Error
						
						**Offset Error** (Zero-Scale Error) is the voltage difference between ideal and actual offset (initial) points.
						
						$$
						OffsetError=V_{ZS(Actual)}-V_{ZS(ideal)}
						$$
						
						<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011144415.png" style="height: 400px;" />
						
						Note:
						Offset Error 是输入数字初始值时，实际与理想的电压的偏差。
						---

						### Gain Error
						
						**Gain Error** is the voltage difference between ideal and actual gain points on the transfer function.
						
						$$
						GainError=FSR_{Ideal}-FSR_{Actual}
						$$
						
						Where
						
						$$
						FSR_{Ideal}=V_{FS(ideal)}-V_{ZS(ideal)}
						$$
						
						$$
						FSR_{Actual}=V_{FS(Actual)}-V_{ZS(Actual)}
						$$
						
						Note:
						Gain Error 可以用理想 FSR 减实际 FSR 得到，这是已经把 Offset Error 校准过了。
						---

						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011144925.png)
						
						Note:
						
						---

						### Differential Non-Linearity Error (DNL)
						
						**Differential Non-Linearity Error (DNL)** is the difference in the output voltage at a specific, compared to the output at the previous input, then minus one device LSB:
						
						$$
						DNL=(V_{in2}-V_{in1})-LSB_{average}
						$$
						
						where $V_{in2}$ is the voltage of the upper transition, $V_{in1}$ is the lower.
						
						Note:
						
						---

						DNL is a measure of "small-signal" linearity error. Measurement of DNL is made from one step to the next, not each step to the ideal value.
						
						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011153556.png)
						
						Note:
						
						---

						### Integral Non-Linearity Error (INL)
						
						**Integral Non-Linearity Error (INL)** is the cumulative effect of all differential non-linearity values.It is a measure of "large-signal" linearity error. INL at any point along the curve is the deviation of the ideal linearity line.

						<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011184739.png" style="height: 300px;" />

						Note:
						
						---

						$$
						ExpectedOutput[i]=FSR*InputCode[i]+OffsetError
						$$
						
						$$
						INL[i]=\frac{ActualOutput[i]-ExpectedOutput[i]}{LSB_{average}}
						$$
						
						Also, INL can also be expressed as a function of DNL:
						
						$$
						INL[i]=\sum_{n=1}^{n=i}DNL[n]
						$$

						Note:
						
						---

						## How to Test Static Parameters
						
						Note:
						接下来讲 DAC 静态参数的测试流程。
						---

						### Test System Setup
						
						Test system setup for DAC static parameter tests:
						
						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011185006.png)
						
						Note:
						DAC 的测试系统，需要输入一系列数字值，再测输出的模拟电压。
						---

						### Tests Concept
						
						Procedure of testing the static parameters of an DAC DUT is listed below.
						
						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011185739.png)
						
						Note:
						这是基本的测试流程，从第一个数字码测到最后一个。
						---

						#### 1. Measure the output voltage by applying the digital data inputs from Zero Scale to Full Scale
						
						![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011185711.png)
						
						Note:
						这是一个三位的 ADC，如果太多位了，测试时间也会变长，如果要省时间可以只测主要的变化。

						比如 R2R DAC，就测每一位的进位情况。
						---

						#### 2. Calculate DNL for each input code
						
						$$
						DNL[i]=\frac{OutputMeasured[i]-OutputMeasured[i-1]-LSB_{average}}{LSB_{average}}
						$$
						
						Where
						
						$$
						LSB_{average}=\frac{OutputMeasured[n]-OutputMeasured[0]}{2^{bits}-1}
						$$
						
						Note:
						这是 DNL 和 INL 的测试。
						---

						#### 3. Get the max and min DNL
						
						#### 4. Calculate for INL for each step
						
						#### 5. Get the max and min INL
						
						Note:
						
	  </textarea
            >
          </section>
        </section>

        <!-- Dynamic Parameters of DAC  -->
        <section>
          <section data-markdown>
            <textarea data-template>
				## Dynamic Parameters
						
				DAC's dynamic parameters mainly contain:
				
				- Signal to Noise Ratio (SNR)
				- Total Harmonic Distortion (THD)
				- Signal to Noise and Distortion Ratio (SINAD)
				- Inter-modulation Error (IM)
				
				Note:
				DAC 动态参数主要是这些。
				---

				### Signal to Noise Ratio (SNR)
				
				**Signal to Noise Ratio (SNR)** of an DAC is defined as the ratio of the Measured Signal Power's RMS (excluding Harmonic Distortion) to the Noise Power's RMS:
				
				$$
				SNR(dB)=20log(\frac{V_{Signal(RMS)}}{V_{Noise(RMS)}})
				$$
				
				Since SNR is an ratio of power, $20$ in the equation means the square of the ratio of voltage.
								
				Note:
				
				---

				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221009221450.png)
				
				Although the Harmonic Distortion is not included in the measurement of SNR, but the Quantization, Thermal and other residual noise in converter are included.
								
				Note:
				
				---

				### Total Harmonic Distortion (THD)
				
				**Total Harmonic Distortion (THD)** of an DAC is defined as the ratio of the fundamental to all the harmonic distortion:
				
				$$
				THD(dB)=20log(\frac{\sqrt{V^2_{2(RMS)}+V^2_{3(RMS)}+...+V^2_{n(RMS)}}}{V_{1(RMS)}}
				$$
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221009225800.png" style="height: 300px;" />
								
				Note:
				
				---

				## How to Test Dynamic Parameters
								
				Note:
				
				---

				### Test System Setup
				
				Test system setup for ADC dynamic parameter tests:
				
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221009230212.png)
				
				Resolution of AC Digitizer should be at least 2 to 4 bits better than DUT.
								
				Note:
				
				---

				### Tests Concept

				#### 1.Make a continuous input digital data signal (of a Sine wave) with the tester for the DAC to convert
				
				<small>It is common practice to ensure that the analog/digital clock are referenced to a common master clock, so that the relationship of the clock sources's frequency is fixed and synchronized, which making test results highly repeatable.</small>
				
				![](https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011195204.png)
								
				Note:
				
				---

				#### 2.Coherently collect a set of samples with the DAC
				
				For Digital Source:
				
				$$
				\frac{Fs(dut)}{Fi}=\frac{N}{M}
				$$
				
				Where $Fs(dut)$ is the samping rate of Digital Source, $Fi$ is signal frequency, $N$ is the number of samples, $M$ is the number of integer cycles.
								
				Note:
				
				---

				For AC_Digital Capture:
				
				$$
				\frac{Fs}{Fi}=\frac{Ncap}{Mc}
				$$
				
				Where $Fs$ is the DAC sampling rate also the Digital Capture's sample rate, $Fi$ is the signal frequency, $Ncap$ is the number of samples captured (2x number), $Mc$ is the number of integer cycles (odd).
								
				Note:
				
				---

				#### 3.Send the collected set of time samples to the DSP to perform DFT / FFT analysis
				
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011140834.png" style="height: 250px;" />
								
				<img data-src="https://wiki-media-1253965369.cos.ap-guangzhou.myqcloud.com/img/20221011140904.png" style="height: 250px;" />
								
				Note:
				
				---

				#### 4.Analyze the frequency bins of interest using equations or tester algorithms for SNR, THD and compare to specification
				
				#### 5.Make a pass / fail decision based on the results
				
				Note:
				
	  </textarea
            >
          </section>
        </section>

        <!-- End -->
        <section>
          <section data-markdown>
            <textarea data-template>
				# Thanks for participating
			</textarea
            >
          </section>
        </section>

        <!-- 内容分隔符 -->
      </div>
    </div>

    <script src="dist/reveal.js"></script>
    <script src="plugin/notes/notes.js"></script>
    <script src="plugin/markdown/markdown.js"></script>
    <script src="plugin/highlight/highlight.js"></script>
    <script src="plugin/math/math.js"></script>

    <script>
      // More info about initialization & config:
      // - https://revealjs.com/initialization/
      // - https://revealjs.com/config/
      Reveal.initialize({
        hash: true,
        autoPlayMedia: true,
        // Learn about plugins: https://revealjs.com/plugins/

        // 切换过渡效果
        // none-无/fade-渐变/slide-飞入/convex-凸面/concave-凹面/zoom-缩放
        transition: "none",

        // 切换过渡速度
        // default-中速/fast-快速/slow-慢速
        transitionSpeed: "fast", // default/fast/slow

        markdown: {
          smartypants: true,
        },

        // 预加载幻灯片数
        viewDistance: 8,

        plugins: [
          RevealMarkdown,
          RevealHighlight,
          RevealNotes,
          RevealMath.KaTeX,
        ],
      });
      Reveal.configure({
        showNotes: false,
        pdfSeparateFragments: false,
      });
    </script>
  </body>
</html>
