{
    "DESIGN_NAME": "user_project_wrapper",
    "DESIGN_IS_CORE": 1,
    "VERILOG_FILES": [  
        "dir::*.v"
    ],
    "CLOCK_PERIOD": 40,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "SYNTH_STRATEGY": "DELAY 4",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2920 3520",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_VWIDTH": 3,
    "FP_PDN_HWIDTH": 3,
    "FP_PDN_VOFFSET": 0,
    "FP_PDN_HOFFSET": 0,
    "FP_PDN_VPITCH": 50,
    "FP_PDN_HPITCH": 50,
    "SNYTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "PL_TARGET_DENSITY": 0.35,
    "LVS_CONNECT_BY_LABEL": 1,
    "LVS_INSERT_POWER_PINS": 1,
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/Tile/*.v"
    ],
    "ROUTING_CORES": 10,
    "FP_TAP_HORIZONTAL_HALO": 50,
    "FP_TAP_VERTICAL_HALO": 50,
    "FP_PDN_HORIZONTAL_HALO": 10,
    "FP_PDN_VERTICAL_HALO": 10,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_HOFFSET": 14,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 14,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_ENABLE_GLOBAL_CONNECTIONS": 1,
    "FP_PDN_MACRO_HOOKS": ["Inst_BlockRAM_0 vccd1 vssd1 VPWR VGND,"],
    "EXTRA_LEFS": [
        "dir::./macros/lef/BlockRAM_1KB.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::./macros/gds/BlockRAM_1KB.gds"
    ],
    "EXTRA_LIBS": [
        "dir::./macros/lib/BlockRAM_1KB.lib"
    ],
    "FP_PDN_MULTILAYER": true,
    "SYNTH_POWER_DEFINE": "USE_POWER_PINS",
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "RUN_KLAYOUT_XOR": 0,
    "KLAYOUT_XOR_GDS": 0,
    "KLAYOUT_XOR_XML": 0,
    "RUN_CVC": 0,
    "FP_PDN_CHECK_NODES": 0,
    "PL_TIME_DRIVEN": 0,
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "RUN_LINTER": 0,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 0,
    "GRT_REPAIR_ANTENNAS": 0,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_user_proj_example.sdc",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 30,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 40
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
