// Seed: 2233791342
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input wire id_2,
    output wand id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd43,
    parameter id_4 = 32'd39,
    parameter id_8 = 32'd2
) (
    output logic id_0,
    input tri0 id_1,
    input wor _id_2,
    output tri1 id_3,
    output uwire _id_4,
    input uwire id_5[id_2 : 1],
    input wire id_6[id_4 : -1],
    output wand id_7[-1 : id_8],
    input supply1 _id_8,
    output supply1 id_9
);
  module_0 modCall_1 (
      id_9,
      id_1,
      id_6,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_11;
  parameter [1 : -1] id_12 = 1;
  wire id_13;
  always begin : LABEL_0
    #id_14 id_0 = -1;
  end
  logic id_15;
  ;
  parameter id_16 = -1'b0;
endmodule
