Warning (10268): Verilog HDL information at Timer.sv(13): always construct contains both blocking and non-blocking assignments File: C:/Users/Thinh Nguyen/OneDrive - RMIT University/EEET2475_s3818343_s3804791_Assignment/Quartus_Projects/Stopwatch/Stopwatch_Top_Level/Timer.sv Line: 13
