// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="app_conv_mult_15,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.318000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=32,HLS_SYN_FF=4509,HLS_SYN_LUT=3529}" *)

module app_conv_mult_15 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        reset_app_conv_mult_15_V_dout,
        reset_app_conv_mult_15_V_empty_n,
        reset_app_conv_mult_15_V_read,
        app_conv_mult_15_param_V_idx_blk_dout,
        app_conv_mult_15_param_V_idx_blk_empty_n,
        app_conv_mult_15_param_V_idx_blk_read,
        app_conv_mult_15_param_V_idx_dim_0_dout,
        app_conv_mult_15_param_V_idx_dim_0_empty_n,
        app_conv_mult_15_param_V_idx_dim_0_read,
        app_conv_mult_15_param_V_idx_dim_1_dout,
        app_conv_mult_15_param_V_idx_dim_1_empty_n,
        app_conv_mult_15_param_V_idx_dim_1_read,
        app_conv_mult_15_param_V_val_dout,
        app_conv_mult_15_param_V_val_empty_n,
        app_conv_mult_15_param_V_val_read,
        app_conv_mult_dummy_param_V_idx_blk_din,
        app_conv_mult_dummy_param_V_idx_blk_full_n,
        app_conv_mult_dummy_param_V_idx_blk_write,
        app_conv_mult_dummy_param_V_idx_dim_0_din,
        app_conv_mult_dummy_param_V_idx_dim_0_full_n,
        app_conv_mult_dummy_param_V_idx_dim_0_write,
        app_conv_mult_dummy_param_V_idx_dim_1_din,
        app_conv_mult_dummy_param_V_idx_dim_1_full_n,
        app_conv_mult_dummy_param_V_idx_dim_1_write,
        app_conv_mult_dummy_param_V_val_din,
        app_conv_mult_dummy_param_V_val_full_n,
        app_conv_mult_dummy_param_V_val_write,
        app_conv_mult_15_input_data_V_data_V_dout,
        app_conv_mult_15_input_data_V_data_V_empty_n,
        app_conv_mult_15_input_data_V_data_V_read,
        app_conv_mult_15_input_data_V_eop_dout,
        app_conv_mult_15_input_data_V_eop_empty_n,
        app_conv_mult_15_input_data_V_eop_read,
        app_conv_mult_dummy_input_data_V_data_V_din,
        app_conv_mult_dummy_input_data_V_data_V_full_n,
        app_conv_mult_dummy_input_data_V_data_V_write,
        app_conv_mult_dummy_input_data_V_eop_din,
        app_conv_mult_dummy_input_data_V_eop_full_n,
        app_conv_mult_dummy_input_data_V_eop_write,
        app_conv_row_reduce_15_input_data_V_data_V_din,
        app_conv_row_reduce_15_input_data_V_data_V_full_n,
        app_conv_row_reduce_15_input_data_V_data_V_write,
        app_conv_row_reduce_15_input_data_V_id_din,
        app_conv_row_reduce_15_input_data_V_id_full_n,
        app_conv_row_reduce_15_input_data_V_id_write,
        app_conv_row_reduce_15_input_data_V_eop_din,
        app_conv_row_reduce_15_input_data_V_eop_full_n,
        app_conv_row_reduce_15_input_data_V_eop_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   reset_app_conv_mult_15_V_dout;
input   reset_app_conv_mult_15_V_empty_n;
output   reset_app_conv_mult_15_V_read;
input  [7:0] app_conv_mult_15_param_V_idx_blk_dout;
input   app_conv_mult_15_param_V_idx_blk_empty_n;
output   app_conv_mult_15_param_V_idx_blk_read;
input  [7:0] app_conv_mult_15_param_V_idx_dim_0_dout;
input   app_conv_mult_15_param_V_idx_dim_0_empty_n;
output   app_conv_mult_15_param_V_idx_dim_0_read;
input  [7:0] app_conv_mult_15_param_V_idx_dim_1_dout;
input   app_conv_mult_15_param_V_idx_dim_1_empty_n;
output   app_conv_mult_15_param_V_idx_dim_1_read;
input  [7:0] app_conv_mult_15_param_V_val_dout;
input   app_conv_mult_15_param_V_val_empty_n;
output   app_conv_mult_15_param_V_val_read;
output  [7:0] app_conv_mult_dummy_param_V_idx_blk_din;
input   app_conv_mult_dummy_param_V_idx_blk_full_n;
output   app_conv_mult_dummy_param_V_idx_blk_write;
output  [7:0] app_conv_mult_dummy_param_V_idx_dim_0_din;
input   app_conv_mult_dummy_param_V_idx_dim_0_full_n;
output   app_conv_mult_dummy_param_V_idx_dim_0_write;
output  [7:0] app_conv_mult_dummy_param_V_idx_dim_1_din;
input   app_conv_mult_dummy_param_V_idx_dim_1_full_n;
output   app_conv_mult_dummy_param_V_idx_dim_1_write;
output  [7:0] app_conv_mult_dummy_param_V_val_din;
input   app_conv_mult_dummy_param_V_val_full_n;
output   app_conv_mult_dummy_param_V_val_write;
input  [511:0] app_conv_mult_15_input_data_V_data_V_dout;
input   app_conv_mult_15_input_data_V_data_V_empty_n;
output   app_conv_mult_15_input_data_V_data_V_read;
input   app_conv_mult_15_input_data_V_eop_dout;
input   app_conv_mult_15_input_data_V_eop_empty_n;
output   app_conv_mult_15_input_data_V_eop_read;
output  [511:0] app_conv_mult_dummy_input_data_V_data_V_din;
input   app_conv_mult_dummy_input_data_V_data_V_full_n;
output   app_conv_mult_dummy_input_data_V_data_V_write;
output   app_conv_mult_dummy_input_data_V_eop_din;
input   app_conv_mult_dummy_input_data_V_eop_full_n;
output   app_conv_mult_dummy_input_data_V_eop_write;
output  [31:0] app_conv_row_reduce_15_input_data_V_data_V_din;
input   app_conv_row_reduce_15_input_data_V_data_V_full_n;
output   app_conv_row_reduce_15_input_data_V_data_V_write;
output  [7:0] app_conv_row_reduce_15_input_data_V_id_din;
input   app_conv_row_reduce_15_input_data_V_id_full_n;
output   app_conv_row_reduce_15_input_data_V_id_write;
output   app_conv_row_reduce_15_input_data_V_eop_din;
input   app_conv_row_reduce_15_input_data_V_eop_full_n;
output   app_conv_row_reduce_15_input_data_V_eop_write;

reg ap_idle;
reg reset_app_conv_mult_15_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    app_conv_mult_dummy_param_V_idx_blk_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] empty_n_5_reg_5526;
reg   [0:0] param_ready_reg_1104;
reg   [0:0] empty_n_3_reg_5531;
reg    app_conv_mult_dummy_param_V_idx_dim_0_blk_n;
reg    app_conv_mult_dummy_param_V_idx_dim_1_blk_n;
reg    app_conv_mult_dummy_param_V_val_blk_n;
reg    app_conv_mult_dummy_input_data_V_data_V_blk_n;
reg   [0:0] reset_reg_1128;
reg   [0:0] tmp_1_reg_5593;
reg   [0:0] empty_n_4_reg_5597;
reg    app_conv_mult_dummy_input_data_V_eop_blk_n;
reg    app_conv_row_reduce_15_input_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_reg_pp0_iter3_reset_reg_1128;
reg   [0:0] ap_reg_pp0_iter3_empty_n_5_reg_5526;
reg   [0:0] ap_reg_pp0_iter3_param_ready_reg_1104;
reg   [0:0] tmp_2_reg_5601;
reg   [0:0] ap_reg_pp0_iter3_tmp_2_reg_5601;
reg   [0:0] tmp_9_reg_6051;
reg   [0:0] ap_reg_pp0_iter3_tmp_9_reg_6051;
reg    app_conv_row_reduce_15_input_data_V_id_blk_n;
reg    app_conv_row_reduce_15_input_data_V_eop_blk_n;
reg   [0:0] reg_input_data_1_reg_1068;
reg   [511:0] reg_input_data_reg_1080;
reg   [31:0] input_param_cnt_reg_1092;
reg   [0:0] ap_reg_pp0_iter1_param_ready_reg_1104;
wire    ap_block_state2_pp0_stage0_iter0;
wire    app_conv_mult_dummy_param_V_val1_status;
reg    ap_predicate_op424_write_state3;
wire    app_conv_mult_dummy_input_data_V_eop1_status;
reg    ap_predicate_op471_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    app_conv_row_reduce_15_input_data_V_id1_status;
reg    ap_predicate_op1025_write_state6;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter2_param_ready_reg_1104;
reg   [7:0] phase_reg_1116;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_1128;
reg   [0:0] ap_reg_pp0_iter2_reset_reg_1128;
reg   [0:0] data_out_eop_reg_1140;
reg   [0:0] ap_reg_pp0_iter2_data_out_eop_reg_1140;
reg   [0:0] ap_reg_pp0_iter3_data_out_eop_reg_1140;
wire   [0:0] empty_n_5_fu_1371_p1;
reg   [0:0] ap_phi_mux_reset_phi_fu_1132_p4;
reg   [0:0] ap_reg_pp0_iter1_empty_n_5_reg_5526;
reg   [0:0] ap_reg_pp0_iter2_empty_n_5_reg_5526;
wire   [0:0] empty_n_3_fu_1375_p1;
reg   [0:0] ap_phi_mux_param_ready_phi_fu_1108_p4;
reg   [7:0] tmp_idx_blk_reg_5535;
reg   [7:0] tmp_idx_dim_0_reg_5540;
reg   [7:0] tmp_idx_dim_1_reg_5545;
reg   [7:0] tmp_val_129_reg_5550;
wire   [0:0] tmp_6_fu_1395_p2;
reg   [0:0] tmp_6_reg_5575;
wire   [0:0] tmp_fu_1401_p1;
reg   [0:0] tmp_reg_5579;
wire   [5:0] tmp_5_fu_1405_p1;
reg   [5:0] tmp_5_reg_5583;
wire   [31:0] input_param_cnt_2_fu_1949_p2;
reg   [31:0] input_param_cnt_2_reg_5587;
wire   [0:0] tmp_1_fu_1955_p2;
wire   [0:0] tmp_2_fu_2079_p2;
reg   [0:0] ap_reg_pp0_iter2_tmp_2_reg_5601;
wire   [0:0] tmp_12_fu_2409_p1;
reg   [0:0] tmp_12_reg_5605;
reg   [0:0] ap_reg_pp0_iter2_tmp_12_reg_5605;
reg   [0:0] ap_reg_pp0_iter3_tmp_12_reg_5605;
wire   [15:0] tmp_11_fu_2433_p2;
reg   [15:0] tmp_11_reg_5621;
wire   [15:0] tmp_23_0_1_fu_2465_p2;
reg   [15:0] tmp_23_0_1_reg_5626;
reg  signed [7:0] p_Result_0_2_reg_5631;
wire   [15:0] tmp_23_0_3_fu_2507_p2;
reg   [15:0] tmp_23_0_3_reg_5636;
reg  signed [7:0] p_Result_0_4_reg_5641;
wire   [15:0] tmp_23_0_5_fu_2549_p2;
reg   [15:0] tmp_23_0_5_reg_5646;
reg  signed [7:0] p_Result_0_6_reg_5651;
wire   [7:0] kernels_load_0_6_phi_fu_2565_p3;
reg  signed [7:0] kernels_load_0_6_phi_reg_5656;
wire   [15:0] tmp_23_0_7_fu_2599_p2;
reg   [15:0] tmp_23_0_7_reg_5661;
reg  signed [7:0] p_Result_0_8_reg_5666;
wire   [7:0] kernels_load_0_8_phi_fu_2615_p3;
reg  signed [7:0] kernels_load_0_8_phi_reg_5671;
wire   [15:0] tmp_23_0_9_fu_2649_p2;
reg   [15:0] tmp_23_0_9_reg_5676;
reg  signed [7:0] p_Result_0_s_reg_5681;
wire   [15:0] tmp_23_0_10_fu_2691_p2;
reg   [15:0] tmp_23_0_10_reg_5686;
reg  signed [7:0] p_Result_0_11_reg_5691;
wire   [15:0] tmp_23_0_12_fu_2733_p2;
reg   [15:0] tmp_23_0_12_reg_5696;
reg  signed [7:0] p_Result_0_13_reg_5701;
wire   [7:0] kernels_load_0_14_phi_fu_2749_p3;
reg  signed [7:0] kernels_load_0_14_phi_reg_5706;
wire   [15:0] tmp_23_0_14_fu_2783_p2;
reg   [15:0] tmp_23_0_14_reg_5711;
reg  signed [7:0] p_Result_0_15_reg_5716;
wire   [7:0] kernels_load_0_16_phi_fu_2799_p3;
reg  signed [7:0] kernels_load_0_16_phi_reg_5721;
wire   [15:0] tmp_23_0_16_fu_2833_p2;
reg   [15:0] tmp_23_0_16_reg_5726;
reg  signed [7:0] p_Result_0_17_reg_5731;
wire   [7:0] kernels_load_0_18_phi_fu_2849_p3;
reg  signed [7:0] kernels_load_0_18_phi_reg_5736;
wire   [15:0] tmp_23_0_18_fu_2883_p2;
reg   [15:0] tmp_23_0_18_reg_5741;
reg  signed [7:0] p_Result_0_19_reg_5746;
wire   [7:0] kernels_load_0_20_phi_fu_2899_p3;
reg  signed [7:0] kernels_load_0_20_phi_reg_5751;
wire   [15:0] tmp_23_0_20_fu_2933_p2;
reg   [15:0] tmp_23_0_20_reg_5756;
reg  signed [7:0] p_Result_0_21_reg_5761;
wire   [7:0] kernels_load_0_22_phi_fu_2949_p3;
reg  signed [7:0] kernels_load_0_22_phi_reg_5766;
wire   [15:0] tmp_23_0_22_fu_2983_p2;
reg   [15:0] tmp_23_0_22_reg_5771;
reg  signed [7:0] p_Result_0_23_reg_5776;
wire   [7:0] kernels_load_0_24_phi_fu_2999_p3;
reg  signed [7:0] kernels_load_0_24_phi_reg_5781;
wire   [15:0] tmp_23_0_24_fu_3033_p2;
reg   [15:0] tmp_23_0_24_reg_5786;
reg  signed [7:0] p_Result_0_25_reg_5791;
wire   [15:0] tmp_23_0_26_fu_3075_p2;
reg   [15:0] tmp_23_0_26_reg_5796;
reg  signed [7:0] p_Result_0_27_reg_5801;
wire   [15:0] tmp_23_0_28_fu_3117_p2;
reg   [15:0] tmp_23_0_28_reg_5806;
reg  signed [7:0] p_Result_0_29_reg_5811;
wire   [7:0] kernels_load_0_30_phi_fu_3133_p3;
reg  signed [7:0] kernels_load_0_30_phi_reg_5816;
reg  signed [7:0] p_Result_0_30_reg_5821;
wire   [7:0] kernels_load_0_31_phi_fu_3151_p3;
reg  signed [7:0] kernels_load_0_31_phi_reg_5826;
wire   [15:0] tmp_23_0_31_fu_3185_p2;
reg   [15:0] tmp_23_0_31_reg_5831;
reg  signed [7:0] p_Result_0_32_reg_5836;
wire   [7:0] kernels_load_0_33_phi_fu_3201_p3;
reg  signed [7:0] kernels_load_0_33_phi_reg_5841;
wire   [15:0] tmp_23_0_33_fu_3235_p2;
reg   [15:0] tmp_23_0_33_reg_5846;
reg  signed [7:0] p_Result_0_34_reg_5851;
wire   [7:0] kernels_load_0_35_phi_fu_3251_p3;
reg  signed [7:0] kernels_load_0_35_phi_reg_5856;
wire   [15:0] tmp_23_0_35_fu_3285_p2;
reg   [15:0] tmp_23_0_35_reg_5861;
reg  signed [7:0] p_Result_0_36_reg_5866;
wire   [7:0] kernels_load_0_37_phi_fu_3301_p3;
reg  signed [7:0] kernels_load_0_37_phi_reg_5871;
wire   [15:0] tmp_23_0_37_fu_3335_p2;
reg   [15:0] tmp_23_0_37_reg_5876;
reg  signed [7:0] p_Result_0_38_reg_5881;
wire   [15:0] tmp_23_0_39_fu_3377_p2;
reg   [15:0] tmp_23_0_39_reg_5886;
reg  signed [7:0] p_Result_0_40_reg_5891;
wire   [15:0] tmp_23_0_41_fu_3419_p2;
reg   [15:0] tmp_23_0_41_reg_5896;
reg  signed [7:0] p_Result_0_42_reg_5901;
wire   [7:0] kernels_load_0_43_phi_fu_3435_p3;
reg  signed [7:0] kernels_load_0_43_phi_reg_5906;
wire   [15:0] tmp_23_0_43_fu_3469_p2;
reg   [15:0] tmp_23_0_43_reg_5911;
reg  signed [7:0] p_Result_0_44_reg_5916;
wire   [7:0] kernels_load_0_45_phi_fu_3485_p3;
reg  signed [7:0] kernels_load_0_45_phi_reg_5921;
wire   [15:0] tmp_23_0_45_fu_3519_p2;
reg   [15:0] tmp_23_0_45_reg_5926;
reg  signed [7:0] p_Result_0_46_reg_5931;
wire   [15:0] tmp_23_0_47_fu_3561_p2;
reg   [15:0] tmp_23_0_47_reg_5936;
reg  signed [7:0] p_Result_0_48_reg_5941;
wire   [15:0] tmp_23_0_49_fu_3603_p2;
reg   [15:0] tmp_23_0_49_reg_5946;
reg  signed [7:0] p_Result_0_50_reg_5951;
wire   [7:0] kernels_load_0_51_phi_fu_3619_p3;
reg  signed [7:0] kernels_load_0_51_phi_reg_5956;
wire   [15:0] tmp_23_0_51_fu_3653_p2;
reg   [15:0] tmp_23_0_51_reg_5961;
reg  signed [7:0] p_Result_0_52_reg_5966;
wire   [7:0] kernels_load_0_53_phi_fu_3669_p3;
reg  signed [7:0] kernels_load_0_53_phi_reg_5971;
wire   [15:0] tmp_23_0_53_fu_3703_p2;
reg   [15:0] tmp_23_0_53_reg_5976;
reg  signed [7:0] p_Result_0_54_reg_5981;
wire   [7:0] kernels_load_0_55_phi_fu_3719_p3;
reg  signed [7:0] kernels_load_0_55_phi_reg_5986;
wire   [15:0] tmp_23_0_55_fu_3753_p2;
reg   [15:0] tmp_23_0_55_reg_5991;
reg  signed [7:0] p_Result_0_56_reg_5996;
wire   [7:0] kernels_load_0_57_phi_fu_3769_p3;
reg  signed [7:0] kernels_load_0_57_phi_reg_6001;
wire   [15:0] tmp_23_0_57_fu_3803_p2;
reg   [15:0] tmp_23_0_57_reg_6006;
reg  signed [7:0] p_Result_0_58_reg_6011;
wire   [7:0] kernels_load_0_59_phi_fu_3819_p3;
reg  signed [7:0] kernels_load_0_59_phi_reg_6016;
wire   [15:0] tmp_23_0_59_fu_3853_p2;
reg   [15:0] tmp_23_0_59_reg_6021;
wire   [15:0] tmp_23_0_60_fu_3885_p2;
reg   [15:0] tmp_23_0_60_reg_6026;
reg  signed [7:0] p_Result_0_61_reg_6031;
wire   [7:0] kernels_load_0_62_phi_fu_3901_p3;
reg  signed [7:0] kernels_load_0_62_phi_reg_6036;
reg  signed [7:0] p_Result_0_62_reg_6041;
wire   [7:0] kernels_load_0_63_phi_fu_3919_p3;
reg  signed [7:0] kernels_load_0_63_phi_reg_6046;
wire   [0:0] tmp_9_fu_3927_p2;
reg   [0:0] ap_reg_pp0_iter2_tmp_9_reg_6051;
(* use_dsp48 = "no" *) wire   [15:0] tmp3_fu_4313_p2;
reg   [15:0] tmp3_reg_6055;
(* use_dsp48 = "no" *) wire   [15:0] tmp6_fu_4317_p2;
reg   [15:0] tmp6_reg_6060;
wire  signed [15:0] grp_fu_4669_p3;
reg  signed [15:0] tmp8_reg_6065;
reg    ap_enable_reg_pp0_iter2;
wire  signed [15:0] grp_fu_4676_p3;
reg  signed [15:0] tmp9_reg_6070;
(* use_dsp48 = "no" *) wire   [15:0] tmp13_fu_4321_p2;
reg   [15:0] tmp13_reg_6075;
(* use_dsp48 = "no" *) wire   [15:0] tmp18_fu_4325_p2;
reg   [15:0] tmp18_reg_6080;
(* use_dsp48 = "no" *) wire   [15:0] tmp21_fu_4329_p2;
reg   [15:0] tmp21_reg_6085;
wire  signed [15:0] grp_fu_4639_p3;
reg  signed [15:0] tmp23_reg_6090;
wire  signed [15:0] grp_fu_4646_p3;
reg  signed [15:0] tmp24_reg_6095;
(* use_dsp48 = "no" *) wire   [15:0] tmp28_fu_4333_p2;
reg   [15:0] tmp28_reg_6100;
wire  signed [15:0] grp_fu_4493_p3;
reg  signed [15:0] tmp32_reg_6105;
wire  signed [15:0] grp_fu_4500_p3;
reg  signed [15:0] tmp33_reg_6110;
(* use_dsp48 = "no" *) wire   [15:0] tmp37_fu_4337_p2;
reg   [15:0] tmp37_reg_6115;
wire  signed [15:0] grp_fu_4523_p3;
reg  signed [15:0] tmp39_reg_6120;
wire  signed [15:0] grp_fu_4530_p3;
reg  signed [15:0] tmp40_reg_6125;
(* use_dsp48 = "no" *) wire   [15:0] tmp44_fu_4341_p2;
reg   [15:0] tmp44_reg_6130;
(* use_dsp48 = "no" *) wire   [15:0] tmp49_fu_4345_p2;
reg   [15:0] tmp49_reg_6135;
(* use_dsp48 = "no" *) wire   [15:0] tmp52_fu_4349_p2;
reg   [15:0] tmp52_reg_6140;
wire  signed [15:0] grp_fu_4585_p3;
reg  signed [15:0] tmp54_reg_6145;
wire  signed [15:0] grp_fu_4592_p3;
reg  signed [15:0] tmp55_reg_6150;
(* use_dsp48 = "no" *) wire   [15:0] tmp59_fu_4353_p2;
reg   [15:0] tmp59_reg_6155;
wire   [15:0] results_0_fu_4450_p2;
reg   [15:0] results_0_reg_6160;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
wire   [511:0] grp_reg_APP_Mult_Data_s_fu_1973_ap_return_0;
wire   [0:0] grp_reg_APP_Mult_Data_s_fu_1973_ap_return_1;
reg    grp_reg_APP_Mult_Data_s_fu_1973_ap_ce;
reg    ap_predicate_op422_call_state2;
reg   [0:0] ap_phi_mux_reg_input_data_1_be_phi_fu_1293_p4;
reg   [0:0] ap_phi_mux_reg_input_data_1_phi_fu_1072_p4;
reg   [511:0] ap_phi_mux_reg_input_data_be_phi_fu_1306_p4;
reg   [511:0] ap_phi_mux_reg_input_data_phi_fu_1084_p4;
reg   [31:0] ap_phi_mux_input_param_cnt_phi_fu_1096_p4;
reg   [31:0] ap_phi_mux_input_param_cnt_be_phi_fu_1319_p4;
reg   [0:0] ap_phi_mux_param_ready_be_phi_fu_1332_p4;
reg   [7:0] ap_phi_mux_phase_phi_fu_1120_p4;
reg   [7:0] ap_phi_mux_phase_be_phi_fu_1345_p4;
reg   [0:0] ap_phi_mux_reset_be_phi_fu_1358_p4;
reg   [0:0] ap_phi_mux_data_out_eop_phi_fu_1144_p6;
reg   [0:0] ap_phi_reg_pp0_iter1_data_out_eop_reg_1140;
wire   [0:0] ap_phi_reg_pp0_iter0_data_out_eop_reg_1140;
reg   [511:0] ap_phi_mux_p_Val2_s_phi_fu_1158_p6;
reg   [511:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_1155;
wire   [511:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_1155;
reg   [7:0] ap_phi_mux_phase_1_phi_fu_1171_p6;
reg   [7:0] ap_phi_reg_pp0_iter1_phase_1_reg_1168;
wire   [7:0] ap_phi_reg_pp0_iter0_phase_1_reg_1168;
reg   [0:0] ap_phi_mux_reg_input_data_1_2_phi_fu_1185_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_reg_input_data_1_2_reg_1182;
reg   [511:0] ap_phi_mux_reg_input_data_0_2_phi_fu_1205_p10;
wire   [511:0] ap_phi_reg_pp0_iter1_reg_input_data_0_2_reg_1202;
reg   [31:0] ap_phi_mux_input_param_cnt_1_phi_fu_1225_p10;
wire   [31:0] ap_phi_reg_pp0_iter1_input_param_cnt_1_reg_1222;
reg   [0:0] ap_phi_mux_param_ready_2_phi_fu_1244_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_param_ready_2_reg_1241;
wire   [0:0] tmp_s_fu_2061_p2;
reg   [7:0] ap_phi_mux_phase_4_phi_fu_1263_p10;
wire   [7:0] ap_phi_reg_pp0_iter1_phase_4_reg_1260;
wire   [7:0] tmp_7_fu_3933_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_1279;
reg   [0:0] ap_phi_reg_pp0_iter1_reset_1_reg_1279;
wire   [0:0] ap_phi_reg_pp0_iter1_reg_input_data_1_be_reg_1289;
wire   [511:0] ap_phi_reg_pp0_iter1_reg_input_data_be_reg_1302;
wire   [31:0] ap_phi_reg_pp0_iter1_input_param_cnt_be_reg_1315;
wire   [0:0] ap_phi_reg_pp0_iter1_param_ready_be_reg_1328;
wire   [7:0] ap_phi_reg_pp0_iter1_phase_be_reg_1341;
wire   [0:0] p_reset_1_fu_3961_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_reset_be_reg_1354;
reg    app_conv_mult_15_param_V_val0_update;
reg    ap_condition_669;
wire   [0:0] empty_n_nbread_fu_1008_p5_0;
reg    app_conv_mult_15_input_data_V_eop0_update;
wire   [0:0] empty_n_1_nbread_fu_1020_p3_0;
reg    app_conv_mult_dummy_param_V_val1_update;
reg    ap_block_pp0_stage0_01001;
reg    app_conv_mult_dummy_input_data_V_eop1_update;
reg    app_conv_row_reduce_15_input_data_V_id1_update;
reg   [7:0] tmp_val_fu_478;
reg   [7:0] tmp_val_1_fu_482;
reg   [7:0] tmp_val_2_fu_486;
reg   [7:0] tmp_val_3_fu_490;
reg   [7:0] tmp_val_4_fu_494;
reg   [7:0] tmp_val_5_fu_498;
reg   [7:0] tmp_val_6_fu_502;
reg   [7:0] tmp_val_7_fu_506;
reg   [7:0] tmp_val_8_fu_510;
reg   [7:0] tmp_val_9_fu_514;
reg   [7:0] tmp_val_10_fu_518;
reg   [7:0] tmp_val_11_fu_522;
reg   [7:0] tmp_val_12_fu_526;
reg   [7:0] tmp_val_13_fu_530;
reg   [7:0] tmp_val_14_fu_534;
reg   [7:0] tmp_val_15_fu_538;
reg   [7:0] tmp_val_16_fu_542;
reg   [7:0] tmp_val_17_fu_546;
reg   [7:0] tmp_val_18_fu_550;
reg   [7:0] tmp_val_19_fu_554;
reg   [7:0] tmp_val_20_fu_558;
reg   [7:0] tmp_val_21_fu_562;
reg   [7:0] tmp_val_22_fu_566;
reg   [7:0] tmp_val_23_fu_570;
reg   [7:0] tmp_val_24_fu_574;
reg   [7:0] tmp_val_25_fu_578;
reg   [7:0] tmp_val_26_fu_582;
reg   [7:0] tmp_val_27_fu_586;
reg   [7:0] tmp_val_28_fu_590;
reg   [7:0] tmp_val_29_fu_594;
reg   [7:0] tmp_val_30_fu_598;
reg   [7:0] tmp_val_31_fu_602;
reg   [7:0] tmp_val_32_fu_606;
reg   [7:0] tmp_val_33_fu_610;
reg   [7:0] tmp_val_34_fu_614;
reg   [7:0] tmp_val_35_fu_618;
reg   [7:0] tmp_val_36_fu_622;
reg   [7:0] tmp_val_37_fu_626;
reg   [7:0] tmp_val_38_fu_630;
reg   [7:0] tmp_val_39_fu_634;
reg   [7:0] tmp_val_40_fu_638;
reg   [7:0] tmp_val_41_fu_642;
reg   [7:0] tmp_val_42_fu_646;
reg   [7:0] tmp_val_43_fu_650;
reg   [7:0] tmp_val_44_fu_654;
reg   [7:0] tmp_val_45_fu_658;
reg   [7:0] tmp_val_46_fu_662;
reg   [7:0] tmp_val_47_fu_666;
reg   [7:0] tmp_val_48_fu_670;
reg   [7:0] tmp_val_49_fu_674;
reg   [7:0] tmp_val_50_fu_678;
reg   [7:0] tmp_val_51_fu_682;
reg   [7:0] tmp_val_52_fu_686;
reg   [7:0] tmp_val_53_fu_690;
reg   [7:0] tmp_val_54_fu_694;
reg   [7:0] tmp_val_55_fu_698;
reg   [7:0] tmp_val_56_fu_702;
reg   [7:0] tmp_val_57_fu_706;
reg   [7:0] tmp_val_58_fu_710;
reg   [7:0] tmp_val_59_fu_714;
reg   [7:0] tmp_val_60_fu_718;
reg   [7:0] tmp_val_61_fu_722;
reg   [7:0] tmp_val_62_fu_726;
reg   [7:0] tmp_val_63_fu_730;
reg   [7:0] tmp_val_64_fu_734;
reg   [7:0] tmp_val_65_fu_738;
reg   [7:0] tmp_val_66_fu_742;
reg   [7:0] tmp_val_67_fu_746;
reg   [7:0] tmp_val_68_fu_750;
reg   [7:0] tmp_val_69_fu_754;
reg   [7:0] tmp_val_70_fu_758;
reg   [7:0] tmp_val_71_fu_762;
reg   [7:0] tmp_val_72_fu_766;
reg   [7:0] tmp_val_73_fu_770;
reg   [7:0] tmp_val_74_fu_774;
reg   [7:0] tmp_val_75_fu_778;
reg   [7:0] tmp_val_76_fu_782;
reg   [7:0] tmp_val_77_fu_786;
reg   [7:0] tmp_val_78_fu_790;
reg   [7:0] tmp_val_79_fu_794;
reg   [7:0] tmp_val_80_fu_798;
reg   [7:0] tmp_val_81_fu_802;
reg   [7:0] tmp_val_82_fu_806;
reg   [7:0] tmp_val_83_fu_810;
reg   [7:0] tmp_val_84_fu_814;
reg   [7:0] tmp_val_85_fu_818;
reg   [7:0] tmp_val_86_fu_822;
reg   [7:0] tmp_val_87_fu_826;
reg   [7:0] tmp_val_88_fu_830;
reg   [7:0] tmp_val_89_fu_834;
reg   [7:0] tmp_val_90_fu_838;
reg   [7:0] tmp_val_91_fu_842;
reg   [7:0] tmp_val_92_fu_846;
reg   [7:0] tmp_val_93_fu_850;
reg   [7:0] tmp_val_94_fu_854;
reg   [7:0] tmp_val_95_fu_858;
reg   [7:0] tmp_val_96_fu_862;
reg   [7:0] tmp_val_97_fu_866;
reg   [7:0] tmp_val_98_fu_870;
reg   [7:0] tmp_val_99_fu_874;
reg   [7:0] tmp_val_100_fu_878;
reg   [7:0] tmp_val_101_fu_882;
reg   [7:0] tmp_val_102_fu_886;
reg   [7:0] tmp_val_103_fu_890;
reg   [7:0] tmp_val_104_fu_894;
reg   [7:0] tmp_val_105_fu_898;
reg   [7:0] tmp_val_106_fu_902;
reg   [7:0] tmp_val_107_fu_906;
reg   [7:0] tmp_val_108_fu_910;
reg   [7:0] tmp_val_109_fu_914;
reg   [7:0] tmp_val_110_fu_918;
reg   [7:0] tmp_val_111_fu_922;
reg   [7:0] tmp_val_112_fu_926;
reg   [7:0] tmp_val_113_fu_930;
reg   [7:0] tmp_val_114_fu_934;
reg   [7:0] tmp_val_115_fu_938;
reg   [7:0] tmp_val_116_fu_942;
reg   [7:0] tmp_val_117_fu_946;
reg   [7:0] tmp_val_118_fu_950;
reg   [7:0] tmp_val_119_fu_954;
reg   [7:0] tmp_val_120_fu_958;
reg   [7:0] tmp_val_121_fu_962;
reg   [7:0] tmp_val_122_fu_966;
reg   [7:0] tmp_val_123_fu_970;
reg   [7:0] tmp_val_124_fu_974;
reg   [7:0] tmp_val_125_fu_978;
reg   [7:0] tmp_val_126_fu_982;
reg   [7:0] tmp_val_127_fu_986;
reg   [15:0] results_1_fu_990;
wire   [15:0] results_1_2_fu_4468_p3;
reg   [15:0] results_1_3_fu_994;
wire   [15:0] results_1_1_fu_4462_p3;
reg   [31:0] reset_cnt_fu_998;
wire   [31:0] p_s_fu_3968_p3;
wire   [7:0] tmp_13_fu_2413_p1;
wire   [7:0] kernels_load_0_0_phi_fu_2421_p3;
wire  signed [7:0] tmp_11_fu_2433_p0;
wire  signed [7:0] tmp_11_fu_2433_p1;
wire   [7:0] p_Result_0_1_fu_2439_p4;
wire   [7:0] kernels_load_0_1_phi_fu_2453_p3;
wire  signed [7:0] tmp_23_0_1_fu_2465_p0;
wire  signed [7:0] tmp_23_0_1_fu_2465_p1;
wire   [7:0] p_Result_0_3_fu_2481_p4;
wire   [7:0] kernels_load_0_3_phi_fu_2495_p3;
wire  signed [7:0] tmp_23_0_3_fu_2507_p0;
wire  signed [7:0] tmp_23_0_3_fu_2507_p1;
wire   [7:0] p_Result_0_5_fu_2523_p4;
wire   [7:0] kernels_load_0_5_phi_fu_2537_p3;
wire  signed [7:0] tmp_23_0_5_fu_2549_p0;
wire  signed [7:0] tmp_23_0_5_fu_2549_p1;
wire   [7:0] p_Result_0_7_fu_2573_p4;
wire   [7:0] kernels_load_0_7_phi_fu_2587_p3;
wire  signed [7:0] tmp_23_0_7_fu_2599_p0;
wire  signed [7:0] tmp_23_0_7_fu_2599_p1;
wire   [7:0] p_Result_0_9_fu_2623_p4;
wire   [7:0] kernels_load_0_9_phi_fu_2637_p3;
wire  signed [7:0] tmp_23_0_9_fu_2649_p0;
wire  signed [7:0] tmp_23_0_9_fu_2649_p1;
wire   [7:0] p_Result_0_10_fu_2665_p4;
wire   [7:0] kernels_load_0_11_phi_fu_2679_p3;
wire  signed [7:0] tmp_23_0_10_fu_2691_p0;
wire  signed [7:0] tmp_23_0_10_fu_2691_p1;
wire   [7:0] p_Result_0_12_fu_2707_p4;
wire   [7:0] kernels_load_0_13_phi_fu_2721_p3;
wire  signed [7:0] tmp_23_0_12_fu_2733_p0;
wire  signed [7:0] tmp_23_0_12_fu_2733_p1;
wire   [7:0] p_Result_0_14_fu_2757_p4;
wire   [7:0] kernels_load_0_15_phi_fu_2771_p3;
wire  signed [7:0] tmp_23_0_14_fu_2783_p0;
wire  signed [7:0] tmp_23_0_14_fu_2783_p1;
wire   [7:0] p_Result_0_16_fu_2807_p4;
wire   [7:0] kernels_load_0_17_phi_fu_2821_p3;
wire  signed [7:0] tmp_23_0_16_fu_2833_p0;
wire  signed [7:0] tmp_23_0_16_fu_2833_p1;
wire   [7:0] p_Result_0_18_fu_2857_p4;
wire   [7:0] kernels_load_0_19_phi_fu_2871_p3;
wire  signed [7:0] tmp_23_0_18_fu_2883_p0;
wire  signed [7:0] tmp_23_0_18_fu_2883_p1;
wire   [7:0] p_Result_0_20_fu_2907_p4;
wire   [7:0] kernels_load_0_21_phi_fu_2921_p3;
wire  signed [7:0] tmp_23_0_20_fu_2933_p0;
wire  signed [7:0] tmp_23_0_20_fu_2933_p1;
wire   [7:0] p_Result_0_22_fu_2957_p4;
wire   [7:0] kernels_load_0_23_phi_fu_2971_p3;
wire  signed [7:0] tmp_23_0_22_fu_2983_p0;
wire  signed [7:0] tmp_23_0_22_fu_2983_p1;
wire   [7:0] p_Result_0_24_fu_3007_p4;
wire   [7:0] kernels_load_0_25_phi_fu_3021_p3;
wire  signed [7:0] tmp_23_0_24_fu_3033_p0;
wire  signed [7:0] tmp_23_0_24_fu_3033_p1;
wire   [7:0] p_Result_0_26_fu_3049_p4;
wire   [7:0] kernels_load_0_27_phi_fu_3063_p3;
wire  signed [7:0] tmp_23_0_26_fu_3075_p0;
wire  signed [7:0] tmp_23_0_26_fu_3075_p1;
wire   [7:0] p_Result_0_28_fu_3091_p4;
wire   [7:0] kernels_load_0_29_phi_fu_3105_p3;
wire  signed [7:0] tmp_23_0_28_fu_3117_p0;
wire  signed [7:0] tmp_23_0_28_fu_3117_p1;
wire   [7:0] p_Result_0_31_fu_3159_p4;
wire   [7:0] kernels_load_0_32_phi_fu_3173_p3;
wire  signed [7:0] tmp_23_0_31_fu_3185_p0;
wire  signed [7:0] tmp_23_0_31_fu_3185_p1;
wire   [7:0] p_Result_0_33_fu_3209_p4;
wire   [7:0] kernels_load_0_34_phi_fu_3223_p3;
wire  signed [7:0] tmp_23_0_33_fu_3235_p0;
wire  signed [7:0] tmp_23_0_33_fu_3235_p1;
wire   [7:0] p_Result_0_35_fu_3259_p4;
wire   [7:0] kernels_load_0_36_phi_fu_3273_p3;
wire  signed [7:0] tmp_23_0_35_fu_3285_p0;
wire  signed [7:0] tmp_23_0_35_fu_3285_p1;
wire   [7:0] p_Result_0_37_fu_3309_p4;
wire   [7:0] kernels_load_0_38_phi_fu_3323_p3;
wire  signed [7:0] tmp_23_0_37_fu_3335_p0;
wire  signed [7:0] tmp_23_0_37_fu_3335_p1;
wire   [7:0] p_Result_0_39_fu_3351_p4;
wire   [7:0] kernels_load_0_40_phi_fu_3365_p3;
wire  signed [7:0] tmp_23_0_39_fu_3377_p0;
wire  signed [7:0] tmp_23_0_39_fu_3377_p1;
wire   [7:0] p_Result_0_41_fu_3393_p4;
wire   [7:0] kernels_load_0_42_phi_fu_3407_p3;
wire  signed [7:0] tmp_23_0_41_fu_3419_p0;
wire  signed [7:0] tmp_23_0_41_fu_3419_p1;
wire   [7:0] p_Result_0_43_fu_3443_p4;
wire   [7:0] kernels_load_0_44_phi_fu_3457_p3;
wire  signed [7:0] tmp_23_0_43_fu_3469_p0;
wire  signed [7:0] tmp_23_0_43_fu_3469_p1;
wire   [7:0] p_Result_0_45_fu_3493_p4;
wire   [7:0] kernels_load_0_46_phi_fu_3507_p3;
wire  signed [7:0] tmp_23_0_45_fu_3519_p0;
wire  signed [7:0] tmp_23_0_45_fu_3519_p1;
wire   [7:0] p_Result_0_47_fu_3535_p4;
wire   [7:0] kernels_load_0_48_phi_fu_3549_p3;
wire  signed [7:0] tmp_23_0_47_fu_3561_p0;
wire  signed [7:0] tmp_23_0_47_fu_3561_p1;
wire   [7:0] p_Result_0_49_fu_3577_p4;
wire   [7:0] kernels_load_0_50_phi_fu_3591_p3;
wire  signed [7:0] tmp_23_0_49_fu_3603_p0;
wire  signed [7:0] tmp_23_0_49_fu_3603_p1;
wire   [7:0] p_Result_0_51_fu_3627_p4;
wire   [7:0] kernels_load_0_52_phi_fu_3641_p3;
wire  signed [7:0] tmp_23_0_51_fu_3653_p0;
wire  signed [7:0] tmp_23_0_51_fu_3653_p1;
wire   [7:0] p_Result_0_53_fu_3677_p4;
wire   [7:0] kernels_load_0_54_phi_fu_3691_p3;
wire  signed [7:0] tmp_23_0_53_fu_3703_p0;
wire  signed [7:0] tmp_23_0_53_fu_3703_p1;
wire   [7:0] p_Result_0_55_fu_3727_p4;
wire   [7:0] kernels_load_0_56_phi_fu_3741_p3;
wire  signed [7:0] tmp_23_0_55_fu_3753_p0;
wire  signed [7:0] tmp_23_0_55_fu_3753_p1;
wire   [7:0] p_Result_0_57_fu_3777_p4;
wire   [7:0] kernels_load_0_58_phi_fu_3791_p3;
wire  signed [7:0] tmp_23_0_57_fu_3803_p0;
wire  signed [7:0] tmp_23_0_57_fu_3803_p1;
wire   [7:0] p_Result_0_59_fu_3827_p4;
wire   [7:0] kernels_load_0_60_phi_fu_3841_p3;
wire  signed [7:0] tmp_23_0_59_fu_3853_p0;
wire  signed [7:0] tmp_23_0_59_fu_3853_p1;
wire   [7:0] p_Result_0_60_fu_3859_p4;
wire   [7:0] kernels_load_0_61_phi_fu_3873_p3;
wire  signed [7:0] tmp_23_0_60_fu_3885_p0;
wire  signed [7:0] tmp_23_0_60_fu_3885_p1;
wire   [31:0] reset_cnt_1_fu_3943_p2;
wire   [0:0] tmp_3_fu_3949_p2;
wire   [0:0] not_s_fu_3955_p2;
wire  signed [7:0] kernels_load_0_2_phi_fu_4044_p3;
wire  signed [7:0] kernels_load_0_4_phi_fu_4058_p3;
wire  signed [7:0] kernels_load_0_10_phi_fu_4084_p3;
wire  signed [7:0] kernels_load_0_12_phi_fu_4098_p3;
wire  signed [7:0] kernels_load_0_26_phi_fu_4148_p3;
wire  signed [7:0] kernels_load_0_28_phi_fu_4162_p3;
wire  signed [7:0] kernels_load_0_39_phi_fu_4206_p3;
wire  signed [7:0] kernels_load_0_41_phi_fu_4220_p3;
wire  signed [7:0] kernels_load_0_47_phi_fu_4246_p3;
wire  signed [7:0] kernels_load_0_49_phi_fu_4260_p3;
wire  signed [15:0] grp_fu_4715_p3;
wire  signed [15:0] grp_fu_4723_p3;
wire  signed [15:0] grp_fu_4707_p3;
wire  signed [15:0] grp_fu_4699_p3;
wire  signed [15:0] grp_fu_4691_p3;
wire  signed [15:0] grp_fu_4683_p3;
wire  signed [15:0] grp_fu_4615_p3;
wire  signed [15:0] grp_fu_4607_p3;
wire  signed [15:0] grp_fu_4631_p3;
wire  signed [15:0] grp_fu_4623_p3;
wire  signed [15:0] grp_fu_4661_p3;
wire  signed [15:0] grp_fu_4653_p3;
wire  signed [15:0] grp_fu_4515_p3;
wire  signed [15:0] grp_fu_4507_p3;
wire  signed [15:0] grp_fu_4545_p3;
wire  signed [15:0] grp_fu_4537_p3;
wire  signed [15:0] grp_fu_4561_p3;
wire  signed [15:0] grp_fu_4553_p3;
wire  signed [15:0] grp_fu_4577_p3;
wire  signed [15:0] grp_fu_4569_p3;
wire  signed [15:0] grp_fu_4731_p3;
wire  signed [15:0] grp_fu_4599_p3;
(* use_dsp48 = "no" *) wire   [15:0] tmp10_fu_4361_p2;
wire   [15:0] tmp14_fu_4365_p2;
wire   [15:0] tmp7_fu_4357_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp25_fu_4380_p2;
wire   [15:0] tmp29_fu_4384_p2;
wire   [15:0] tmp22_fu_4376_p2;
wire   [15:0] tmp30_fu_4389_p2;
wire   [15:0] tmp15_fu_4370_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp34_fu_4401_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp41_fu_4410_p2;
wire   [15:0] tmp45_fu_4414_p2;
wire   [15:0] tmp38_fu_4405_p2;
(* use_dsp48 = "no" *) wire   [15:0] tmp56_fu_4429_p2;
wire   [15:0] tmp60_fu_4433_p2;
wire   [15:0] tmp53_fu_4425_p2;
wire   [15:0] tmp61_fu_4438_p2;
wire   [15:0] tmp46_fu_4419_p2;
wire   [15:0] tmp62_fu_4444_p2;
wire   [15:0] tmp31_fu_4395_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_3239;
reg    ap_condition_99;
reg    ap_condition_578;
reg    ap_condition_574;
reg    ap_condition_125;
reg    ap_condition_568;
reg    ap_condition_549;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

reg_APP_Mult_Data_s grp_reg_APP_Mult_Data_s_fu_1973(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .agg_result_data_V_write(app_conv_mult_15_input_data_V_data_V_dout),
    .agg_result_eop_write(app_conv_mult_15_input_data_V_eop_dout),
    .ap_return_0(grp_reg_APP_Mult_Data_s_fu_1973_ap_return_0),
    .ap_return_1(grp_reg_APP_Mult_Data_s_fu_1973_ap_return_1),
    .ap_ce(grp_reg_APP_Mult_Data_s_fu_1973_ap_ce)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U3(
    .din0(kernels_load_0_2_phi_fu_4044_p3),
    .din1(p_Result_0_2_reg_5631),
    .din2(tmp_23_0_1_reg_5626),
    .dout(grp_fu_4493_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U4(
    .din0(kernels_load_0_4_phi_fu_4058_p3),
    .din1(p_Result_0_4_reg_5641),
    .din2(tmp_11_reg_5621),
    .dout(grp_fu_4500_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U5(
    .din0(kernels_load_0_6_phi_reg_5656),
    .din1(p_Result_0_6_reg_5651),
    .din2(tmp_23_0_3_reg_5636),
    .dout(grp_fu_4507_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U6(
    .din0(kernels_load_0_8_phi_reg_5671),
    .din1(p_Result_0_8_reg_5666),
    .din2(tmp_23_0_5_reg_5646),
    .dout(grp_fu_4515_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U7(
    .din0(kernels_load_0_10_phi_fu_4084_p3),
    .din1(p_Result_0_s_reg_5681),
    .din2(tmp_23_0_7_reg_5661),
    .dout(grp_fu_4523_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U8(
    .din0(kernels_load_0_12_phi_fu_4098_p3),
    .din1(p_Result_0_11_reg_5691),
    .din2(tmp_23_0_9_reg_5676),
    .dout(grp_fu_4530_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U9(
    .din0(kernels_load_0_14_phi_reg_5706),
    .din1(p_Result_0_13_reg_5701),
    .din2(tmp_23_0_10_reg_5686),
    .dout(grp_fu_4537_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U10(
    .din0(kernels_load_0_16_phi_reg_5721),
    .din1(p_Result_0_15_reg_5716),
    .din2(tmp_23_0_12_reg_5696),
    .dout(grp_fu_4545_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U11(
    .din0(kernels_load_0_18_phi_reg_5736),
    .din1(p_Result_0_17_reg_5731),
    .din2(tmp_23_0_14_reg_5711),
    .dout(grp_fu_4553_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U12(
    .din0(kernels_load_0_20_phi_reg_5751),
    .din1(p_Result_0_19_reg_5746),
    .din2(tmp_23_0_16_reg_5726),
    .dout(grp_fu_4561_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U13(
    .din0(kernels_load_0_22_phi_reg_5766),
    .din1(p_Result_0_21_reg_5761),
    .din2(tmp_23_0_18_reg_5741),
    .dout(grp_fu_4569_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U14(
    .din0(kernels_load_0_24_phi_reg_5781),
    .din1(p_Result_0_23_reg_5776),
    .din2(tmp_23_0_20_reg_5756),
    .dout(grp_fu_4577_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U15(
    .din0(kernels_load_0_26_phi_fu_4148_p3),
    .din1(p_Result_0_25_reg_5791),
    .din2(tmp_23_0_22_reg_5771),
    .dout(grp_fu_4585_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U16(
    .din0(kernels_load_0_28_phi_fu_4162_p3),
    .din1(p_Result_0_27_reg_5801),
    .din2(tmp_23_0_24_reg_5786),
    .dout(grp_fu_4592_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U17(
    .din0(kernels_load_0_30_phi_reg_5816),
    .din1(p_Result_0_29_reg_5811),
    .din2(tmp_23_0_26_reg_5796),
    .dout(grp_fu_4599_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U18(
    .din0(kernels_load_0_31_phi_reg_5826),
    .din1(p_Result_0_30_reg_5821),
    .din2(tmp_23_0_31_reg_5831),
    .dout(grp_fu_4607_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U19(
    .din0(kernels_load_0_33_phi_reg_5841),
    .din1(p_Result_0_32_reg_5836),
    .din2(tmp_23_0_33_reg_5846),
    .dout(grp_fu_4615_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U20(
    .din0(kernels_load_0_35_phi_reg_5856),
    .din1(p_Result_0_34_reg_5851),
    .din2(tmp_23_0_35_reg_5861),
    .dout(grp_fu_4623_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U21(
    .din0(kernels_load_0_37_phi_reg_5871),
    .din1(p_Result_0_36_reg_5866),
    .din2(tmp_23_0_37_reg_5876),
    .dout(grp_fu_4631_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U22(
    .din0(kernels_load_0_39_phi_fu_4206_p3),
    .din1(p_Result_0_38_reg_5881),
    .din2(tmp_23_0_39_reg_5886),
    .dout(grp_fu_4639_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U23(
    .din0(kernels_load_0_41_phi_fu_4220_p3),
    .din1(p_Result_0_40_reg_5891),
    .din2(tmp_23_0_41_reg_5896),
    .dout(grp_fu_4646_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U24(
    .din0(kernels_load_0_43_phi_reg_5906),
    .din1(p_Result_0_42_reg_5901),
    .din2(tmp_23_0_43_reg_5911),
    .dout(grp_fu_4653_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U25(
    .din0(kernels_load_0_45_phi_reg_5921),
    .din1(p_Result_0_44_reg_5916),
    .din2(tmp_23_0_45_reg_5926),
    .dout(grp_fu_4661_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U26(
    .din0(kernels_load_0_47_phi_fu_4246_p3),
    .din1(p_Result_0_46_reg_5931),
    .din2(tmp_23_0_47_reg_5936),
    .dout(grp_fu_4669_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U27(
    .din0(kernels_load_0_49_phi_fu_4260_p3),
    .din1(p_Result_0_48_reg_5941),
    .din2(tmp_23_0_49_reg_5946),
    .dout(grp_fu_4676_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U28(
    .din0(kernels_load_0_51_phi_reg_5956),
    .din1(p_Result_0_50_reg_5951),
    .din2(tmp_23_0_51_reg_5961),
    .dout(grp_fu_4683_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U29(
    .din0(kernels_load_0_53_phi_reg_5971),
    .din1(p_Result_0_52_reg_5966),
    .din2(tmp_23_0_53_reg_5976),
    .dout(grp_fu_4691_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U30(
    .din0(kernels_load_0_55_phi_reg_5986),
    .din1(p_Result_0_54_reg_5981),
    .din2(tmp_23_0_55_reg_5991),
    .dout(grp_fu_4699_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U31(
    .din0(kernels_load_0_57_phi_reg_6001),
    .din1(p_Result_0_56_reg_5996),
    .din2(tmp_23_0_57_reg_6006),
    .dout(grp_fu_4707_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U32(
    .din0(kernels_load_0_59_phi_reg_6016),
    .din1(p_Result_0_58_reg_6011),
    .din2(tmp_23_0_59_reg_6021),
    .dout(grp_fu_4715_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U33(
    .din0(kernels_load_0_62_phi_reg_6036),
    .din1(p_Result_0_61_reg_6031),
    .din2(tmp_23_0_60_reg_6026),
    .dout(grp_fu_4723_p3)
);

app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
app_conv_mult_15_mac_muladd_8s_8s_16ns_16_1_1_U34(
    .din0(kernels_load_0_63_phi_reg_6046),
    .din1(p_Result_0_62_reg_6041),
    .din2(tmp_23_0_28_reg_5806),
    .dout(grp_fu_4731_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_574)) begin
        if ((1'b1 == ap_condition_578)) begin
            ap_phi_reg_pp0_iter1_data_out_eop_reg_1140 <= ap_phi_mux_reg_input_data_1_phi_fu_1072_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_out_eop_reg_1140 <= ap_phi_reg_pp0_iter0_data_out_eop_reg_1140;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_574)) begin
        if ((1'b1 == ap_condition_578)) begin
            ap_phi_reg_pp0_iter1_p_Val2_s_reg_1155 <= ap_phi_mux_reg_input_data_phi_fu_1084_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_s_reg_1155 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_1155;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_574)) begin
        if ((1'b1 == ap_condition_578)) begin
            ap_phi_reg_pp0_iter1_phase_1_reg_1168 <= ap_phi_mux_phase_phi_fu_1120_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phase_1_reg_1168 <= ap_phi_reg_pp0_iter0_phase_1_reg_1168;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_574)) begin
        if (((empty_n_5_fu_1371_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1279 <= reset_app_conv_mult_15_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_1132_p4 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1279 <= ap_phi_mux_reset_phi_fu_1132_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_reset_1_reg_1279 <= ap_phi_reg_pp0_iter0_reset_1_reg_1279;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_549)) begin
        if ((1'b1 == ap_condition_568)) begin
            data_out_eop_reg_1140 <= reg_input_data_1_reg_1068;
        end else if ((1'b1 == ap_condition_125)) begin
            data_out_eop_reg_1140 <= grp_reg_APP_Mult_Data_s_fu_1973_ap_return_1;
        end else if ((1'b1 == 1'b1)) begin
            data_out_eop_reg_1140 <= ap_phi_reg_pp0_iter1_data_out_eop_reg_1140;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_param_cnt_reg_1092 <= ap_phi_mux_input_param_cnt_be_phi_fu_1319_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_param_cnt_reg_1092 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        param_ready_reg_1104 <= ap_phi_mux_param_ready_be_phi_fu_1332_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        param_ready_reg_1104 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phase_reg_1116 <= ap_phi_mux_phase_be_phi_fu_1345_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phase_reg_1116 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((reset_reg_1128 == 1'd1) | (empty_n_5_reg_5526 == 1'd1)))) begin
        reset_cnt_fu_998 <= p_s_fu_3968_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_998 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_1128 <= ap_phi_mux_reset_be_phi_fu_1358_p4;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_1128 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_empty_n_5_reg_5526 <= empty_n_5_reg_5526;
        ap_reg_pp0_iter1_param_ready_reg_1104 <= param_ready_reg_1104;
        ap_reg_pp0_iter1_reset_reg_1128 <= reset_reg_1128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_data_out_eop_reg_1140 <= data_out_eop_reg_1140;
        ap_reg_pp0_iter2_empty_n_5_reg_5526 <= ap_reg_pp0_iter1_empty_n_5_reg_5526;
        ap_reg_pp0_iter2_param_ready_reg_1104 <= ap_reg_pp0_iter1_param_ready_reg_1104;
        ap_reg_pp0_iter2_reset_reg_1128 <= ap_reg_pp0_iter1_reset_reg_1128;
        ap_reg_pp0_iter2_tmp_12_reg_5605 <= tmp_12_reg_5605;
        ap_reg_pp0_iter2_tmp_2_reg_5601 <= tmp_2_reg_5601;
        ap_reg_pp0_iter2_tmp_9_reg_6051 <= tmp_9_reg_6051;
        ap_reg_pp0_iter3_data_out_eop_reg_1140 <= ap_reg_pp0_iter2_data_out_eop_reg_1140;
        ap_reg_pp0_iter3_empty_n_5_reg_5526 <= ap_reg_pp0_iter2_empty_n_5_reg_5526;
        ap_reg_pp0_iter3_param_ready_reg_1104 <= ap_reg_pp0_iter2_param_ready_reg_1104;
        ap_reg_pp0_iter3_reset_reg_1128 <= ap_reg_pp0_iter2_reset_reg_1128;
        ap_reg_pp0_iter3_tmp_12_reg_5605 <= ap_reg_pp0_iter2_tmp_12_reg_5605;
        ap_reg_pp0_iter3_tmp_2_reg_5601 <= ap_reg_pp0_iter2_tmp_2_reg_5601;
        ap_reg_pp0_iter3_tmp_9_reg_6051 <= ap_reg_pp0_iter2_tmp_9_reg_6051;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        empty_n_3_reg_5531 <= empty_n_nbread_fu_1008_p5_0;
        tmp_idx_blk_reg_5535 <= app_conv_mult_15_param_V_idx_blk_dout;
        tmp_idx_dim_0_reg_5540 <= app_conv_mult_15_param_V_idx_dim_0_dout;
        tmp_idx_dim_1_reg_5545 <= app_conv_mult_15_param_V_idx_dim_1_dout;
        tmp_val_129_reg_5550 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1955_p2 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        empty_n_4_reg_5597 <= empty_n_1_nbread_fu_1020_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0))) begin
        empty_n_5_reg_5526 <= reset_app_conv_mult_15_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        input_param_cnt_2_reg_5587 <= input_param_cnt_2_fu_1949_p2;
        tmp_6_reg_5575 <= tmp_6_fu_1395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (param_ready_reg_1104 == 1'd1) & (tmp_2_fu_2079_p2 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        kernels_load_0_14_phi_reg_5706 <= kernels_load_0_14_phi_fu_2749_p3;
        kernels_load_0_16_phi_reg_5721 <= kernels_load_0_16_phi_fu_2799_p3;
        kernels_load_0_18_phi_reg_5736 <= kernels_load_0_18_phi_fu_2849_p3;
        kernels_load_0_20_phi_reg_5751 <= kernels_load_0_20_phi_fu_2899_p3;
        kernels_load_0_22_phi_reg_5766 <= kernels_load_0_22_phi_fu_2949_p3;
        kernels_load_0_24_phi_reg_5781 <= kernels_load_0_24_phi_fu_2999_p3;
        kernels_load_0_30_phi_reg_5816 <= kernels_load_0_30_phi_fu_3133_p3;
        kernels_load_0_31_phi_reg_5826 <= kernels_load_0_31_phi_fu_3151_p3;
        kernels_load_0_33_phi_reg_5841 <= kernels_load_0_33_phi_fu_3201_p3;
        kernels_load_0_35_phi_reg_5856 <= kernels_load_0_35_phi_fu_3251_p3;
        kernels_load_0_37_phi_reg_5871 <= kernels_load_0_37_phi_fu_3301_p3;
        kernels_load_0_43_phi_reg_5906 <= kernels_load_0_43_phi_fu_3435_p3;
        kernels_load_0_45_phi_reg_5921 <= kernels_load_0_45_phi_fu_3485_p3;
        kernels_load_0_51_phi_reg_5956 <= kernels_load_0_51_phi_fu_3619_p3;
        kernels_load_0_53_phi_reg_5971 <= kernels_load_0_53_phi_fu_3669_p3;
        kernels_load_0_55_phi_reg_5986 <= kernels_load_0_55_phi_fu_3719_p3;
        kernels_load_0_57_phi_reg_6001 <= kernels_load_0_57_phi_fu_3769_p3;
        kernels_load_0_59_phi_reg_6016 <= kernels_load_0_59_phi_fu_3819_p3;
        kernels_load_0_62_phi_reg_6036 <= kernels_load_0_62_phi_fu_3901_p3;
        kernels_load_0_63_phi_reg_6046 <= kernels_load_0_63_phi_fu_3919_p3;
        kernels_load_0_6_phi_reg_5656 <= kernels_load_0_6_phi_fu_2565_p3;
        kernels_load_0_8_phi_reg_5671 <= kernels_load_0_8_phi_fu_2615_p3;
        p_Result_0_11_reg_5691 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[103:96]}};
        p_Result_0_13_reg_5701 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[119:112]}};
        p_Result_0_15_reg_5716 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[135:128]}};
        p_Result_0_17_reg_5731 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[151:144]}};
        p_Result_0_19_reg_5746 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[167:160]}};
        p_Result_0_21_reg_5761 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[183:176]}};
        p_Result_0_23_reg_5776 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[199:192]}};
        p_Result_0_25_reg_5791 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[215:208]}};
        p_Result_0_27_reg_5801 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[231:224]}};
        p_Result_0_29_reg_5811 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[247:240]}};
        p_Result_0_2_reg_5631 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[23:16]}};
        p_Result_0_30_reg_5821 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[255:248]}};
        p_Result_0_32_reg_5836 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[271:264]}};
        p_Result_0_34_reg_5851 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[287:280]}};
        p_Result_0_36_reg_5866 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[303:296]}};
        p_Result_0_38_reg_5881 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[319:312]}};
        p_Result_0_40_reg_5891 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[335:328]}};
        p_Result_0_42_reg_5901 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[351:344]}};
        p_Result_0_44_reg_5916 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[367:360]}};
        p_Result_0_46_reg_5931 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[383:376]}};
        p_Result_0_48_reg_5941 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[399:392]}};
        p_Result_0_4_reg_5641 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[39:32]}};
        p_Result_0_50_reg_5951 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[415:408]}};
        p_Result_0_52_reg_5966 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[431:424]}};
        p_Result_0_54_reg_5981 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[447:440]}};
        p_Result_0_56_reg_5996 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[463:456]}};
        p_Result_0_58_reg_6011 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[479:472]}};
        p_Result_0_61_reg_6031 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[503:496]}};
        p_Result_0_62_reg_6041 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[511:504]}};
        p_Result_0_6_reg_5651 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[55:48]}};
        p_Result_0_8_reg_5666 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[71:64]}};
        p_Result_0_s_reg_5681 <= {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[87:80]}};
        tmp_11_reg_5621 <= tmp_11_fu_2433_p2;
        tmp_12_reg_5605 <= tmp_12_fu_2409_p1;
        tmp_23_0_10_reg_5686 <= tmp_23_0_10_fu_2691_p2;
        tmp_23_0_12_reg_5696 <= tmp_23_0_12_fu_2733_p2;
        tmp_23_0_14_reg_5711 <= tmp_23_0_14_fu_2783_p2;
        tmp_23_0_16_reg_5726 <= tmp_23_0_16_fu_2833_p2;
        tmp_23_0_18_reg_5741 <= tmp_23_0_18_fu_2883_p2;
        tmp_23_0_1_reg_5626 <= tmp_23_0_1_fu_2465_p2;
        tmp_23_0_20_reg_5756 <= tmp_23_0_20_fu_2933_p2;
        tmp_23_0_22_reg_5771 <= tmp_23_0_22_fu_2983_p2;
        tmp_23_0_24_reg_5786 <= tmp_23_0_24_fu_3033_p2;
        tmp_23_0_26_reg_5796 <= tmp_23_0_26_fu_3075_p2;
        tmp_23_0_28_reg_5806 <= tmp_23_0_28_fu_3117_p2;
        tmp_23_0_31_reg_5831 <= tmp_23_0_31_fu_3185_p2;
        tmp_23_0_33_reg_5846 <= tmp_23_0_33_fu_3235_p2;
        tmp_23_0_35_reg_5861 <= tmp_23_0_35_fu_3285_p2;
        tmp_23_0_37_reg_5876 <= tmp_23_0_37_fu_3335_p2;
        tmp_23_0_39_reg_5886 <= tmp_23_0_39_fu_3377_p2;
        tmp_23_0_3_reg_5636 <= tmp_23_0_3_fu_2507_p2;
        tmp_23_0_41_reg_5896 <= tmp_23_0_41_fu_3419_p2;
        tmp_23_0_43_reg_5911 <= tmp_23_0_43_fu_3469_p2;
        tmp_23_0_45_reg_5926 <= tmp_23_0_45_fu_3519_p2;
        tmp_23_0_47_reg_5936 <= tmp_23_0_47_fu_3561_p2;
        tmp_23_0_49_reg_5946 <= tmp_23_0_49_fu_3603_p2;
        tmp_23_0_51_reg_5961 <= tmp_23_0_51_fu_3653_p2;
        tmp_23_0_53_reg_5976 <= tmp_23_0_53_fu_3703_p2;
        tmp_23_0_55_reg_5991 <= tmp_23_0_55_fu_3753_p2;
        tmp_23_0_57_reg_6006 <= tmp_23_0_57_fu_3803_p2;
        tmp_23_0_59_reg_6021 <= tmp_23_0_59_fu_3853_p2;
        tmp_23_0_5_reg_5646 <= tmp_23_0_5_fu_2549_p2;
        tmp_23_0_60_reg_6026 <= tmp_23_0_60_fu_3885_p2;
        tmp_23_0_7_reg_5661 <= tmp_23_0_7_fu_2599_p2;
        tmp_23_0_9_reg_5676 <= tmp_23_0_9_fu_2649_p2;
        tmp_9_reg_6051 <= tmp_9_fu_3927_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reg_input_data_1_reg_1068 <= ap_phi_mux_reg_input_data_1_be_phi_fu_1293_p4;
        reg_input_data_reg_1080 <= ap_phi_mux_reg_input_data_be_phi_fu_1306_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter2_param_ready_reg_1104 == 1'd1) & (ap_reg_pp0_iter2_tmp_2_reg_5601 == 1'd0) & (ap_reg_pp0_iter2_empty_n_5_reg_5526 == 1'd0))) begin
        results_0_reg_6160 <= results_0_fu_4450_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter3_param_ready_reg_1104 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5601 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5526 == 1'd0))) begin
        results_1_3_fu_994 <= results_1_1_fu_4462_p3;
        results_1_fu_990 <= results_1_2_fu_4468_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_param_ready_reg_1104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_5526 == 1'd0) & (tmp_2_reg_5601 == 1'd0))) begin
        tmp13_reg_6075 <= tmp13_fu_4321_p2;
        tmp18_reg_6080 <= tmp18_fu_4325_p2;
        tmp21_reg_6085 <= tmp21_fu_4329_p2;
        tmp28_reg_6100 <= tmp28_fu_4333_p2;
        tmp37_reg_6115 <= tmp37_fu_4337_p2;
        tmp3_reg_6055 <= tmp3_fu_4313_p2;
        tmp44_reg_6130 <= tmp44_fu_4341_p2;
        tmp49_reg_6135 <= tmp49_fu_4345_p2;
        tmp52_reg_6140 <= tmp52_fu_4349_p2;
        tmp59_reg_6155 <= tmp59_fu_4353_p2;
        tmp6_reg_6060 <= tmp6_fu_4317_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter1_param_ready_reg_1104 == 1'd1) & (ap_reg_pp0_iter1_empty_n_5_reg_5526 == 1'd0) & (tmp_2_reg_5601 == 1'd0))) begin
        tmp23_reg_6090 <= grp_fu_4639_p3;
        tmp24_reg_6095 <= grp_fu_4646_p3;
        tmp32_reg_6105 <= grp_fu_4493_p3;
        tmp33_reg_6110 <= grp_fu_4500_p3;
        tmp39_reg_6120 <= grp_fu_4523_p3;
        tmp40_reg_6125 <= grp_fu_4530_p3;
        tmp54_reg_6145 <= grp_fu_4585_p3;
        tmp55_reg_6150 <= grp_fu_4592_p3;
        tmp8_reg_6065 <= grp_fu_4669_p3;
        tmp9_reg_6070 <= grp_fu_4676_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_1_reg_5593 <= tmp_1_fu_1955_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_2_reg_5601 <= tmp_2_fu_2079_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_5_reg_5583 <= tmp_5_fu_1405_p1;
        tmp_reg_5579 <= tmp_fu_1401_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_100_fu_878 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_101_fu_882 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_102_fu_886 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_103_fu_890 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_104_fu_894 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd41) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_105_fu_898 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_106_fu_902 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_107_fu_906 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_108_fu_910 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_109_fu_914 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_10_fu_518 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_110_fu_918 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd47) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_111_fu_922 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_112_fu_926 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd49) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_113_fu_930 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_114_fu_934 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_115_fu_938 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_116_fu_942 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_117_fu_946 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_118_fu_950 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_119_fu_954 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_11_fu_522 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_120_fu_958 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_121_fu_962 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_122_fu_966 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_123_fu_970 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_124_fu_974 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_125_fu_978 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_126_fu_982 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_127_fu_986 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_12_fu_526 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_13_fu_530 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_14_fu_534 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_15_fu_538 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_16_fu_542 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_17_fu_546 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_18_fu_550 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_19_fu_554 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_1_fu_482 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_20_fu_558 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_21_fu_562 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_22_fu_566 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_23_fu_570 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_24_fu_574 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_25_fu_578 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_26_fu_582 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_27_fu_586 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_28_fu_590 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_29_fu_594 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_2_fu_486 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_30_fu_598 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_31_fu_602 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_32_fu_606 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_33_fu_610 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_34_fu_614 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_35_fu_618 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd36) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_36_fu_622 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd37) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_37_fu_626 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd38) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_38_fu_630 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd39) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_39_fu_634 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_3_fu_490 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd40) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_40_fu_638 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd41) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_41_fu_642 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd42) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_42_fu_646 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd43) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_43_fu_650 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd44) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_44_fu_654 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd45) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_45_fu_658 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd46) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_46_fu_662 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd47) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_47_fu_666 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd48) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_48_fu_670 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd49) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_49_fu_674 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (tmp_reg_5579 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_4_fu_494 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd50) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_50_fu_678 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd51) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_51_fu_682 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd52) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_52_fu_686 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd53) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_53_fu_690 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd54) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_54_fu_694 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd55) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_55_fu_698 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd56) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_56_fu_702 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd57) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_57_fu_706 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd58) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_58_fu_710 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd59) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_59_fu_714 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_5_fu_498 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd60) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_60_fu_718 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd61) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_61_fu_722 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd62) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_62_fu_726 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd63) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_63_fu_730 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_64_fu_734 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_65_fu_738 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_66_fu_742 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_67_fu_746 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_68_fu_750 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_69_fu_754 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_6_fu_502 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd6) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_70_fu_758 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_71_fu_762 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_72_fu_766 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_73_fu_770 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_74_fu_774 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd11) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_75_fu_778 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_76_fu_782 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd13) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_77_fu_786 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd14) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_78_fu_790 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd15) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_79_fu_794 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_7_fu_506 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd16) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_80_fu_798 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd17) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_81_fu_802 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd18) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_82_fu_806 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd19) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_83_fu_810 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd20) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_84_fu_814 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd21) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_85_fu_818 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd22) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_86_fu_822 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd23) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_87_fu_826 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd24) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_88_fu_830 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd25) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_89_fu_834 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd8) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_8_fu_510 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_90_fu_838 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd27) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_91_fu_842 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_5583 == 6'd28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_5579 == 1'd1) & (tmp_6_reg_5575 == 1'd1) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        tmp_val_92_fu_846 <= tmp_val_129_reg_5550;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd29) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_93_fu_850 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd30) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_94_fu_854 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd31) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_95_fu_858 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd32) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_96_fu_862 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd33) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_97_fu_866 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd34) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_98_fu_870 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd35) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1401_p1 == 1'd1) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_99_fu_874 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd9) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_9_fu_514 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_fu_1405_p1 == 6'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1395_p2 == 1'd1) & (empty_n_3_fu_1375_p1 == 1'd1) & (tmp_fu_1401_p1 == 1'd0) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        tmp_val_fu_478 <= app_conv_mult_15_param_V_val_dout;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3239)) begin
        if ((empty_n_4_reg_5597 == 1'd0)) begin
            ap_phi_mux_data_out_eop_phi_fu_1144_p6 = reg_input_data_1_reg_1068;
        end else if ((empty_n_4_reg_5597 == 1'd1)) begin
            ap_phi_mux_data_out_eop_phi_fu_1144_p6 = grp_reg_APP_Mult_Data_s_fu_1973_ap_return_1;
        end else begin
            ap_phi_mux_data_out_eop_phi_fu_1144_p6 = ap_phi_reg_pp0_iter1_data_out_eop_reg_1140;
        end
    end else begin
        ap_phi_mux_data_out_eop_phi_fu_1144_p6 = ap_phi_reg_pp0_iter1_data_out_eop_reg_1140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5531 == 1'd1) & (reset_reg_1128 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        ap_phi_mux_input_param_cnt_1_phi_fu_1225_p10 = input_param_cnt_2_reg_5587;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2079_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1104 == 1'd1) & (tmp_9_fu_3927_p2 == 1'd0) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3927_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1128 == 1'd0) & (empty_n_3_reg_5531 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)))) begin
        ap_phi_mux_input_param_cnt_1_phi_fu_1225_p10 = input_param_cnt_reg_1092;
    end else begin
        ap_phi_mux_input_param_cnt_1_phi_fu_1225_p10 = ap_phi_reg_pp0_iter1_input_param_cnt_1_reg_1222;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
            ap_phi_mux_input_param_cnt_be_phi_fu_1319_p4 = ap_phi_mux_input_param_cnt_1_phi_fu_1225_p10;
        end else if (((reset_reg_1128 == 1'd1) | (empty_n_5_reg_5526 == 1'd1))) begin
            ap_phi_mux_input_param_cnt_be_phi_fu_1319_p4 = 32'd0;
        end else begin
            ap_phi_mux_input_param_cnt_be_phi_fu_1319_p4 = ap_phi_reg_pp0_iter1_input_param_cnt_be_reg_1315;
        end
    end else begin
        ap_phi_mux_input_param_cnt_be_phi_fu_1319_p4 = ap_phi_reg_pp0_iter1_input_param_cnt_be_reg_1315;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_param_cnt_phi_fu_1096_p4 = ap_phi_mux_input_param_cnt_be_phi_fu_1319_p4;
    end else begin
        ap_phi_mux_input_param_cnt_phi_fu_1096_p4 = input_param_cnt_reg_1092;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3239)) begin
        if ((empty_n_4_reg_5597 == 1'd0)) begin
            ap_phi_mux_p_Val2_s_phi_fu_1158_p6 = reg_input_data_reg_1080;
        end else if ((empty_n_4_reg_5597 == 1'd1)) begin
            ap_phi_mux_p_Val2_s_phi_fu_1158_p6 = grp_reg_APP_Mult_Data_s_fu_1973_ap_return_0;
        end else begin
            ap_phi_mux_p_Val2_s_phi_fu_1158_p6 = ap_phi_reg_pp0_iter1_p_Val2_s_reg_1155;
        end
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_1158_p6 = ap_phi_reg_pp0_iter1_p_Val2_s_reg_1155;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1128 == 1'd0) & (empty_n_3_reg_5531 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        ap_phi_mux_param_ready_2_phi_fu_1244_p10 = 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5531 == 1'd1) & (reset_reg_1128 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        ap_phi_mux_param_ready_2_phi_fu_1244_p10 = tmp_s_fu_2061_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2079_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1104 == 1'd1) & (tmp_9_fu_3927_p2 == 1'd0) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3927_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)))) begin
        ap_phi_mux_param_ready_2_phi_fu_1244_p10 = 1'd1;
    end else begin
        ap_phi_mux_param_ready_2_phi_fu_1244_p10 = ap_phi_reg_pp0_iter1_param_ready_2_reg_1241;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
            ap_phi_mux_param_ready_be_phi_fu_1332_p4 = ap_phi_mux_param_ready_2_phi_fu_1244_p10;
        end else if (((reset_reg_1128 == 1'd1) | (empty_n_5_reg_5526 == 1'd1))) begin
            ap_phi_mux_param_ready_be_phi_fu_1332_p4 = 1'd0;
        end else begin
            ap_phi_mux_param_ready_be_phi_fu_1332_p4 = ap_phi_reg_pp0_iter1_param_ready_be_reg_1328;
        end
    end else begin
        ap_phi_mux_param_ready_be_phi_fu_1332_p4 = ap_phi_reg_pp0_iter1_param_ready_be_reg_1328;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_param_ready_phi_fu_1108_p4 = ap_phi_mux_param_ready_be_phi_fu_1332_p4;
    end else begin
        ap_phi_mux_param_ready_phi_fu_1108_p4 = param_ready_reg_1104;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3239)) begin
        if ((empty_n_4_reg_5597 == 1'd0)) begin
            ap_phi_mux_phase_1_phi_fu_1171_p6 = 8'd0;
        end else if ((empty_n_4_reg_5597 == 1'd1)) begin
            ap_phi_mux_phase_1_phi_fu_1171_p6 = 8'd1;
        end else begin
            ap_phi_mux_phase_1_phi_fu_1171_p6 = ap_phi_reg_pp0_iter1_phase_1_reg_1168;
        end
    end else begin
        ap_phi_mux_phase_1_phi_fu_1171_p6 = ap_phi_reg_pp0_iter1_phase_1_reg_1168;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1128 == 1'd0) & (empty_n_3_reg_5531 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5531 == 1'd1) & (reset_reg_1128 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)))) begin
        ap_phi_mux_phase_4_phi_fu_1263_p10 = phase_reg_1116;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1104 == 1'd1) & (tmp_9_fu_3927_p2 == 1'd0) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        ap_phi_mux_phase_4_phi_fu_1263_p10 = tmp_7_fu_3933_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3927_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        ap_phi_mux_phase_4_phi_fu_1263_p10 = 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2079_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        ap_phi_mux_phase_4_phi_fu_1263_p10 = ap_phi_mux_phase_1_phi_fu_1171_p6;
    end else begin
        ap_phi_mux_phase_4_phi_fu_1263_p10 = ap_phi_reg_pp0_iter1_phase_4_reg_1260;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
            ap_phi_mux_phase_be_phi_fu_1345_p4 = ap_phi_mux_phase_4_phi_fu_1263_p10;
        end else if (((reset_reg_1128 == 1'd1) | (empty_n_5_reg_5526 == 1'd1))) begin
            ap_phi_mux_phase_be_phi_fu_1345_p4 = 8'd0;
        end else begin
            ap_phi_mux_phase_be_phi_fu_1345_p4 = ap_phi_reg_pp0_iter1_phase_be_reg_1341;
        end
    end else begin
        ap_phi_mux_phase_be_phi_fu_1345_p4 = ap_phi_reg_pp0_iter1_phase_be_reg_1341;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_phase_phi_fu_1120_p4 = ap_phi_mux_phase_be_phi_fu_1345_p4;
    end else begin
        ap_phi_mux_phase_phi_fu_1120_p4 = phase_reg_1116;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1128 == 1'd0) & (empty_n_3_reg_5531 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5531 == 1'd1) & (reset_reg_1128 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)))) begin
        ap_phi_mux_reg_input_data_0_2_phi_fu_1205_p10 = reg_input_data_reg_1080;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2079_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1104 == 1'd1) & (tmp_9_fu_3927_p2 == 1'd0) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3927_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)))) begin
        ap_phi_mux_reg_input_data_0_2_phi_fu_1205_p10 = ap_phi_mux_p_Val2_s_phi_fu_1158_p6;
    end else begin
        ap_phi_mux_reg_input_data_0_2_phi_fu_1205_p10 = ap_phi_reg_pp0_iter1_reg_input_data_0_2_reg_1202;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1128 == 1'd0) & (empty_n_3_reg_5531 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5531 == 1'd1) & (reset_reg_1128 == 1'd0) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)))) begin
        ap_phi_mux_reg_input_data_1_2_phi_fu_1185_p10 = reg_input_data_1_reg_1068;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_2079_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (param_ready_reg_1104 == 1'd1) & (tmp_9_fu_3927_p2 == 1'd0) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_3927_p2 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (tmp_2_fu_2079_p2 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0)))) begin
        ap_phi_mux_reg_input_data_1_2_phi_fu_1185_p10 = ap_phi_mux_data_out_eop_phi_fu_1144_p6;
    end else begin
        ap_phi_mux_reg_input_data_1_2_phi_fu_1185_p10 = ap_phi_reg_pp0_iter1_reg_input_data_1_2_reg_1182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        ap_phi_mux_reg_input_data_1_be_phi_fu_1293_p4 = ap_phi_mux_reg_input_data_1_2_phi_fu_1185_p10;
    end else begin
        ap_phi_mux_reg_input_data_1_be_phi_fu_1293_p4 = ap_phi_reg_pp0_iter1_reg_input_data_1_be_reg_1289;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reg_input_data_1_phi_fu_1072_p4 = ap_phi_mux_reg_input_data_1_be_phi_fu_1293_p4;
    end else begin
        ap_phi_mux_reg_input_data_1_phi_fu_1072_p4 = reg_input_data_1_reg_1068;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
            ap_phi_mux_reg_input_data_be_phi_fu_1306_p4 = ap_phi_mux_reg_input_data_0_2_phi_fu_1205_p10;
        end else if (((reset_reg_1128 == 1'd1) | (empty_n_5_reg_5526 == 1'd1))) begin
            ap_phi_mux_reg_input_data_be_phi_fu_1306_p4 = 512'd0;
        end else begin
            ap_phi_mux_reg_input_data_be_phi_fu_1306_p4 = ap_phi_reg_pp0_iter1_reg_input_data_be_reg_1302;
        end
    end else begin
        ap_phi_mux_reg_input_data_be_phi_fu_1306_p4 = ap_phi_reg_pp0_iter1_reg_input_data_be_reg_1302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reg_input_data_phi_fu_1084_p4 = ap_phi_mux_reg_input_data_be_phi_fu_1306_p4;
    end else begin
        ap_phi_mux_reg_input_data_phi_fu_1084_p4 = reg_input_data_reg_1080;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_99)) begin
        if (((reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
            ap_phi_mux_reset_be_phi_fu_1358_p4 = 1'd0;
        end else if (((reset_reg_1128 == 1'd1) | (empty_n_5_reg_5526 == 1'd1))) begin
            ap_phi_mux_reset_be_phi_fu_1358_p4 = p_reset_1_fu_3961_p2;
        end else begin
            ap_phi_mux_reset_be_phi_fu_1358_p4 = ap_phi_reg_pp0_iter1_reset_be_reg_1354;
        end
    end else begin
        ap_phi_mux_reset_be_phi_fu_1358_p4 = ap_phi_reg_pp0_iter1_reset_be_reg_1354;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_1132_p4 = ap_phi_mux_reset_be_phi_fu_1358_p4;
    end else begin
        ap_phi_mux_reset_phi_fu_1132_p4 = reset_reg_1128;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ((app_conv_mult_15_input_data_V_eop_empty_n & app_conv_mult_15_input_data_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1955_p2 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        app_conv_mult_15_input_data_V_eop0_update = 1'b1;
    end else begin
        app_conv_mult_15_input_data_V_eop0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_669) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0))) begin
        app_conv_mult_15_param_V_val0_update = 1'b1;
    end else begin
        app_conv_mult_15_param_V_val0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_4_reg_5597 == 1'd1) & (tmp_1_reg_5593 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        app_conv_mult_dummy_input_data_V_data_V_blk_n = app_conv_mult_dummy_input_data_V_data_V_full_n;
    end else begin
        app_conv_mult_dummy_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op471_write_state3 == 1'b1))) begin
        app_conv_mult_dummy_input_data_V_eop1_update = 1'b1;
    end else begin
        app_conv_mult_dummy_input_data_V_eop1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_4_reg_5597 == 1'd1) & (tmp_1_reg_5593 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        app_conv_mult_dummy_input_data_V_eop_blk_n = app_conv_mult_dummy_input_data_V_eop_full_n;
    end else begin
        app_conv_mult_dummy_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        app_conv_mult_dummy_param_V_idx_blk_blk_n = app_conv_mult_dummy_param_V_idx_blk_full_n;
    end else begin
        app_conv_mult_dummy_param_V_idx_blk_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        app_conv_mult_dummy_param_V_idx_dim_0_blk_n = app_conv_mult_dummy_param_V_idx_dim_0_full_n;
    end else begin
        app_conv_mult_dummy_param_V_idx_dim_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        app_conv_mult_dummy_param_V_idx_dim_1_blk_n = app_conv_mult_dummy_param_V_idx_dim_1_full_n;
    end else begin
        app_conv_mult_dummy_param_V_idx_dim_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op424_write_state3 == 1'b1))) begin
        app_conv_mult_dummy_param_V_val1_update = 1'b1;
    end else begin
        app_conv_mult_dummy_param_V_val1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0))) begin
        app_conv_mult_dummy_param_V_val_blk_n = app_conv_mult_dummy_param_V_val_full_n;
    end else begin
        app_conv_mult_dummy_param_V_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_tmp_9_reg_6051 == 1'd1) & (ap_reg_pp0_iter3_param_ready_reg_1104 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5601 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5526 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_1128 == 1'd0))) begin
        app_conv_row_reduce_15_input_data_V_data_V_blk_n = app_conv_row_reduce_15_input_data_V_data_V_full_n;
    end else begin
        app_conv_row_reduce_15_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_tmp_9_reg_6051 == 1'd1) & (ap_reg_pp0_iter3_param_ready_reg_1104 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5601 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5526 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_1128 == 1'd0))) begin
        app_conv_row_reduce_15_input_data_V_eop_blk_n = app_conv_row_reduce_15_input_data_V_eop_full_n;
    end else begin
        app_conv_row_reduce_15_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op1025_write_state6 == 1'b1))) begin
        app_conv_row_reduce_15_input_data_V_id1_update = 1'b1;
    end else begin
        app_conv_row_reduce_15_input_data_V_id1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_reg_pp0_iter3_tmp_9_reg_6051 == 1'd1) & (ap_reg_pp0_iter3_param_ready_reg_1104 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5601 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5526 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_1128 == 1'd0))) begin
        app_conv_row_reduce_15_input_data_V_id_blk_n = app_conv_row_reduce_15_input_data_V_id_full_n;
    end else begin
        app_conv_row_reduce_15_input_data_V_id_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_reg_APP_Mult_Data_s_fu_1973_ap_ce = 1'b1;
    end else begin
        grp_reg_APP_Mult_Data_s_fu_1973_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (reset_app_conv_mult_15_V_empty_n == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0))) begin
        reset_app_conv_mult_15_V_read = 1'b1;
    end else begin
        reset_app_conv_mult_15_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_conv_mult_dummy_input_data_V_eop1_status == 1'b0) & (ap_predicate_op471_write_state3 == 1'b1)) | ((app_conv_mult_dummy_param_V_val1_status == 1'b0) & (ap_predicate_op424_write_state3 == 1'b1)))) | ((app_conv_row_reduce_15_input_data_V_id1_status == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op1025_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_conv_mult_dummy_input_data_V_eop1_status == 1'b0) & (ap_predicate_op471_write_state3 == 1'b1)) | ((app_conv_mult_dummy_param_V_val1_status == 1'b0) & (ap_predicate_op424_write_state3 == 1'b1)))) | ((app_conv_row_reduce_15_input_data_V_id1_status == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op1025_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((app_conv_mult_dummy_input_data_V_eop1_status == 1'b0) & (ap_predicate_op471_write_state3 == 1'b1)) | ((app_conv_mult_dummy_param_V_val1_status == 1'b0) & (ap_predicate_op424_write_state3 == 1'b1)))) | ((app_conv_row_reduce_15_input_data_V_id1_status == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op1025_write_state6 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((app_conv_mult_dummy_input_data_V_eop1_status == 1'b0) & (ap_predicate_op471_write_state3 == 1'b1)) | ((app_conv_mult_dummy_param_V_val1_status == 1'b0) & (ap_predicate_op424_write_state3 == 1'b1)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((app_conv_row_reduce_15_input_data_V_id1_status == 1'b0) & (ap_predicate_op1025_write_state6 == 1'b1));
end

always @ (*) begin
    ap_condition_125 = ((empty_n_4_reg_5597 == 1'd1) & (tmp_1_reg_5593 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0));
end

always @ (*) begin
    ap_condition_3239 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_reg_5593 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0));
end

always @ (*) begin
    ap_condition_549 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_568 = ((tmp_1_reg_5593 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (empty_n_4_reg_5597 == 1'd0) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0));
end

always @ (*) begin
    ap_condition_574 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_578 = ((ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd1) & (tmp_1_fu_1955_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_669 = ((app_conv_mult_15_param_V_val_empty_n & app_conv_mult_15_param_V_idx_dim_1_empty_n & app_conv_mult_15_param_V_idx_dim_0_empty_n & app_conv_mult_15_param_V_idx_blk_empty_n) == 1'b1);
end

always @ (*) begin
    ap_condition_99 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_data_out_eop_reg_1140 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_1155 = 'bx;

assign ap_phi_reg_pp0_iter0_phase_1_reg_1168 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_1279 = 'bx;

assign ap_phi_reg_pp0_iter1_input_param_cnt_1_reg_1222 = 'bx;

assign ap_phi_reg_pp0_iter1_input_param_cnt_be_reg_1315 = 'bx;

assign ap_phi_reg_pp0_iter1_param_ready_2_reg_1241 = 'bx;

assign ap_phi_reg_pp0_iter1_param_ready_be_reg_1328 = 'bx;

assign ap_phi_reg_pp0_iter1_phase_4_reg_1260 = 'bx;

assign ap_phi_reg_pp0_iter1_phase_be_reg_1341 = 'bx;

assign ap_phi_reg_pp0_iter1_reg_input_data_0_2_reg_1202 = 'bx;

assign ap_phi_reg_pp0_iter1_reg_input_data_1_2_reg_1182 = 'bx;

assign ap_phi_reg_pp0_iter1_reg_input_data_1_be_reg_1289 = 'bx;

assign ap_phi_reg_pp0_iter1_reg_input_data_be_reg_1302 = 'bx;

assign ap_phi_reg_pp0_iter1_reset_be_reg_1354 = 'bx;

always @ (*) begin
    ap_predicate_op1025_write_state6 = ((ap_reg_pp0_iter3_tmp_9_reg_6051 == 1'd1) & (ap_reg_pp0_iter3_param_ready_reg_1104 == 1'd1) & (ap_reg_pp0_iter3_tmp_2_reg_5601 == 1'd0) & (ap_reg_pp0_iter3_empty_n_5_reg_5526 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_1128 == 1'd0));
end

always @ (*) begin
    ap_predicate_op422_call_state2 = ((empty_n_1_nbread_fu_1020_p3_0 == 1'd1) & (tmp_1_fu_1955_p2 == 1'd1) & (ap_phi_mux_param_ready_phi_fu_1108_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_1132_p4 == 1'd0) & (empty_n_5_fu_1371_p1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op424_write_state3 = ((empty_n_3_reg_5531 == 1'd1) & (param_ready_reg_1104 == 1'd0) & (empty_n_5_reg_5526 == 1'd0));
end

always @ (*) begin
    ap_predicate_op471_write_state3 = ((empty_n_4_reg_5597 == 1'd1) & (tmp_1_reg_5593 == 1'd1) & (param_ready_reg_1104 == 1'd1) & (reset_reg_1128 == 1'd0) & (empty_n_5_reg_5526 == 1'd0));
end

assign ap_ready = 1'b0;

assign app_conv_mult_15_input_data_V_data_V_read = app_conv_mult_15_input_data_V_eop0_update;

assign app_conv_mult_15_input_data_V_eop_read = app_conv_mult_15_input_data_V_eop0_update;

assign app_conv_mult_15_param_V_idx_blk_read = app_conv_mult_15_param_V_val0_update;

assign app_conv_mult_15_param_V_idx_dim_0_read = app_conv_mult_15_param_V_val0_update;

assign app_conv_mult_15_param_V_idx_dim_1_read = app_conv_mult_15_param_V_val0_update;

assign app_conv_mult_15_param_V_val_read = app_conv_mult_15_param_V_val0_update;

assign app_conv_mult_dummy_input_data_V_data_V_din = grp_reg_APP_Mult_Data_s_fu_1973_ap_return_0;

assign app_conv_mult_dummy_input_data_V_data_V_write = app_conv_mult_dummy_input_data_V_eop1_update;

assign app_conv_mult_dummy_input_data_V_eop1_status = (app_conv_mult_dummy_input_data_V_eop_full_n & app_conv_mult_dummy_input_data_V_data_V_full_n);

assign app_conv_mult_dummy_input_data_V_eop_din = grp_reg_APP_Mult_Data_s_fu_1973_ap_return_1;

assign app_conv_mult_dummy_input_data_V_eop_write = app_conv_mult_dummy_input_data_V_eop1_update;

assign app_conv_mult_dummy_param_V_idx_blk_din = tmp_idx_blk_reg_5535;

assign app_conv_mult_dummy_param_V_idx_blk_write = app_conv_mult_dummy_param_V_val1_update;

assign app_conv_mult_dummy_param_V_idx_dim_0_din = tmp_idx_dim_0_reg_5540;

assign app_conv_mult_dummy_param_V_idx_dim_0_write = app_conv_mult_dummy_param_V_val1_update;

assign app_conv_mult_dummy_param_V_idx_dim_1_din = tmp_idx_dim_1_reg_5545;

assign app_conv_mult_dummy_param_V_idx_dim_1_write = app_conv_mult_dummy_param_V_val1_update;

assign app_conv_mult_dummy_param_V_val1_status = (app_conv_mult_dummy_param_V_val_full_n & app_conv_mult_dummy_param_V_idx_dim_1_full_n & app_conv_mult_dummy_param_V_idx_dim_0_full_n & app_conv_mult_dummy_param_V_idx_blk_full_n);

assign app_conv_mult_dummy_param_V_val_din = tmp_val_129_reg_5550;

assign app_conv_mult_dummy_param_V_val_write = app_conv_mult_dummy_param_V_val1_update;

assign app_conv_row_reduce_15_input_data_V_data_V_din = {{results_1_1_fu_4462_p3}, {results_1_2_fu_4468_p3}};

assign app_conv_row_reduce_15_input_data_V_data_V_write = app_conv_row_reduce_15_input_data_V_id1_update;

assign app_conv_row_reduce_15_input_data_V_eop_din = ap_reg_pp0_iter3_data_out_eop_reg_1140;

assign app_conv_row_reduce_15_input_data_V_eop_write = app_conv_row_reduce_15_input_data_V_id1_update;

assign app_conv_row_reduce_15_input_data_V_id1_status = (app_conv_row_reduce_15_input_data_V_id_full_n & app_conv_row_reduce_15_input_data_V_eop_full_n & app_conv_row_reduce_15_input_data_V_data_V_full_n);

assign app_conv_row_reduce_15_input_data_V_id_din = 8'd0;

assign app_conv_row_reduce_15_input_data_V_id_write = app_conv_row_reduce_15_input_data_V_id1_update;

assign empty_n_1_nbread_fu_1020_p3_0 = (app_conv_mult_15_input_data_V_eop_empty_n & app_conv_mult_15_input_data_V_data_V_empty_n);

assign empty_n_3_fu_1375_p1 = empty_n_nbread_fu_1008_p5_0;

assign empty_n_5_fu_1371_p1 = reset_app_conv_mult_15_V_empty_n;

assign empty_n_nbread_fu_1008_p5_0 = (app_conv_mult_15_param_V_val_empty_n & app_conv_mult_15_param_V_idx_dim_1_empty_n & app_conv_mult_15_param_V_idx_dim_0_empty_n & app_conv_mult_15_param_V_idx_blk_empty_n);

assign input_param_cnt_2_fu_1949_p2 = (ap_phi_mux_input_param_cnt_phi_fu_1096_p4 + 32'd1);

assign kernels_load_0_0_phi_fu_2421_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_fu_478 : tmp_val_64_fu_734);

assign kernels_load_0_10_phi_fu_4084_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_10_fu_518 : tmp_val_74_fu_774);

assign kernels_load_0_11_phi_fu_2679_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_11_fu_522 : tmp_val_75_fu_778);

assign kernels_load_0_12_phi_fu_4098_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_12_fu_526 : tmp_val_76_fu_782);

assign kernels_load_0_13_phi_fu_2721_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_13_fu_530 : tmp_val_77_fu_786);

assign kernels_load_0_14_phi_fu_2749_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_14_fu_534 : tmp_val_78_fu_790);

assign kernels_load_0_15_phi_fu_2771_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_15_fu_538 : tmp_val_79_fu_794);

assign kernels_load_0_16_phi_fu_2799_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_16_fu_542 : tmp_val_80_fu_798);

assign kernels_load_0_17_phi_fu_2821_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_17_fu_546 : tmp_val_81_fu_802);

assign kernels_load_0_18_phi_fu_2849_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_18_fu_550 : tmp_val_82_fu_806);

assign kernels_load_0_19_phi_fu_2871_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_19_fu_554 : tmp_val_83_fu_810);

assign kernels_load_0_1_phi_fu_2453_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_1_fu_482 : tmp_val_65_fu_738);

assign kernels_load_0_20_phi_fu_2899_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_20_fu_558 : tmp_val_84_fu_814);

assign kernels_load_0_21_phi_fu_2921_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_21_fu_562 : tmp_val_85_fu_818);

assign kernels_load_0_22_phi_fu_2949_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_22_fu_566 : tmp_val_86_fu_822);

assign kernels_load_0_23_phi_fu_2971_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_23_fu_570 : tmp_val_87_fu_826);

assign kernels_load_0_24_phi_fu_2999_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_24_fu_574 : tmp_val_88_fu_830);

assign kernels_load_0_25_phi_fu_3021_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_25_fu_578 : tmp_val_89_fu_834);

assign kernels_load_0_26_phi_fu_4148_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_26_fu_582 : tmp_val_90_fu_838);

assign kernels_load_0_27_phi_fu_3063_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_27_fu_586 : tmp_val_91_fu_842);

assign kernels_load_0_28_phi_fu_4162_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_28_fu_590 : tmp_val_92_fu_846);

assign kernels_load_0_29_phi_fu_3105_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_29_fu_594 : tmp_val_93_fu_850);

assign kernels_load_0_2_phi_fu_4044_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_2_fu_486 : tmp_val_66_fu_742);

assign kernels_load_0_30_phi_fu_3133_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_30_fu_598 : tmp_val_94_fu_854);

assign kernels_load_0_31_phi_fu_3151_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_31_fu_602 : tmp_val_95_fu_858);

assign kernels_load_0_32_phi_fu_3173_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_32_fu_606 : tmp_val_96_fu_862);

assign kernels_load_0_33_phi_fu_3201_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_33_fu_610 : tmp_val_97_fu_866);

assign kernels_load_0_34_phi_fu_3223_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_34_fu_614 : tmp_val_98_fu_870);

assign kernels_load_0_35_phi_fu_3251_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_35_fu_618 : tmp_val_99_fu_874);

assign kernels_load_0_36_phi_fu_3273_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_36_fu_622 : tmp_val_100_fu_878);

assign kernels_load_0_37_phi_fu_3301_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_37_fu_626 : tmp_val_101_fu_882);

assign kernels_load_0_38_phi_fu_3323_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_38_fu_630 : tmp_val_102_fu_886);

assign kernels_load_0_39_phi_fu_4206_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_39_fu_634 : tmp_val_103_fu_890);

assign kernels_load_0_3_phi_fu_2495_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_3_fu_490 : tmp_val_67_fu_746);

assign kernels_load_0_40_phi_fu_3365_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_40_fu_638 : tmp_val_104_fu_894);

assign kernels_load_0_41_phi_fu_4220_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_41_fu_642 : tmp_val_105_fu_898);

assign kernels_load_0_42_phi_fu_3407_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_42_fu_646 : tmp_val_106_fu_902);

assign kernels_load_0_43_phi_fu_3435_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_43_fu_650 : tmp_val_107_fu_906);

assign kernels_load_0_44_phi_fu_3457_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_44_fu_654 : tmp_val_108_fu_910);

assign kernels_load_0_45_phi_fu_3485_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_45_fu_658 : tmp_val_109_fu_914);

assign kernels_load_0_46_phi_fu_3507_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_46_fu_662 : tmp_val_110_fu_918);

assign kernels_load_0_47_phi_fu_4246_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_47_fu_666 : tmp_val_111_fu_922);

assign kernels_load_0_48_phi_fu_3549_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_48_fu_670 : tmp_val_112_fu_926);

assign kernels_load_0_49_phi_fu_4260_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_49_fu_674 : tmp_val_113_fu_930);

assign kernels_load_0_4_phi_fu_4058_p3 = ((tmp_12_reg_5605[0:0] === 1'b1) ? tmp_val_4_fu_494 : tmp_val_68_fu_750);

assign kernels_load_0_50_phi_fu_3591_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_50_fu_678 : tmp_val_114_fu_934);

assign kernels_load_0_51_phi_fu_3619_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_51_fu_682 : tmp_val_115_fu_938);

assign kernels_load_0_52_phi_fu_3641_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_52_fu_686 : tmp_val_116_fu_942);

assign kernels_load_0_53_phi_fu_3669_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_53_fu_690 : tmp_val_117_fu_946);

assign kernels_load_0_54_phi_fu_3691_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_54_fu_694 : tmp_val_118_fu_950);

assign kernels_load_0_55_phi_fu_3719_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_55_fu_698 : tmp_val_119_fu_954);

assign kernels_load_0_56_phi_fu_3741_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_56_fu_702 : tmp_val_120_fu_958);

assign kernels_load_0_57_phi_fu_3769_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_57_fu_706 : tmp_val_121_fu_962);

assign kernels_load_0_58_phi_fu_3791_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_58_fu_710 : tmp_val_122_fu_966);

assign kernels_load_0_59_phi_fu_3819_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_59_fu_714 : tmp_val_123_fu_970);

assign kernels_load_0_5_phi_fu_2537_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_5_fu_498 : tmp_val_69_fu_754);

assign kernels_load_0_60_phi_fu_3841_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_60_fu_718 : tmp_val_124_fu_974);

assign kernels_load_0_61_phi_fu_3873_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_61_fu_722 : tmp_val_125_fu_978);

assign kernels_load_0_62_phi_fu_3901_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_62_fu_726 : tmp_val_126_fu_982);

assign kernels_load_0_63_phi_fu_3919_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_63_fu_730 : tmp_val_127_fu_986);

assign kernels_load_0_6_phi_fu_2565_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_6_fu_502 : tmp_val_70_fu_758);

assign kernels_load_0_7_phi_fu_2587_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_7_fu_506 : tmp_val_71_fu_762);

assign kernels_load_0_8_phi_fu_2615_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_8_fu_510 : tmp_val_72_fu_766);

assign kernels_load_0_9_phi_fu_2637_p3 = ((tmp_12_fu_2409_p1[0:0] === 1'b1) ? tmp_val_9_fu_514 : tmp_val_73_fu_770);

assign not_s_fu_3955_p2 = (tmp_3_fu_3949_p2 ^ 1'd1);

assign p_Result_0_10_fu_2665_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[95:88]}};

assign p_Result_0_12_fu_2707_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[111:104]}};

assign p_Result_0_14_fu_2757_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[127:120]}};

assign p_Result_0_16_fu_2807_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[143:136]}};

assign p_Result_0_18_fu_2857_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[159:152]}};

assign p_Result_0_1_fu_2439_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[15:8]}};

assign p_Result_0_20_fu_2907_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[175:168]}};

assign p_Result_0_22_fu_2957_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[191:184]}};

assign p_Result_0_24_fu_3007_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[207:200]}};

assign p_Result_0_26_fu_3049_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[223:216]}};

assign p_Result_0_28_fu_3091_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[239:232]}};

assign p_Result_0_31_fu_3159_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[263:256]}};

assign p_Result_0_33_fu_3209_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[279:272]}};

assign p_Result_0_35_fu_3259_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[295:288]}};

assign p_Result_0_37_fu_3309_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[311:304]}};

assign p_Result_0_39_fu_3351_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[327:320]}};

assign p_Result_0_3_fu_2481_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[31:24]}};

assign p_Result_0_41_fu_3393_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[343:336]}};

assign p_Result_0_43_fu_3443_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[359:352]}};

assign p_Result_0_45_fu_3493_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[375:368]}};

assign p_Result_0_47_fu_3535_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[391:384]}};

assign p_Result_0_49_fu_3577_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[407:400]}};

assign p_Result_0_51_fu_3627_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[423:416]}};

assign p_Result_0_53_fu_3677_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[439:432]}};

assign p_Result_0_55_fu_3727_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[455:448]}};

assign p_Result_0_57_fu_3777_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[471:464]}};

assign p_Result_0_59_fu_3827_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[487:480]}};

assign p_Result_0_5_fu_2523_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[47:40]}};

assign p_Result_0_60_fu_3859_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[495:488]}};

assign p_Result_0_7_fu_2573_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[63:56]}};

assign p_Result_0_9_fu_2623_p4 = {{ap_phi_mux_p_Val2_s_phi_fu_1158_p6[79:72]}};

assign p_reset_1_fu_3961_p2 = (not_s_fu_3955_p2 & ap_phi_reg_pp0_iter1_reset_1_reg_1279);

assign p_s_fu_3968_p3 = ((tmp_3_fu_3949_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_3943_p2);

assign reset_cnt_1_fu_3943_p2 = (reset_cnt_fu_998 + 32'd1);

assign results_0_fu_4450_p2 = (tmp62_fu_4444_p2 + tmp31_fu_4395_p2);

assign results_1_1_fu_4462_p3 = ((ap_reg_pp0_iter3_tmp_12_reg_5605[0:0] === 1'b1) ? results_1_3_fu_994 : results_0_reg_6160);

assign results_1_2_fu_4468_p3 = ((ap_reg_pp0_iter3_tmp_12_reg_5605[0:0] === 1'b1) ? results_0_reg_6160 : results_1_fu_990);

assign tmp10_fu_4361_p2 = ($signed(tmp9_reg_6070) + $signed(tmp8_reg_6065));

assign tmp13_fu_4321_p2 = ($signed(grp_fu_4691_p3) + $signed(grp_fu_4683_p3));

assign tmp14_fu_4365_p2 = (tmp13_reg_6075 + tmp10_fu_4361_p2);

assign tmp15_fu_4370_p2 = (tmp14_fu_4365_p2 + tmp7_fu_4357_p2);

assign tmp18_fu_4325_p2 = ($signed(grp_fu_4615_p3) + $signed(grp_fu_4607_p3));

assign tmp21_fu_4329_p2 = ($signed(grp_fu_4631_p3) + $signed(grp_fu_4623_p3));

assign tmp22_fu_4376_p2 = (tmp21_reg_6085 + tmp18_reg_6080);

assign tmp25_fu_4380_p2 = ($signed(tmp24_reg_6095) + $signed(tmp23_reg_6090));

assign tmp28_fu_4333_p2 = ($signed(grp_fu_4661_p3) + $signed(grp_fu_4653_p3));

assign tmp29_fu_4384_p2 = (tmp28_reg_6100 + tmp25_fu_4380_p2);

assign tmp30_fu_4389_p2 = (tmp29_fu_4384_p2 + tmp22_fu_4376_p2);

assign tmp31_fu_4395_p2 = (tmp30_fu_4389_p2 + tmp15_fu_4370_p2);

assign tmp34_fu_4401_p2 = ($signed(tmp33_reg_6110) + $signed(tmp32_reg_6105));

assign tmp37_fu_4337_p2 = ($signed(grp_fu_4515_p3) + $signed(grp_fu_4507_p3));

assign tmp38_fu_4405_p2 = (tmp37_reg_6115 + tmp34_fu_4401_p2);

assign tmp3_fu_4313_p2 = ($signed(grp_fu_4715_p3) + $signed(grp_fu_4723_p3));

assign tmp41_fu_4410_p2 = ($signed(tmp40_reg_6125) + $signed(tmp39_reg_6120));

assign tmp44_fu_4341_p2 = ($signed(grp_fu_4545_p3) + $signed(grp_fu_4537_p3));

assign tmp45_fu_4414_p2 = (tmp44_reg_6130 + tmp41_fu_4410_p2);

assign tmp46_fu_4419_p2 = (tmp45_fu_4414_p2 + tmp38_fu_4405_p2);

assign tmp49_fu_4345_p2 = ($signed(grp_fu_4561_p3) + $signed(grp_fu_4553_p3));

assign tmp52_fu_4349_p2 = ($signed(grp_fu_4577_p3) + $signed(grp_fu_4569_p3));

assign tmp53_fu_4425_p2 = (tmp52_reg_6140 + tmp49_reg_6135);

assign tmp56_fu_4429_p2 = ($signed(tmp55_reg_6150) + $signed(tmp54_reg_6145));

assign tmp59_fu_4353_p2 = ($signed(grp_fu_4731_p3) + $signed(grp_fu_4599_p3));

assign tmp60_fu_4433_p2 = (tmp59_reg_6155 + tmp56_fu_4429_p2);

assign tmp61_fu_4438_p2 = (tmp60_fu_4433_p2 + tmp53_fu_4425_p2);

assign tmp62_fu_4444_p2 = (tmp61_fu_4438_p2 + tmp46_fu_4419_p2);

assign tmp6_fu_4317_p2 = ($signed(grp_fu_4707_p3) + $signed(grp_fu_4699_p3));

assign tmp7_fu_4357_p2 = (tmp6_reg_6060 + tmp3_reg_6055);

assign tmp_11_fu_2433_p0 = kernels_load_0_0_phi_fu_2421_p3;

assign tmp_11_fu_2433_p1 = tmp_13_fu_2413_p1;

assign tmp_11_fu_2433_p2 = ($signed(tmp_11_fu_2433_p0) * $signed(tmp_11_fu_2433_p1));

assign tmp_12_fu_2409_p1 = ap_phi_mux_phase_1_phi_fu_1171_p6[0:0];

assign tmp_13_fu_2413_p1 = ap_phi_mux_p_Val2_s_phi_fu_1158_p6[7:0];

assign tmp_1_fu_1955_p2 = ((ap_phi_mux_phase_phi_fu_1120_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_23_0_10_fu_2691_p0 = kernels_load_0_11_phi_fu_2679_p3;

assign tmp_23_0_10_fu_2691_p1 = p_Result_0_10_fu_2665_p4;

assign tmp_23_0_10_fu_2691_p2 = ($signed(tmp_23_0_10_fu_2691_p0) * $signed(tmp_23_0_10_fu_2691_p1));

assign tmp_23_0_12_fu_2733_p0 = kernels_load_0_13_phi_fu_2721_p3;

assign tmp_23_0_12_fu_2733_p1 = p_Result_0_12_fu_2707_p4;

assign tmp_23_0_12_fu_2733_p2 = ($signed(tmp_23_0_12_fu_2733_p0) * $signed(tmp_23_0_12_fu_2733_p1));

assign tmp_23_0_14_fu_2783_p0 = kernels_load_0_15_phi_fu_2771_p3;

assign tmp_23_0_14_fu_2783_p1 = p_Result_0_14_fu_2757_p4;

assign tmp_23_0_14_fu_2783_p2 = ($signed(tmp_23_0_14_fu_2783_p0) * $signed(tmp_23_0_14_fu_2783_p1));

assign tmp_23_0_16_fu_2833_p0 = kernels_load_0_17_phi_fu_2821_p3;

assign tmp_23_0_16_fu_2833_p1 = p_Result_0_16_fu_2807_p4;

assign tmp_23_0_16_fu_2833_p2 = ($signed(tmp_23_0_16_fu_2833_p0) * $signed(tmp_23_0_16_fu_2833_p1));

assign tmp_23_0_18_fu_2883_p0 = kernels_load_0_19_phi_fu_2871_p3;

assign tmp_23_0_18_fu_2883_p1 = p_Result_0_18_fu_2857_p4;

assign tmp_23_0_18_fu_2883_p2 = ($signed(tmp_23_0_18_fu_2883_p0) * $signed(tmp_23_0_18_fu_2883_p1));

assign tmp_23_0_1_fu_2465_p0 = kernels_load_0_1_phi_fu_2453_p3;

assign tmp_23_0_1_fu_2465_p1 = p_Result_0_1_fu_2439_p4;

assign tmp_23_0_1_fu_2465_p2 = ($signed(tmp_23_0_1_fu_2465_p0) * $signed(tmp_23_0_1_fu_2465_p1));

assign tmp_23_0_20_fu_2933_p0 = kernels_load_0_21_phi_fu_2921_p3;

assign tmp_23_0_20_fu_2933_p1 = p_Result_0_20_fu_2907_p4;

assign tmp_23_0_20_fu_2933_p2 = ($signed(tmp_23_0_20_fu_2933_p0) * $signed(tmp_23_0_20_fu_2933_p1));

assign tmp_23_0_22_fu_2983_p0 = kernels_load_0_23_phi_fu_2971_p3;

assign tmp_23_0_22_fu_2983_p1 = p_Result_0_22_fu_2957_p4;

assign tmp_23_0_22_fu_2983_p2 = ($signed(tmp_23_0_22_fu_2983_p0) * $signed(tmp_23_0_22_fu_2983_p1));

assign tmp_23_0_24_fu_3033_p0 = kernels_load_0_25_phi_fu_3021_p3;

assign tmp_23_0_24_fu_3033_p1 = p_Result_0_24_fu_3007_p4;

assign tmp_23_0_24_fu_3033_p2 = ($signed(tmp_23_0_24_fu_3033_p0) * $signed(tmp_23_0_24_fu_3033_p1));

assign tmp_23_0_26_fu_3075_p0 = kernels_load_0_27_phi_fu_3063_p3;

assign tmp_23_0_26_fu_3075_p1 = p_Result_0_26_fu_3049_p4;

assign tmp_23_0_26_fu_3075_p2 = ($signed(tmp_23_0_26_fu_3075_p0) * $signed(tmp_23_0_26_fu_3075_p1));

assign tmp_23_0_28_fu_3117_p0 = kernels_load_0_29_phi_fu_3105_p3;

assign tmp_23_0_28_fu_3117_p1 = p_Result_0_28_fu_3091_p4;

assign tmp_23_0_28_fu_3117_p2 = ($signed(tmp_23_0_28_fu_3117_p0) * $signed(tmp_23_0_28_fu_3117_p1));

assign tmp_23_0_31_fu_3185_p0 = kernels_load_0_32_phi_fu_3173_p3;

assign tmp_23_0_31_fu_3185_p1 = p_Result_0_31_fu_3159_p4;

assign tmp_23_0_31_fu_3185_p2 = ($signed(tmp_23_0_31_fu_3185_p0) * $signed(tmp_23_0_31_fu_3185_p1));

assign tmp_23_0_33_fu_3235_p0 = kernels_load_0_34_phi_fu_3223_p3;

assign tmp_23_0_33_fu_3235_p1 = p_Result_0_33_fu_3209_p4;

assign tmp_23_0_33_fu_3235_p2 = ($signed(tmp_23_0_33_fu_3235_p0) * $signed(tmp_23_0_33_fu_3235_p1));

assign tmp_23_0_35_fu_3285_p0 = kernels_load_0_36_phi_fu_3273_p3;

assign tmp_23_0_35_fu_3285_p1 = p_Result_0_35_fu_3259_p4;

assign tmp_23_0_35_fu_3285_p2 = ($signed(tmp_23_0_35_fu_3285_p0) * $signed(tmp_23_0_35_fu_3285_p1));

assign tmp_23_0_37_fu_3335_p0 = kernels_load_0_38_phi_fu_3323_p3;

assign tmp_23_0_37_fu_3335_p1 = p_Result_0_37_fu_3309_p4;

assign tmp_23_0_37_fu_3335_p2 = ($signed(tmp_23_0_37_fu_3335_p0) * $signed(tmp_23_0_37_fu_3335_p1));

assign tmp_23_0_39_fu_3377_p0 = kernels_load_0_40_phi_fu_3365_p3;

assign tmp_23_0_39_fu_3377_p1 = p_Result_0_39_fu_3351_p4;

assign tmp_23_0_39_fu_3377_p2 = ($signed(tmp_23_0_39_fu_3377_p0) * $signed(tmp_23_0_39_fu_3377_p1));

assign tmp_23_0_3_fu_2507_p0 = kernels_load_0_3_phi_fu_2495_p3;

assign tmp_23_0_3_fu_2507_p1 = p_Result_0_3_fu_2481_p4;

assign tmp_23_0_3_fu_2507_p2 = ($signed(tmp_23_0_3_fu_2507_p0) * $signed(tmp_23_0_3_fu_2507_p1));

assign tmp_23_0_41_fu_3419_p0 = kernels_load_0_42_phi_fu_3407_p3;

assign tmp_23_0_41_fu_3419_p1 = p_Result_0_41_fu_3393_p4;

assign tmp_23_0_41_fu_3419_p2 = ($signed(tmp_23_0_41_fu_3419_p0) * $signed(tmp_23_0_41_fu_3419_p1));

assign tmp_23_0_43_fu_3469_p0 = kernels_load_0_44_phi_fu_3457_p3;

assign tmp_23_0_43_fu_3469_p1 = p_Result_0_43_fu_3443_p4;

assign tmp_23_0_43_fu_3469_p2 = ($signed(tmp_23_0_43_fu_3469_p0) * $signed(tmp_23_0_43_fu_3469_p1));

assign tmp_23_0_45_fu_3519_p0 = kernels_load_0_46_phi_fu_3507_p3;

assign tmp_23_0_45_fu_3519_p1 = p_Result_0_45_fu_3493_p4;

assign tmp_23_0_45_fu_3519_p2 = ($signed(tmp_23_0_45_fu_3519_p0) * $signed(tmp_23_0_45_fu_3519_p1));

assign tmp_23_0_47_fu_3561_p0 = kernels_load_0_48_phi_fu_3549_p3;

assign tmp_23_0_47_fu_3561_p1 = p_Result_0_47_fu_3535_p4;

assign tmp_23_0_47_fu_3561_p2 = ($signed(tmp_23_0_47_fu_3561_p0) * $signed(tmp_23_0_47_fu_3561_p1));

assign tmp_23_0_49_fu_3603_p0 = kernels_load_0_50_phi_fu_3591_p3;

assign tmp_23_0_49_fu_3603_p1 = p_Result_0_49_fu_3577_p4;

assign tmp_23_0_49_fu_3603_p2 = ($signed(tmp_23_0_49_fu_3603_p0) * $signed(tmp_23_0_49_fu_3603_p1));

assign tmp_23_0_51_fu_3653_p0 = kernels_load_0_52_phi_fu_3641_p3;

assign tmp_23_0_51_fu_3653_p1 = p_Result_0_51_fu_3627_p4;

assign tmp_23_0_51_fu_3653_p2 = ($signed(tmp_23_0_51_fu_3653_p0) * $signed(tmp_23_0_51_fu_3653_p1));

assign tmp_23_0_53_fu_3703_p0 = kernels_load_0_54_phi_fu_3691_p3;

assign tmp_23_0_53_fu_3703_p1 = p_Result_0_53_fu_3677_p4;

assign tmp_23_0_53_fu_3703_p2 = ($signed(tmp_23_0_53_fu_3703_p0) * $signed(tmp_23_0_53_fu_3703_p1));

assign tmp_23_0_55_fu_3753_p0 = kernels_load_0_56_phi_fu_3741_p3;

assign tmp_23_0_55_fu_3753_p1 = p_Result_0_55_fu_3727_p4;

assign tmp_23_0_55_fu_3753_p2 = ($signed(tmp_23_0_55_fu_3753_p0) * $signed(tmp_23_0_55_fu_3753_p1));

assign tmp_23_0_57_fu_3803_p0 = kernels_load_0_58_phi_fu_3791_p3;

assign tmp_23_0_57_fu_3803_p1 = p_Result_0_57_fu_3777_p4;

assign tmp_23_0_57_fu_3803_p2 = ($signed(tmp_23_0_57_fu_3803_p0) * $signed(tmp_23_0_57_fu_3803_p1));

assign tmp_23_0_59_fu_3853_p0 = kernels_load_0_60_phi_fu_3841_p3;

assign tmp_23_0_59_fu_3853_p1 = p_Result_0_59_fu_3827_p4;

assign tmp_23_0_59_fu_3853_p2 = ($signed(tmp_23_0_59_fu_3853_p0) * $signed(tmp_23_0_59_fu_3853_p1));

assign tmp_23_0_5_fu_2549_p0 = kernels_load_0_5_phi_fu_2537_p3;

assign tmp_23_0_5_fu_2549_p1 = p_Result_0_5_fu_2523_p4;

assign tmp_23_0_5_fu_2549_p2 = ($signed(tmp_23_0_5_fu_2549_p0) * $signed(tmp_23_0_5_fu_2549_p1));

assign tmp_23_0_60_fu_3885_p0 = kernels_load_0_61_phi_fu_3873_p3;

assign tmp_23_0_60_fu_3885_p1 = p_Result_0_60_fu_3859_p4;

assign tmp_23_0_60_fu_3885_p2 = ($signed(tmp_23_0_60_fu_3885_p0) * $signed(tmp_23_0_60_fu_3885_p1));

assign tmp_23_0_7_fu_2599_p0 = kernels_load_0_7_phi_fu_2587_p3;

assign tmp_23_0_7_fu_2599_p1 = p_Result_0_7_fu_2573_p4;

assign tmp_23_0_7_fu_2599_p2 = ($signed(tmp_23_0_7_fu_2599_p0) * $signed(tmp_23_0_7_fu_2599_p1));

assign tmp_23_0_9_fu_2649_p0 = kernels_load_0_9_phi_fu_2637_p3;

assign tmp_23_0_9_fu_2649_p1 = p_Result_0_9_fu_2623_p4;

assign tmp_23_0_9_fu_2649_p2 = ($signed(tmp_23_0_9_fu_2649_p0) * $signed(tmp_23_0_9_fu_2649_p1));

assign tmp_2_fu_2079_p2 = ((ap_phi_mux_phase_1_phi_fu_1171_p6 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_3_fu_3949_p2 = ((reset_cnt_1_fu_3943_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_5_fu_1405_p1 = app_conv_mult_15_param_V_idx_dim_1_dout[5:0];

assign tmp_6_fu_1395_p2 = ((app_conv_mult_15_param_V_idx_blk_dout == 8'd15) ? 1'b1 : 1'b0);

assign tmp_7_fu_3933_p2 = (ap_phi_mux_phase_1_phi_fu_1171_p6 + 8'd1);

assign tmp_9_fu_3927_p2 = ((ap_phi_mux_phase_1_phi_fu_1171_p6 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_fu_1401_p1 = app_conv_mult_15_param_V_idx_dim_0_dout[0:0];

assign tmp_s_fu_2061_p2 = ((input_param_cnt_2_reg_5587 == 32'd2048) ? 1'b1 : 1'b0);

endmodule //app_conv_mult_15
