- ğŸ‘‹ Hi, Iâ€™m @sreekanth4944
- ğŸ‘€ Iâ€™m interested in VLSI Physical Design 
- ğŸŒ± Iâ€™m currently learning Verilog,VHdl,System Verilog etc....
- ğŸ’ï¸ Iâ€™m looking to collaborate on youtube
- ğŸ“« How to reach me ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...

<!---
sreekanth4944/sreekanth4944 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
