###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID linuxlab005.seas.wustl.edu)
#  Generated on:      Tue Dec 12 18:51:16 2017
#  Design:            Top
#  Command:           optDesign -postCTS -outDir Clock_reports/PostCTS
###############################################################
Path 1: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][2]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][2]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -34.897
- Setup                       197.801
+ Phase Shift                 50000.000
= Required Time               49767.301
- Arrival Time                4120.500
= Slack Time                  45646.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.102 | 46096.902 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.301 | 46113.102 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.402 | 46273.203 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.801 | 46273.602 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.602 | 46429.402 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.301 | 46430.102 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  246.000 | 1029.301 | 46676.102 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1029.602 | 46676.402 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.300 | 1107.902 | 46754.703 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1108.102 | 46754.902 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.200 | 1219.301 | 46866.102 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1219.402 | 46866.203 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1098.200 | 2317.602 | 47964.402 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.700 | 2329.301 | 47976.102 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.900 | 2450.199 | 48097.000 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2450.301 | 48097.102 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1116.600 | 3566.902 | 49213.703 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.300 | 3571.203 | 49218.004 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.900 | 3905.102 | 49551.902 | 
     | U8793/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    3.400 | 3908.500 | 49555.301 | 
     | U8793/op                     |   v   | n3955                    | mux2_1 |  211.800 | 4120.301 | 49767.102 | 
     | WEIGHT_2/mem_w2_reg[3][2]/ip |   v   | n3955                    | dp_1   |    0.200 | 4120.500 | 49767.301 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.102 | -46774.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.301 | -46766.102 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.102 | -46636.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.602 | -46626.402 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.102 | -46504.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.203 | -46491.004 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.902 | -46367.703 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.801 | -46364.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.801 | -46246.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -597.000 | -46243.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -392.000 | -46038.801 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 |   5.800 |  -386.199 | -46033.000 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 167.500 |  -218.699 | -45865.500 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 |   1.800 |  -216.898 | -45863.699 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 176.700 |   -40.199 | -45687.000 | 
     | WEIGHT_2/mem_w2_reg[3][2]/ck |   ^   | n_240 | dp_1  |   5.300 |   -34.898 | -45681.699 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][1]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][1]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -36.397
- Setup                       197.000
+ Phase Shift                 50000.000
= Required Time               49766.602
- Arrival Time                4116.602
= Slack Time                  45650.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.102 | 46100.102 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.301 | 46116.301 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.402 | 46276.402 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.801 | 46276.801 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.602 | 46432.602 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.301 | 46433.301 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  246.000 | 1029.301 | 46679.301 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1029.602 | 46679.602 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.300 | 1107.902 | 46757.902 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1108.102 | 46758.102 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.200 | 1219.301 | 46869.301 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1219.402 | 46869.402 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1098.200 | 2317.602 | 47967.602 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.700 | 2329.301 | 47979.301 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.900 | 2450.199 | 48100.199 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2450.301 | 48100.301 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1116.600 | 3566.902 | 49216.902 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.300 | 3571.203 | 49221.203 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.900 | 3905.102 | 49555.102 | 
     | U8792/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    3.200 | 3908.301 | 49558.301 | 
     | U8792/op                     |   v   | n3956                    | mux2_1 |  208.100 | 4116.402 | 49766.402 | 
     | WEIGHT_2/mem_w2_reg[3][1]/ip |   v   | n3956                    | dp_1   |    0.200 | 4116.602 | 49766.602 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.102 | -46778.102 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.301 | -46769.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.102 | -46640.102 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.602 | -46629.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.102 | -46508.102 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.203 | -46494.203 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.902 | -46370.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.801 | -46367.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.801 | -46249.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -597.000 | -46247.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -392.000 | -46042.000 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 |   5.800 |  -386.199 | -46036.199 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 167.500 |  -218.699 | -45868.699 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 |   1.800 |  -216.898 | -45866.898 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 176.700 |   -40.199 | -45690.199 | 
     | WEIGHT_2/mem_w2_reg[3][1]/ck |   ^   | n_240 | dp_1  |   3.800 |   -36.398 | -45686.398 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][6]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][6]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -37.297
- Setup                       196.801
+ Phase Shift                 50000.000
= Required Time               49765.902
- Arrival Time                4114.898
= Slack Time                  45651.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.094 | 46101.098 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.293 | 46117.297 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.395 | 46277.398 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.793 | 46277.797 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.594 | 46433.598 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.293 | 46434.297 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  246.000 | 1029.293 | 46680.297 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1029.594 | 46680.598 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.300 | 1107.895 | 46758.898 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1108.094 | 46759.098 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.200 | 1219.293 | 46870.297 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1219.395 | 46870.398 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1098.200 | 2317.594 | 47968.598 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.700 | 2329.293 | 47980.297 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.900 | 2450.191 | 48101.195 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2450.293 | 48101.297 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1116.600 | 3566.895 | 49217.898 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.300 | 3571.195 | 49222.199 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.900 | 3905.094 | 49556.098 | 
     | U8797/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    2.600 | 3907.695 | 49558.699 | 
     | U8797/op                     |   v   | n3951                    | mux2_1 |  207.100 | 4114.797 | 49765.801 | 
     | WEIGHT_2/mem_w2_reg[3][6]/ip |   v   | n3951                    | dp_1   |    0.100 | 4114.898 | 49765.902 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -46779.102 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -46770.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46641.102 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46630.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46509.102 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46495.203 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46371.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46368.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46250.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46248.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46043.000 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 |   5.800 |  -386.195 | -46037.199 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 167.500 |  -218.695 | -45869.699 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 |   1.800 |  -216.895 | -45867.898 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 176.700 |   -40.195 | -45691.199 | 
     | WEIGHT_2/mem_w2_reg[3][6]/ck |   ^   | n_240 | dp_1  |   2.900 |   -37.297 | -45688.301 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][0]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][0]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -35.697
- Setup                       197.000
+ Phase Shift                 50000.000
= Required Time               49767.305
- Arrival Time                4115.898
= Slack Time                  45651.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.098 | 46101.504 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.297 | 46117.703 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.398 | 46277.805 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.797 | 46278.203 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.598 | 46434.004 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.297 | 46434.703 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  246.000 | 1029.297 | 46680.703 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1029.598 | 46681.004 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.300 | 1107.898 | 46759.305 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1108.098 | 46759.504 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.200 | 1219.297 | 46870.703 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1219.398 | 46870.805 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1098.200 | 2317.598 | 47969.004 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.700 | 2329.297 | 47980.703 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.900 | 2450.195 | 48101.602 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2450.297 | 48101.703 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1116.600 | 3566.898 | 49218.305 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.300 | 3571.199 | 49222.605 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.900 | 3905.098 | 49556.504 | 
     | U8791/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    3.300 | 3908.398 | 49559.805 | 
     | U8791/op                     |   v   | n3957                    | mux2_1 |  207.400 | 4115.797 | 49767.203 | 
     | WEIGHT_2/mem_w2_reg[3][0]/ip |   v   | n3957                    | dp_1   |    0.100 | 4115.898 | 49767.305 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -46779.504 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -46770.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46641.504 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46631.004 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46509.504 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46495.605 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46372.305 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46369.203 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46251.203 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46248.402 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46043.402 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 |   5.800 |  -386.195 | -46037.602 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 167.500 |  -218.695 | -45870.102 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 |   1.800 |  -216.895 | -45868.301 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 176.700 |   -40.195 | -45691.602 | 
     | WEIGHT_2/mem_w2_reg[3][0]/ck |   ^   | n_240 | dp_1  |   4.500 |   -35.695 | -45687.102 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][4]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][4]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         -6.297
- Setup                       201.398
+ Phase Shift                 50000.000
= Required Time               49792.305
- Arrival Time                4116.801
= Slack Time                  45675.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.102 | 46125.605 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.301 | 46141.805 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.402 | 46301.906 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.801 | 46302.305 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.602 | 46458.105 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.301 | 46458.805 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  246.000 | 1029.301 | 46704.805 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1029.602 | 46705.105 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.300 | 1107.902 | 46783.406 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1108.102 | 46783.605 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.200 | 1219.301 | 46894.805 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1219.402 | 46894.906 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1098.200 | 2317.602 | 47993.105 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.700 | 2329.301 | 48004.805 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.900 | 2450.199 | 48125.703 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2450.301 | 48125.805 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1116.600 | 3566.902 | 49242.406 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.300 | 3571.203 | 49246.707 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.900 | 3905.102 | 49580.605 | 
     | U8795/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    0.900 | 3906.000 | 49581.504 | 
     | U8795/op                     |   v   | n3953                    | mux2_1 |  210.600 | 4116.602 | 49792.105 | 
     | WEIGHT_2/mem_w2_reg[3][4]/ip |   v   | n3953                    | dp_1   |    0.200 | 4116.801 | 49792.305 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -46803.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -46794.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46665.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46655.102 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46533.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46519.703 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46396.402 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46393.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46275.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46272.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46067.500 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46060.801 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -45871.902 | 
     | AZ_ccl_BUF_clk_G0_L7_60/ip   |   ^   | n_259 | buf_4 |   2.200 |  -194.199 | -45869.703 | 
     | AZ_ccl_BUF_clk_G0_L7_60/op   |   ^   | n_256 | buf_4 | 183.300 |   -10.898 | -45686.402 | 
     | WEIGHT_2/mem_w2_reg[3][4]/ck |   ^   | n_256 | dp_1  |   4.600 |    -6.297 | -45681.801 | 
     +-----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][15]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][15]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -17.797
- Setup                       215.301
+ Phase Shift                 50000.000
= Required Time               49766.902
- Arrival Time                3915.699
= Slack Time                  45851.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46301.301 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46317.500 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46477.602 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46478.000 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46633.801 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46634.500 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 46880.500 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 46880.801 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 46959.102 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 46959.301 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47080.199 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47080.500 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48086.301 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48091.102 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48154.301 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48154.402 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49322.703 | 
     | FE_OFC11_n8734/ip             |   ^   | n8734                    | buf_2   |    4.900 | 3476.398 | 49327.602 | 
     | FE_OFC11_n8734/op             |   ^   | FE_OFN11_n8734           | buf_2   |  233.300 | 3709.699 | 49560.902 | 
     | U8842/s                       |   ^   | FE_OFN11_n8734           | mux2_1  |    2.500 | 3712.199 | 49563.402 | 
     | U8842/op                      |   v   | n3910                    | mux2_1  |  203.300 | 3915.500 | 49766.703 | 
     | WEIGHT_2/mem_w2_reg[5][15]/ip |   v   | n3910                    | dp_1    |    0.200 | 3915.699 | 49766.902 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -46979.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -46970.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46841.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46830.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46709.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46695.402 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46572.102 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46569.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46451.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46448.199 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46243.199 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46234.699 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46101.801 | 
     | AZ_ccl_BUF_clk_G0_L7_38/ip    |   ^   | n_236 | buf_2 |   1.000 |  -249.598 | -46100.801 | 
     | AZ_ccl_BUF_clk_G0_L7_38/op    |   ^   | n_238 | buf_2 | 228.600 |   -20.996 | -45872.199 | 
     | WEIGHT_2/mem_w2_reg[5][15]/ck |   ^   | n_238 | dp_1  |   3.200 |   -17.797 | -45869.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][5]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][5]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -44.197
- Setup                       185.699
+ Phase Shift                 50000.000
= Required Time               49770.105
- Arrival Time                3914.102
= Slack Time                  45856.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46306.102 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46322.301 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46482.402 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46482.801 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46638.602 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46639.301 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 46885.301 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 46885.602 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 46963.902 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 46964.102 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47085.000 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47085.301 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48091.102 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48095.902 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48159.102 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48159.203 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49327.504 | 
     | FE_OFC11_n8734/ip            |   ^   | n8734                    | buf_2   |    4.900 | 3476.398 | 49332.402 | 
     | FE_OFC11_n8734/op            |   ^   | FE_OFN11_n8734           | buf_2   |  233.300 | 3709.699 | 49565.703 | 
     | U8832/s                      |   ^   | FE_OFN11_n8734           | mux2_1  |    1.000 | 3710.699 | 49566.703 | 
     | U8832/op                     |   v   | n3920                    | mux2_1  |  203.300 | 3914.000 | 49770.004 | 
     | WEIGHT_2/mem_w2_reg[5][5]/ip |   v   | n3920                    | dp_1    |    0.100 | 3914.102 | 49770.105 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.094 | -46984.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -46975.297 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46846.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46835.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46714.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46700.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46576.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46573.797 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46455.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46452.996 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46247.996 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.293 | -46241.297 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.395 | -46052.398 | 
     | AZ_ccl_BUF_clk_G0_L7_59/ip   |   ^   | n_259 | buf_4 |   3.400 |  -192.996 | -46049.000 | 
     | AZ_ccl_BUF_clk_G0_L7_59/op   |   ^   | n_255 | buf_4 | 142.500 |   -50.496 | -45906.500 | 
     | WEIGHT_2/mem_w2_reg[5][5]/ck |   ^   | n_255 | dp_1  |   6.300 |   -44.195 | -45900.199 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][7]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][7]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -44.197
- Setup                       185.500
+ Phase Shift                 50000.000
= Required Time               49770.305
- Arrival Time                3913.500
= Slack Time                  45856.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.094 | 46306.898 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.293 | 46323.098 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.395 | 46483.199 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.793 | 46483.598 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.594 | 46639.398 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.293 | 46640.098 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.293 | 46886.098 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.594 | 46886.398 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.895 | 46964.699 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.094 | 46964.898 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.992 | 47085.797 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.293 | 47086.098 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.094 | 48091.898 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.895 | 48096.699 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.094 | 48159.898 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.195 | 48160.000 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.496 | 49328.301 | 
     | FE_OFC11_n8734/ip            |   ^   | n8734                    | buf_2   |    4.900 | 3476.395 | 49333.199 | 
     | FE_OFC11_n8734/op            |   ^   | FE_OFN11_n8734           | buf_2   |  233.300 | 3709.695 | 49566.500 | 
     | U8834/s                      |   ^   | FE_OFN11_n8734           | mux2_1  |    1.600 | 3711.297 | 49568.102 | 
     | U8834/op                     |   v   | n3918                    | mux2_1  |  202.100 | 3913.398 | 49770.203 | 
     | WEIGHT_2/mem_w2_reg[5][7]/ip |   v   | n3918                    | dp_1    |    0.100 | 3913.500 | 49770.305 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.094 | -46984.898 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -46976.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46846.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46836.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46714.898 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46701.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46577.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46574.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46456.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46453.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46248.797 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.293 | -46242.098 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.395 | -46053.199 | 
     | AZ_ccl_BUF_clk_G0_L7_59/ip   |   ^   | n_259 | buf_4 |   3.400 |  -192.996 | -46049.801 | 
     | AZ_ccl_BUF_clk_G0_L7_59/op   |   ^   | n_255 | buf_4 | 142.500 |   -50.496 | -45907.301 | 
     | WEIGHT_2/mem_w2_reg[5][7]/ck |   ^   | n_255 | dp_1  |   6.300 |   -44.195 | -45901.000 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][14]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][14]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         26.703
- Setup                       231.000
+ Phase Shift                 50000.000
= Required Time               49795.703
- Arrival Time                3913.000
= Slack Time                  45882.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.102 | 46332.805 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.301 | 46349.004 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.402 | 46509.105 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.801 | 46509.504 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.602 | 46665.305 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.301 | 46666.004 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.301 | 46912.004 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.602 | 46912.305 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.902 | 46990.605 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.102 | 46990.805 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1229.000 | 47111.703 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.301 | 47112.004 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.102 | 48117.805 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.800 | 2239.902 | 48122.605 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.200 | 2303.102 | 48185.805 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2303.203 | 48185.906 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.504 | 49354.207 | 
     | FE_OFC11_n8734/ip             |   ^   | n8734                    | buf_2   |    4.900 | 3476.402 | 49359.105 | 
     | FE_OFC11_n8734/op             |   ^   | FE_OFN11_n8734           | buf_2   |  233.300 | 3709.703 | 49592.406 | 
     | U8841/s                       |   ^   | FE_OFN11_n8734           | mux2_1  |    2.400 | 3712.102 | 49594.805 | 
     | U8841/op                      |   v   | n3911                    | mux2_1  |  200.700 | 3912.801 | 49795.504 | 
     | WEIGHT_2/mem_w2_reg[5][14]/ip |   v   | n3911                    | dp_1    |    0.200 | 3913.000 | 49795.703 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47010.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47002.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46872.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46862.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46740.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46726.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46603.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46600.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46482.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46479.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46274.699 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46266.199 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46133.301 | 
     | AZ_ccl_BUF_clk_G0_L7_40/ip    |   ^   | n_236 | buf_2 |   1.100 |  -249.496 | -46132.199 | 
     | AZ_ccl_BUF_clk_G0_L7_40/op    |   ^   | n_233 | buf_2 | 271.300 |    21.805 | -45860.898 | 
     | WEIGHT_2/mem_w2_reg[5][14]/ck |   ^   | n_233 | dp_1  |   4.900 |    26.703 | -45856.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][9]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][9]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         26.903
- Setup                       230.898
+ Phase Shift                 50000.000
= Required Time               49796.004
- Arrival Time                3911.801
= Slack Time                  45884.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.102 | 46334.305 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.301 | 46350.504 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.402 | 46510.605 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.801 | 46511.004 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.602 | 46666.805 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.301 | 46667.504 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.301 | 46913.504 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.602 | 46913.805 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.902 | 46992.105 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.102 | 46992.305 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1229.000 | 47113.203 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.301 | 47113.504 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.102 | 48119.305 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.902 | 48124.105 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.102 | 48187.305 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.203 | 48187.406 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.504 | 49355.707 | 
     | FE_OFC11_n8734/ip            |   ^   | n8734                    | buf_2   |    4.900 | 3476.402 | 49360.605 | 
     | FE_OFC11_n8734/op            |   ^   | FE_OFN11_n8734           | buf_2   |  233.300 | 3709.703 | 49593.906 | 
     | U8836/s                      |   ^   | FE_OFN11_n8734           | mux2_1  |    2.000 | 3711.703 | 49595.906 | 
     | U8836/op                     |   v   | n3916                    | mux2_1  |  199.900 | 3911.602 | 49795.805 | 
     | WEIGHT_2/mem_w2_reg[5][9]/ip |   v   | n3916                    | dp_1    |    0.200 | 3911.801 | 49796.004 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.102 | -47012.305 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.301 | -47003.504 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.102 | -46874.305 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.602 | -46863.805 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.102 | -46742.305 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.203 | -46728.406 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.902 | -46605.105 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.801 | -46602.004 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.801 | -46484.004 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -597.000 | -46481.203 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -392.000 | -46276.203 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip   |   ^   | n_263 | buf_4 |   8.500 |  -383.500 | -46267.703 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op   |   ^   | n_236 | buf_4 | 132.900 |  -250.602 | -46134.805 | 
     | AZ_ccl_BUF_clk_G0_L7_40/ip   |   ^   | n_236 | buf_2 |   1.100 |  -249.500 | -46133.703 | 
     | AZ_ccl_BUF_clk_G0_L7_40/op   |   ^   | n_233 | buf_2 | 271.300 |    21.801 | -45862.402 | 
     | WEIGHT_2/mem_w2_reg[5][9]/ck |   ^   | n_233 | dp_1  |   5.100 |    26.902 | -45857.301 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][13]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][13]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -20.397
- Setup                       195.602
+ Phase Shift                 50000.000
= Required Time               49784.000
- Arrival Time                3877.699
= Slack Time                  45906.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46356.398 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46372.598 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46532.699 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46533.098 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46688.898 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46689.598 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 46935.598 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 46935.898 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47014.199 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47014.398 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47135.297 | 
     | U4304/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47135.598 | 
     | U4304/op                      |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.797 | 48176.098 | 
     | U8807/ip                      |   ^   | n8729                    | inv_1   |    2.600 | 2272.398 | 48178.699 | 
     | U8807/op                      |   v   | n8730                    | inv_1   |   64.500 | 2336.898 | 48243.199 | 
     | U8808/ip1                     |   v   | n8730                    | nor2_1  |    0.100 | 2337.000 | 48243.301 | 
     | U8808/op                      |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.602 | 49302.902 | 
     | FE_OFC8_n8731/ip              |   ^   | n8731                    | buf_2   |    5.500 | 3402.102 | 49308.402 | 
     | FE_OFC8_n8731/op              |   ^   | FE_OFN8_n8731            | buf_2   |  261.400 | 3663.500 | 49569.801 | 
     | U8822/s                       |   ^   | FE_OFN8_n8731            | mux2_1  |    5.200 | 3668.699 | 49575.000 | 
     | U8822/op                      |   v   | n3928                    | mux2_1  |  208.800 | 3877.500 | 49783.801 | 
     | WEIGHT_2/mem_w2_reg[4][13]/ip |   v   | n3928                    | dp_1    |    0.200 | 3877.699 | 49784.000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47034.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47025.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46896.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46885.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46764.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46750.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46627.199 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46624.098 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46506.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46503.297 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46298.297 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46289.797 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46156.898 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  |   2.700 |  -247.898 | -46154.199 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 222.500 |   -25.398 | -45931.699 | 
     | WEIGHT_2/mem_w2_reg[4][13]/ck |   ^   | n_237 | dp_1  |   5.000 |   -20.398 | -45926.699 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][15]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][15]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -20.997
- Setup                       195.301
+ Phase Shift                 50000.000
= Required Time               49783.703
- Arrival Time                3875.801
= Slack Time                  45907.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.102 | 46358.004 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.301 | 46374.203 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.402 | 46534.305 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.801 | 46534.703 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.602 | 46690.504 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.301 | 46691.203 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.301 | 46937.203 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.602 | 46937.504 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.902 | 47015.805 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.102 | 47016.004 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1229.000 | 47136.902 | 
     | U4304/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.301 | 47137.203 | 
     | U4304/op                      |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.801 | 48177.703 | 
     | U8807/ip                      |   ^   | n8729                    | inv_1   |    2.600 | 2272.402 | 48180.305 | 
     | U8807/op                      |   v   | n8730                    | inv_1   |   64.500 | 2336.902 | 48244.805 | 
     | U8808/ip1                     |   v   | n8730                    | nor2_1  |    0.100 | 2337.004 | 48244.906 | 
     | U8808/op                      |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.605 | 49304.508 | 
     | FE_OFC8_n8731/ip              |   ^   | n8731                    | buf_2   |    5.500 | 3402.105 | 49310.008 | 
     | FE_OFC8_n8731/op              |   ^   | FE_OFN8_n8731            | buf_2   |  261.400 | 3663.504 | 49571.406 | 
     | U8824/s                       |   ^   | FE_OFN8_n8731            | mux2_1  |    5.200 | 3668.703 | 49576.605 | 
     | U8824/op                      |   v   | n3926                    | mux2_1  |  206.900 | 3875.602 | 49783.504 | 
     | WEIGHT_2/mem_w2_reg[4][15]/ip |   v   | n3926                    | dp_1    |    0.200 | 3875.801 | 49783.703 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.094 | -47035.996 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47027.195 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46897.996 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46887.496 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46765.996 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46752.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46628.797 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46625.695 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46507.695 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46504.895 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46299.895 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.492 | -46291.395 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.594 | -46158.496 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  |   2.700 |  -247.895 | -46155.797 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 222.500 |   -25.395 | -45933.297 | 
     | WEIGHT_2/mem_w2_reg[4][15]/ck |   ^   | n_237 | dp_1  |   4.400 |   -20.996 | -45928.898 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][8]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][8]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         -4.197
- Setup                       201.102
+ Phase Shift                 50000.000
= Required Time               49794.703
- Arrival Time                3871.199
= Slack Time                  45923.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46373.602 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46389.801 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46549.902 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46550.301 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46706.102 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46706.801 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 46952.801 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 46953.102 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47031.402 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47031.602 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47152.500 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47152.801 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.797 | 48193.301 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.600 | 2272.398 | 48195.902 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.500 | 2336.898 | 48260.402 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2337.000 | 48260.504 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.602 | 49320.105 | 
     | FE_OFC8_n8731/ip             |   ^   | n8731                    | buf_2   |    5.500 | 3402.102 | 49325.605 | 
     | FE_OFC8_n8731/op             |   ^   | FE_OFN8_n8731            | buf_2   |  261.400 | 3663.500 | 49587.004 | 
     | U8817/s                      |   ^   | FE_OFN8_n8731            | mux2_1  |    1.600 | 3665.102 | 49588.605 | 
     | U8817/op                     |   v   | n3933                    | mux2_1  |  205.900 | 3871.000 | 49794.504 | 
     | WEIGHT_2/mem_w2_reg[4][8]/ip |   v   | n3933                    | dp_1    |    0.200 | 3871.199 | 49794.703 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.094 | -47051.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47042.797 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46913.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46903.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46781.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46767.699 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46644.398 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46641.297 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46523.297 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46520.496 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46315.496 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.293 | -46308.797 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.395 | -46119.898 | 
     | AZ_ccl_BUF_clk_G0_L7_60/ip   |   ^   | n_259 | buf_4 |   2.200 |  -194.195 | -46117.699 | 
     | AZ_ccl_BUF_clk_G0_L7_60/op   |   ^   | n_256 | buf_4 | 183.300 |   -10.895 | -45934.398 | 
     | WEIGHT_2/mem_w2_reg[4][8]/ck |   ^   | n_256 | dp_1  |   6.700 |    -4.195 | -45927.699 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][14]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][14]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -14.097
- Setup                       215.699
+ Phase Shift                 50000.000
= Required Time               49770.203
- Arrival Time                3846.301
= Slack Time                  45923.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  450.102 | 46374.004 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.301 | 46390.203 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.402 | 46550.305 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.801 | 46550.703 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  155.800 |  782.602 | 46706.504 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  783.301 | 46707.203 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  230.100 | 1013.402 | 46937.305 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1013.703 | 46937.605 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1081.602 | 47005.504 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1081.801 | 47005.703 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1232.102 | 47156.004 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1232.203 | 47156.105 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.203 | 48227.105 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.700 | 2314.902 | 48238.805 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2376.801 | 48300.703 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2376.902 | 48300.805 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.602 | 49476.504 | 
     | U8805/s                       |   ^   | n8728                    | mux2_1 |   11.000 | 3563.602 | 49487.504 | 
     | U8805/op                      |   v   | n3943                    | mux2_1 |  282.500 | 3846.102 | 49770.004 | 
     | WEIGHT_2/mem_w2_reg[3][14]/ip |   v   | n3943                    | dp_1   |    0.200 | 3846.301 | 49770.203 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.094 | -47051.996 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47043.195 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46913.996 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46903.496 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46781.996 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46768.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46644.797 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46641.695 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46523.695 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46520.895 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46315.895 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.492 | -46307.395 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.594 | -46174.496 | 
     | AZ_ccl_BUF_clk_G0_L7_42/ip    |   ^   | n_236 | buf_2 |   1.700 |  -248.895 | -46172.797 | 
     | AZ_ccl_BUF_clk_G0_L7_42/op    |   ^   | n_235 | buf_2 | 231.900 |   -16.996 | -45940.898 | 
     | WEIGHT_2/mem_w2_reg[3][14]/ck |   ^   | n_235 | dp_1  |   2.900 |   -14.098 | -45938.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][12]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][12]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -13.997
- Setup                       215.602
+ Phase Shift                 50000.000
= Required Time               49770.402
- Arrival Time                3845.398
= Slack Time                  45925.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  450.098 | 46375.102 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.297 | 46391.301 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.398 | 46551.402 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.797 | 46551.801 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  155.800 |  782.598 | 46707.602 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  783.297 | 46708.301 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  230.100 | 1013.398 | 46938.402 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1013.699 | 46938.703 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1081.598 | 47006.602 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1081.797 | 47006.801 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1232.098 | 47157.102 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1232.199 | 47157.203 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.199 | 48228.203 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.700 | 2314.898 | 48239.902 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2376.797 | 48301.801 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2376.898 | 48301.902 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.598 | 49477.602 | 
     | U8803/s                       |   ^   | n8728                    | mux2_1 |   11.700 | 3564.297 | 49489.301 | 
     | U8803/op                      |   v   | n3945                    | mux2_1 |  281.000 | 3845.297 | 49770.301 | 
     | WEIGHT_2/mem_w2_reg[3][12]/ip |   v   | n3945                    | dp_1   |    0.100 | 3845.398 | 49770.402 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.094 | -47053.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47044.297 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46915.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46904.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46783.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46769.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46645.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46642.797 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46524.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46521.996 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46316.996 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.492 | -46308.496 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.594 | -46175.598 | 
     | AZ_ccl_BUF_clk_G0_L7_42/ip    |   ^   | n_236 | buf_2 |   1.700 |  -248.895 | -46173.898 | 
     | AZ_ccl_BUF_clk_G0_L7_42/op    |   ^   | n_235 | buf_2 | 231.900 |   -16.996 | -45942.000 | 
     | WEIGHT_2/mem_w2_reg[3][12]/ck |   ^   | n_235 | dp_1  |   3.000 |   -13.996 | -45939.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][9]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][9]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -14.197
- Setup                       215.000
+ Phase Shift                 50000.000
= Required Time               49770.805
- Arrival Time                3840.301
= Slack Time                  45930.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.098 | 46380.602 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.297 | 46396.801 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.398 | 46556.902 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.797 | 46557.301 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.598 | 46713.102 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.297 | 46713.801 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  230.100 | 1013.398 | 46943.902 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1013.699 | 46944.203 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1081.598 | 47012.102 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1081.797 | 47012.301 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1232.098 | 47162.602 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1232.199 | 47162.703 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.199 | 48233.703 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.700 | 2314.898 | 48245.402 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2376.797 | 48307.301 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2376.898 | 48307.402 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.598 | 49483.102 | 
     | U8800/s                      |   ^   | n8728                    | mux2_1 |   11.300 | 3563.898 | 49494.402 | 
     | U8800/op                     |   v   | n3948                    | mux2_1 |  276.300 | 3840.199 | 49770.703 | 
     | WEIGHT_2/mem_w2_reg[3][9]/ip |   v   | n3948                    | dp_1   |    0.100 | 3840.301 | 49770.805 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.094 | -47058.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47049.797 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46920.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46910.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46788.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46774.699 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46651.398 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46648.297 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46530.297 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46527.496 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46322.496 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip   |   ^   | n_263 | buf_4 |   8.500 |  -383.492 | -46313.996 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op   |   ^   | n_236 | buf_4 | 132.900 |  -250.594 | -46181.098 | 
     | AZ_ccl_BUF_clk_G0_L7_42/ip   |   ^   | n_236 | buf_2 |   1.700 |  -248.895 | -46179.398 | 
     | AZ_ccl_BUF_clk_G0_L7_42/op   |   ^   | n_235 | buf_2 | 231.900 |   -16.996 | -45947.500 | 
     | WEIGHT_2/mem_w2_reg[3][9]/ck |   ^   | n_235 | dp_1  |   2.800 |   -14.195 | -45944.699 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][10]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][10]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -16.997
- Setup                       216.000
+ Phase Shift                 50000.000
= Required Time               49767.004
- Arrival Time                3834.602
= Slack Time                  45932.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  450.102 | 46382.504 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.301 | 46398.703 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.402 | 46558.805 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.801 | 46559.203 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  155.800 |  782.602 | 46715.004 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  783.301 | 46715.703 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  230.100 | 1013.402 | 46945.805 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1013.703 | 46946.105 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1081.602 | 47014.004 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1081.801 | 47014.203 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1232.102 | 47164.504 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1232.203 | 47164.605 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.203 | 48235.605 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.700 | 2314.902 | 48247.305 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2376.801 | 48309.203 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2376.902 | 48309.305 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.602 | 49485.004 | 
     | U8801/s                       |   ^   | n8728                    | mux2_1 |    2.500 | 3555.102 | 49487.504 | 
     | U8801/op                      |   v   | n3947                    | mux2_1 |  279.400 | 3834.500 | 49766.902 | 
     | WEIGHT_2/mem_w2_reg[3][10]/ip |   v   | n3947                    | dp_1   |    0.100 | 3834.602 | 49767.004 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47060.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47051.699 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46922.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46912.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46790.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46776.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46653.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46650.199 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46532.199 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46529.398 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46324.398 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46315.898 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46183.000 | 
     | AZ_ccl_BUF_clk_G0_L7_38/ip    |   ^   | n_236 | buf_2 |   1.000 |  -249.598 | -46182.000 | 
     | AZ_ccl_BUF_clk_G0_L7_38/op    |   ^   | n_238 | buf_2 | 228.600 |   -20.996 | -45953.398 | 
     | WEIGHT_2/mem_w2_reg[3][10]/ck |   ^   | n_238 | dp_1  |   4.000 |   -16.996 | -45949.398 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][5]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][5]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -44.197
- Setup                       186.602
+ Phase Shift                 50000.000
= Required Time               49769.203
- Arrival Time                3836.000
= Slack Time                  45933.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.098 | 46383.301 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.297 | 46399.500 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.398 | 46559.602 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.797 | 46560.000 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.598 | 46715.801 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.297 | 46716.500 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  230.100 | 1013.398 | 46946.602 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1013.699 | 46946.902 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1081.598 | 47014.801 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1081.797 | 47015.000 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1232.098 | 47165.301 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1232.199 | 47165.402 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.199 | 48236.402 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.700 | 2314.898 | 48248.102 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2376.797 | 48310.000 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2376.898 | 48310.102 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.598 | 49485.801 | 
     | U8796/s                      |   ^   | n8728                    | mux2_1 |    6.200 | 3558.797 | 49492.000 | 
     | U8796/op                     |   v   | n3952                    | mux2_1 |  277.100 | 3835.898 | 49769.102 | 
     | WEIGHT_2/mem_w2_reg[3][5]/ip |   v   | n3952                    | dp_1   |    0.100 | 3836.000 | 49769.203 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.094 | -47061.297 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47052.496 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46923.297 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46912.797 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46791.297 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46777.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46654.098 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46650.996 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46532.996 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46530.195 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46325.195 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.293 | -46318.496 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.395 | -46129.598 | 
     | AZ_ccl_BUF_clk_G0_L7_59/ip   |   ^   | n_259 | buf_4 |   3.400 |  -192.996 | -46126.199 | 
     | AZ_ccl_BUF_clk_G0_L7_59/op   |   ^   | n_255 | buf_4 | 142.500 |   -50.496 | -45983.699 | 
     | WEIGHT_2/mem_w2_reg[3][5]/ck |   ^   | n_255 | dp_1  |   6.300 |   -44.195 | -45977.398 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][15]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][15]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -18.497
- Setup                       196.398
+ Phase Shift                 50000.000
= Required Time               49785.105
- Arrival Time                3844.301
= Slack Time                  45940.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  450.098 | 46390.902 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.297 | 46407.102 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.398 | 46567.203 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.797 | 46567.602 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  155.800 |  782.598 | 46723.402 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  783.297 | 46724.102 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  230.100 | 1013.398 | 46954.203 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1013.699 | 46954.504 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1081.598 | 47022.402 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1081.797 | 47022.602 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1232.098 | 47172.902 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1232.199 | 47173.004 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.199 | 48244.004 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.700 | 2314.898 | 48255.703 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2376.797 | 48317.602 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2376.898 | 48317.703 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.598 | 49493.402 | 
     | U8806/s                       |   ^   | n8728                    | mux2_1 |   11.100 | 3563.699 | 49504.504 | 
     | U8806/op                      |   v   | n3942                    | mux2_1 |  280.500 | 3844.199 | 49785.004 | 
     | WEIGHT_2/mem_w2_reg[3][15]/ip |   v   | n3942                    | dp_1   |    0.100 | 3844.301 | 49785.105 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.094 | -47068.898 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47060.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46930.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46920.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46798.898 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46785.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46661.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46658.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46540.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46537.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46332.797 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.492 | -46324.297 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.594 | -46191.398 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  |   2.700 |  -247.895 | -46188.699 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 222.500 |   -25.395 | -45966.199 | 
     | WEIGHT_2/mem_w2_reg[3][15]/ck |   ^   | n_237 | dp_1  |   6.900 |   -18.496 | -45959.301 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][3]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][3]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -30.297
- Setup                       189.398
+ Phase Shift                 50000.000
= Required Time               49780.305
- Arrival Time                3837.000
= Slack Time                  45943.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.102 | 46393.406 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.301 | 46409.605 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.402 | 46569.707 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.801 | 46570.105 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.602 | 46725.906 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.301 | 46726.605 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  230.100 | 1013.402 | 46956.707 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1013.703 | 46957.008 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1081.602 | 47024.906 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1081.801 | 47025.105 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1232.102 | 47175.406 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1232.203 | 47175.508 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.203 | 48246.508 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.700 | 2314.902 | 48258.207 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2376.801 | 48320.105 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2376.902 | 48320.207 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.602 | 49495.906 | 
     | U8794/s                      |   ^   | n8728                    | mux2_1 |    2.300 | 3554.902 | 49498.207 | 
     | U8794/op                     |   v   | n3954                    | mux2_1 |  281.900 | 3836.801 | 49780.105 | 
     | WEIGHT_2/mem_w2_reg[3][3]/ip |   v   | n3954                    | dp_1   |    0.200 | 3837.000 | 49780.305 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47071.402 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47062.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46933.402 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46922.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46801.402 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46787.504 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46664.203 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46661.102 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46543.102 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46540.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46335.301 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46328.602 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46139.703 | 
     | AZ_ccl_BUF_clk_G0_L7_62/ip   |   ^   | n_259 | buf_4 |   4.200 |  -192.199 | -46135.504 | 
     | AZ_ccl_BUF_clk_G0_L7_62/op   |   ^   | n_258 | buf_4 | 158.600 |   -33.598 | -45976.902 | 
     | WEIGHT_2/mem_w2_reg[3][3]/ck |   ^   | n_258 | dp_1  |   3.300 |   -30.297 | -45973.602 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][13]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][13]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -18.997
- Setup                       195.898
+ Phase Shift                 50000.000
= Required Time               49785.105
- Arrival Time                3841.102
= Slack Time                  45944.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  450.102 | 46394.105 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.301 | 46410.305 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.402 | 46570.406 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.801 | 46570.805 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  155.800 |  782.602 | 46726.605 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  783.301 | 46727.305 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  230.100 | 1013.402 | 46957.406 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1013.703 | 46957.707 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1081.602 | 47025.605 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1081.801 | 47025.805 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1232.102 | 47176.105 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1232.203 | 47176.207 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.203 | 48247.207 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.700 | 2314.902 | 48258.906 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2376.801 | 48320.805 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2376.902 | 48320.906 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.602 | 49496.605 | 
     | U8804/s                       |   ^   | n8728                    | mux2_1 |   11.200 | 3563.801 | 49507.805 | 
     | U8804/op                      |   v   | n3944                    | mux2_1 |  277.200 | 3841.000 | 49785.004 | 
     | WEIGHT_2/mem_w2_reg[3][13]/ip |   v   | n3944                    | dp_1   |    0.100 | 3841.102 | 49785.105 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.094 | -47072.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47063.297 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46934.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46923.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46802.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46788.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46664.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46661.797 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46543.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46540.996 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46335.996 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.492 | -46327.496 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.594 | -46194.598 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  |   2.700 |  -247.895 | -46191.898 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 222.500 |   -25.395 | -45969.398 | 
     | WEIGHT_2/mem_w2_reg[3][13]/ck |   ^   | n_237 | dp_1  |   6.400 |   -18.996 | -45963.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][7]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][7]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         26.903
- Setup                       232.102
+ Phase Shift                 50000.000
= Required Time               49794.801
- Arrival Time                3841.102
= Slack Time                  45953.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.102 | 46403.801 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.301 | 46420.000 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.402 | 46580.102 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.801 | 46580.500 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.602 | 46736.301 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.301 | 46737.000 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  230.100 | 1013.402 | 46967.102 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1013.703 | 46967.402 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1081.602 | 47035.301 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1081.801 | 47035.500 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1232.102 | 47185.801 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1232.203 | 47185.902 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.203 | 48256.902 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.700 | 2314.902 | 48268.602 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2376.801 | 48330.500 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2376.902 | 48330.602 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.602 | 49506.301 | 
     | U8798/s                      |   ^   | n8728                    | mux2_1 |    7.600 | 3560.203 | 49513.902 | 
     | U8798/op                     |   v   | n3950                    | mux2_1 |  280.700 | 3840.902 | 49794.602 | 
     | WEIGHT_2/mem_w2_reg[3][7]/ip |   v   | n3950                    | dp_1   |    0.200 | 3841.102 | 49794.801 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.102 | -47081.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.301 | -47073.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.102 | -46943.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.602 | -46933.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.102 | -46811.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.203 | -46797.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.902 | -46674.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.801 | -46671.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.801 | -46553.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -597.000 | -46550.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -392.000 | -46345.699 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip   |   ^   | n_263 | buf_4 |   8.500 |  -383.500 | -46337.199 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op   |   ^   | n_236 | buf_4 | 132.900 |  -250.602 | -46204.301 | 
     | AZ_ccl_BUF_clk_G0_L7_40/ip   |   ^   | n_236 | buf_2 |   1.100 |  -249.500 | -46203.199 | 
     | AZ_ccl_BUF_clk_G0_L7_40/op   |   ^   | n_233 | buf_2 | 271.300 |    21.801 | -45931.898 | 
     | WEIGHT_2/mem_w2_reg[3][7]/ck |   ^   | n_233 | dp_1  |   5.100 |    26.902 | -45926.797 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][5]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][5]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         23.303
- Setup                       186.500
+ Phase Shift                 50000.000
= Required Time               49836.805
- Arrival Time                3877.000
= Slack Time                  45959.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46409.902 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46426.102 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46586.203 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46586.602 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46742.402 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46743.102 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 46989.102 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 46989.402 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47067.703 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47067.902 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47188.801 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47189.102 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.797 | 48229.602 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.600 | 2272.398 | 48232.203 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.500 | 2336.898 | 48296.703 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2337.000 | 48296.805 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.602 | 49356.406 | 
     | FE_OFC8_n8731/ip             |   ^   | n8731                    | buf_2   |    5.500 | 3402.102 | 49361.906 | 
     | FE_OFC8_n8731/op             |   ^   | FE_OFN8_n8731            | buf_2   |  261.400 | 3663.500 | 49623.305 | 
     | U8814/s                      |   ^   | FE_OFN8_n8731            | mux2_1  |    3.200 | 3666.699 | 49626.504 | 
     | U8814/op                     |   v   | n3936                    | mux2_1  |  210.100 | 3876.801 | 49836.605 | 
     | WEIGHT_2/mem_w2_reg[4][5]/ip |   v   | n3936                    | dp_1    |    0.200 | 3877.000 | 49836.805 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47087.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47079.102 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46949.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46939.402 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46817.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46804.004 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46680.703 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46677.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46559.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46556.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46351.801 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46345.102 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46156.203 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip   |   ^   | n_259 | cd_8  |   5.000 |  -191.398 | -46151.203 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op   |   ^   | n_261 | cd_8  | 211.100 |    19.703 | -45940.102 | 
     | WEIGHT_2/mem_w2_reg[4][5]/ck |   ^   | n_261 | dp_1  |   3.600 |    23.305 | -45936.500 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][7]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][7]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         24.303
- Setup                       186.500
+ Phase Shift                 50000.000
= Required Time               49837.805
- Arrival Time                3877.801
= Slack Time                  45960.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46410.102 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46426.301 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46586.402 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46586.801 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46742.602 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46743.301 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 46989.301 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 46989.602 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47067.902 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47068.102 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47189.000 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47189.301 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.797 | 48229.801 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.600 | 2272.398 | 48232.402 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.500 | 2336.898 | 48296.902 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2337.000 | 48297.004 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.602 | 49356.605 | 
     | FE_OFC8_n8731/ip             |   ^   | n8731                    | buf_2   |    5.500 | 3402.102 | 49362.105 | 
     | FE_OFC8_n8731/op             |   ^   | FE_OFN8_n8731            | buf_2   |  261.400 | 3663.500 | 49623.504 | 
     | U8816/s                      |   ^   | FE_OFN8_n8731            | mux2_1  |    4.000 | 3667.500 | 49627.504 | 
     | U8816/op                     |   v   | n3934                    | mux2_1  |  210.100 | 3877.602 | 49837.605 | 
     | WEIGHT_2/mem_w2_reg[4][7]/ip |   v   | n3934                    | dp_1    |    0.200 | 3877.801 | 49837.805 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47088.102 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47079.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46950.102 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46939.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46818.102 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46804.203 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46680.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46677.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46559.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46557.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46352.000 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46345.301 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46156.402 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip   |   ^   | n_259 | cd_8  |   5.000 |  -191.398 | -46151.402 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op   |   ^   | n_261 | cd_8  | 211.100 |    19.703 | -45940.301 | 
     | WEIGHT_2/mem_w2_reg[4][7]/ck |   ^   | n_261 | dp_1  |   4.600 |    24.305 | -45935.699 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][8]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][8]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         -3.997
- Setup                       202.000
+ Phase Shift                 50000.000
= Required Time               49794.004
- Arrival Time                3833.699
= Slack Time                  45960.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  450.098 | 46410.402 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.297 | 46426.602 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.398 | 46586.703 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.797 | 46587.102 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  155.800 |  782.598 | 46742.902 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  783.297 | 46743.602 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  230.100 | 1013.398 | 46973.703 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1013.699 | 46974.004 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1081.598 | 47041.902 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1081.797 | 47042.102 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1232.098 | 47192.402 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1232.199 | 47192.504 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.199 | 48263.504 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.700 | 2314.898 | 48275.203 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2376.797 | 48337.102 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2376.898 | 48337.203 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.598 | 49512.902 | 
     | U8799/s                      |   ^   | n8728                    | mux2_1 |    4.300 | 3556.898 | 49517.203 | 
     | U8799/op                     |   v   | n3949                    | mux2_1 |  276.700 | 3833.598 | 49793.902 | 
     | WEIGHT_2/mem_w2_reg[3][8]/ip |   v   | n3949                    | dp_1   |    0.100 | 3833.699 | 49794.004 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.094 | -47088.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47079.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46950.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46939.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46818.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46804.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46681.199 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46678.098 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46560.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46557.297 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46352.297 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.293 | -46345.598 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.395 | -46156.699 | 
     | AZ_ccl_BUF_clk_G0_L7_60/ip   |   ^   | n_259 | buf_4 |   2.200 |  -194.195 | -46154.500 | 
     | AZ_ccl_BUF_clk_G0_L7_60/op   |   ^   | n_256 | buf_4 | 183.300 |   -10.895 | -45971.199 | 
     | WEIGHT_2/mem_w2_reg[3][8]/ck |   ^   | n_256 | dp_1  |   6.900 |    -3.996 | -45964.301 | 
     +-----------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][14]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][14]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         24.603
- Setup                       186.000
+ Phase Shift                 50000.000
= Required Time               49838.602
- Arrival Time                3874.602
= Slack Time                  45964.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.102 | 46414.102 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.301 | 46430.301 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.402 | 46590.402 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.801 | 46590.801 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.602 | 46746.602 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.301 | 46747.301 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.301 | 46993.301 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.602 | 46993.602 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.902 | 47071.902 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.102 | 47072.102 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1229.000 | 47193.000 | 
     | U4304/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.301 | 47193.301 | 
     | U4304/op                      |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.801 | 48233.801 | 
     | U8807/ip                      |   ^   | n8729                    | inv_1   |    2.600 | 2272.402 | 48236.402 | 
     | U8807/op                      |   v   | n8730                    | inv_1   |   64.500 | 2336.902 | 48300.902 | 
     | U8808/ip1                     |   v   | n8730                    | nor2_1  |    0.100 | 2337.004 | 48301.004 | 
     | U8808/op                      |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.605 | 49360.605 | 
     | FE_OFC8_n8731/ip              |   ^   | n8731                    | buf_2   |    5.500 | 3402.105 | 49366.105 | 
     | FE_OFC8_n8731/op              |   ^   | FE_OFN8_n8731            | buf_2   |  261.400 | 3663.504 | 49627.504 | 
     | U8823/s                       |   ^   | FE_OFN8_n8731            | mux2_1  |    5.000 | 3668.504 | 49632.504 | 
     | U8823/op                      |   v   | n3927                    | mux2_1  |  205.900 | 3874.402 | 49838.402 | 
     | WEIGHT_2/mem_w2_reg[4][14]/ip |   v   | n3927                    | dp_1    |    0.200 | 3874.602 | 49838.602 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47092.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47083.297 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46954.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46943.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46822.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46808.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46684.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46681.797 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46563.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46560.996 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46355.996 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip    |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46349.297 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op    |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46160.398 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip    |   ^   | n_259 | cd_8  |   5.000 |  -191.398 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op    |   ^   | n_261 | cd_8  | 211.100 |    19.703 | -45944.297 | 
     | WEIGHT_2/mem_w2_reg[4][14]/ck |   ^   | n_261 | dp_1  |   4.900 |    24.602 | -45939.398 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][9]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][9]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         24.403
- Setup                       185.398
+ Phase Shift                 50000.000
= Required Time               49839.004
- Arrival Time                3870.301
= Slack Time                  45968.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46418.801 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46435.000 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46595.102 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46595.500 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46751.301 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46752.000 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 46998.000 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 46998.301 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47076.602 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47076.801 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47197.699 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47198.000 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.797 | 48238.500 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.600 | 2272.398 | 48241.102 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.500 | 2336.898 | 48305.602 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2337.000 | 48305.703 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.602 | 49365.305 | 
     | FE_OFC8_n8731/ip             |   ^   | n8731                    | buf_2   |    5.500 | 3402.102 | 49370.805 | 
     | FE_OFC8_n8731/op             |   ^   | FE_OFN8_n8731            | buf_2   |  261.400 | 3663.500 | 49632.203 | 
     | U8818/s                      |   ^   | FE_OFN8_n8731            | mux2_1  |    4.700 | 3668.199 | 49636.902 | 
     | U8818/op                     |   v   | n3932                    | mux2_1  |  202.000 | 3870.199 | 49838.902 | 
     | WEIGHT_2/mem_w2_reg[4][9]/ip |   v   | n3932                    | dp_1    |    0.100 | 3870.301 | 49839.004 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47096.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47088.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -46958.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46948.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46826.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46812.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46689.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46686.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46568.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46565.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46360.699 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46354.000 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46165.102 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip   |   ^   | n_259 | cd_8  |   5.000 |  -191.398 | -46160.102 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op   |   ^   | n_261 | cd_8  | 211.100 |    19.703 | -45949.000 | 
     | WEIGHT_2/mem_w2_reg[4][9]/ck |   ^   | n_261 | dp_1  |   4.700 |    24.402 | -45944.301 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][11]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][11]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         15.303
- Setup                       193.102
+ Phase Shift                 50000.000
= Required Time               49822.203
- Arrival Time                3849.898
= Slack Time                  45972.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  450.102 | 46422.406 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.200 |  466.301 | 46438.605 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  160.100 |  626.402 | 46598.707 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  626.801 | 46599.105 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  155.800 |  782.602 | 46754.906 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  783.301 | 46755.605 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  230.100 | 1013.402 | 46985.707 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1013.703 | 46986.008 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1081.602 | 47053.906 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1081.801 | 47054.105 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1232.102 | 47204.406 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1232.203 | 47204.508 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1071.000 | 2303.203 | 48275.508 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.700 | 2314.902 | 48287.207 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2376.801 | 48349.105 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2376.902 | 48349.207 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1175.700 | 3552.602 | 49524.906 | 
     | U8802/s                       |   ^   | n8728                    | mux2_1 |   11.700 | 3564.301 | 49536.605 | 
     | U8802/op                      |   v   | n3946                    | mux2_1 |  285.400 | 3849.699 | 49822.004 | 
     | WEIGHT_2/mem_w2_reg[3][11]/ip |   v   | n3946                    | dp_1   |    0.200 | 3849.898 | 49822.203 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.094 | -47100.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47091.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -46962.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46951.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46830.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46816.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46693.199 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46690.098 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46572.098 | 
     | AZ_ccl_BUF_clk_G0_L5_160/ip   |   ^   | n_308 | buf_2 |   0.100 |  -599.691 | -46571.996 | 
     | AZ_ccl_BUF_clk_G0_L5_160/op   |   ^   | n_307 | buf_2 | 127.200 |  -472.492 | -46444.797 | 
     | AZ_ccl_BUF_clk_G0_L6_20/ip    |   ^   | n_307 | buf_4 |   2.700 |  -469.793 | -46442.098 | 
     | AZ_ccl_BUF_clk_G0_L6_20/op    |   ^   | n_306 | buf_4 | 140.000 |  -329.793 | -46302.098 | 
     | AZ_ccl_BUF_clk_G0_L7_90/ip    |   ^   | n_306 | buf_4 |   4.000 |  -325.793 | -46298.098 | 
     | AZ_ccl_BUF_clk_G0_L7_90/op    |   ^   | n_302 | buf_4 | 120.700 |  -205.094 | -46177.398 | 
     | AZ_ccl_BUF_clk_G0_L8_7/ip     |   ^   | n_302 | cd_8  |   2.900 |  -202.195 | -46174.500 | 
     | AZ_ccl_BUF_clk_G0_L8_7/op     |   ^   | n_304 | cd_8  | 212.000 |     9.805 | -45962.500 | 
     | WEIGHT_2/mem_w2_reg[3][11]/ck |   ^   | n_304 | dp_1  |   5.500 |    15.305 | -45957.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][1]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][1]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -36.797
- Setup                       198.102
+ Phase Shift                 50000.000
= Required Time               49765.102
- Arrival Time                3753.500
= Slack Time                  46011.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46461.699 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46477.898 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46638.000 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46638.398 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46794.199 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46794.898 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47040.898 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47041.199 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47119.500 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47119.699 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47240.598 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47240.898 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48246.699 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48251.500 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48314.699 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48314.801 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49483.102 | 
     | U8828/s                      |   ^   | n8734                    | mux2_1  |    5.100 | 3476.602 | 49488.203 | 
     | U8828/op                     |   v   | n3924                    | mux2_1  |  276.700 | 3753.301 | 49764.902 | 
     | WEIGHT_2/mem_w2_reg[5][1]/ip |   v   | n3924                    | dp_1    |    0.200 | 3753.500 | 49765.102 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47139.699 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47130.898 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47001.699 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46991.199 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46869.699 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46855.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46732.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46729.398 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46611.398 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46608.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46403.598 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 |   5.800 |  -386.195 | -46397.797 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 167.500 |  -218.695 | -46230.297 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 |   1.800 |  -216.895 | -46228.496 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 176.700 |   -40.195 | -46051.797 | 
     | WEIGHT_2/mem_w2_reg[5][1]/ck |   ^   | n_240 | dp_1  |   3.400 |   -36.797 | -46048.398 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][4]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][4]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -44.297
- Setup                       186.602
+ Phase Shift                 50000.000
= Required Time               49769.102
- Arrival Time                3753.301
= Slack Time                  46015.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46465.898 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46482.098 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46642.199 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46642.598 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46798.398 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46799.098 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47045.098 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47045.398 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47123.699 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47123.898 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47244.797 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47245.098 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48250.898 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48255.699 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48318.898 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48319.000 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49487.301 | 
     | U8831/s                      |   ^   | n8734                    | mux2_1  |    4.800 | 3476.301 | 49492.102 | 
     | U8831/op                     |   v   | n3921                    | mux2_1  |  276.900 | 3753.199 | 49769.000 | 
     | WEIGHT_2/mem_w2_reg[5][4]/ip |   v   | n3921                    | dp_1    |    0.100 | 3753.301 | 49769.102 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.094 | -47143.895 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47135.094 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -47005.895 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -46995.395 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46873.895 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46859.996 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46736.695 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46733.594 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46615.594 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46612.793 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46407.793 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.293 | -46401.094 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.395 | -46212.195 | 
     | AZ_ccl_BUF_clk_G0_L7_59/ip   |   ^   | n_259 | buf_4 |   3.400 |  -192.996 | -46208.797 | 
     | AZ_ccl_BUF_clk_G0_L7_59/op   |   ^   | n_255 | buf_4 | 142.500 |   -50.496 | -46066.297 | 
     | WEIGHT_2/mem_w2_reg[5][4]/ck |   ^   | n_255 | dp_1  |   6.200 |   -44.297 | -46060.098 | 
     +-----------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][6]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][6]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -18.797
- Setup                       200.301
+ Phase Shift                 50000.000
= Required Time               49780.902
- Arrival Time                3760.898
= Slack Time                  46020.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46470.102 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46486.301 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46646.402 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46646.801 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46802.602 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46803.301 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47049.301 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47049.602 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47127.902 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47128.102 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47249.000 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47249.301 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48255.102 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48259.902 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48323.102 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48323.203 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49491.504 | 
     | U8833/s                      |   ^   | n8734                    | mux2_1  |    4.500 | 3476.000 | 49496.004 | 
     | U8833/op                     |   v   | n3919                    | mux2_1  |  284.700 | 3760.699 | 49780.703 | 
     | WEIGHT_2/mem_w2_reg[5][6]/ip |   v   | n3919                    | dp_1    |    0.200 | 3760.898 | 49780.902 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47148.102 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47139.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47010.102 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -46999.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46878.102 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46864.203 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46740.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46737.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46619.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46617.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46412.000 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46405.301 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46216.402 | 
     | AZ_ccl_BUF_clk_G0_L7_58/ip   |   ^   | n_259 | buf_4 |   0.000 |  -196.398 | -46216.402 | 
     | AZ_ccl_BUF_clk_G0_L7_58/op   |   ^   | n_262 | buf_4 | 171.300 |   -25.098 | -46045.102 | 
     | WEIGHT_2/mem_w2_reg[5][6]/ck |   ^   | n_262 | dp_1  |   6.300 |   -18.797 | -46038.801 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][8]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][8]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -31.597
- Setup                       189.398
+ Phase Shift                 50000.000
= Required Time               49779.004
- Arrival Time                3757.398
= Slack Time                  46021.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46471.703 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46487.902 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46648.004 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46648.402 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46804.203 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46804.902 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47050.902 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47051.203 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47129.504 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47129.703 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47250.602 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47250.902 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48256.703 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48261.504 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48324.703 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48324.805 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49493.105 | 
     | U8835/s                      |   ^   | n8734                    | mux2_1  |    4.300 | 3475.801 | 49497.406 | 
     | U8835/op                     |   v   | n3917                    | mux2_1  |  281.400 | 3757.199 | 49778.805 | 
     | WEIGHT_2/mem_w2_reg[5][8]/ip |   v   | n3917                    | dp_1    |    0.200 | 3757.398 | 49779.004 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47149.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47140.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47011.703 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47001.203 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46879.703 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46865.805 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46742.504 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46739.402 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46621.402 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46618.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46413.602 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46406.902 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46218.004 | 
     | AZ_ccl_BUF_clk_G0_L7_62/ip   |   ^   | n_259 | buf_4 |   4.200 |  -192.199 | -46213.805 | 
     | AZ_ccl_BUF_clk_G0_L7_62/op   |   ^   | n_258 | buf_4 | 158.600 |   -33.598 | -46055.203 | 
     | WEIGHT_2/mem_w2_reg[5][8]/ck |   ^   | n_258 | dp_1  |   2.000 |   -31.598 | -46053.203 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][2]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][2]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -18.897
- Setup                       200.102
+ Phase Shift                 50000.000
= Required Time               49781.000
- Arrival Time                3759.199
= Slack Time                  46021.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46471.898 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46488.098 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46648.199 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46648.598 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46804.398 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46805.098 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47051.098 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47051.398 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47129.699 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47129.898 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47250.797 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47251.098 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48256.898 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48261.699 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48324.898 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48325.000 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49493.301 | 
     | U8829/s                      |   ^   | n8734                    | mux2_1  |    4.700 | 3476.199 | 49498.000 | 
     | U8829/op                     |   v   | n3923                    | mux2_1  |  282.800 | 3759.000 | 49780.801 | 
     | WEIGHT_2/mem_w2_reg[5][2]/ip |   v   | n3923                    | dp_1    |    0.200 | 3759.199 | 49781.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47149.898 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47141.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47011.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47001.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46879.898 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46866.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46742.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46739.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46621.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46618.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46413.797 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46407.098 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46218.199 | 
     | AZ_ccl_BUF_clk_G0_L7_58/ip   |   ^   | n_259 | buf_4 |   0.000 |  -196.398 | -46218.199 | 
     | AZ_ccl_BUF_clk_G0_L7_58/op   |   ^   | n_262 | buf_4 | 171.300 |   -25.098 | -46046.898 | 
     | WEIGHT_2/mem_w2_reg[5][2]/ck |   ^   | n_262 | dp_1  |   6.200 |   -18.898 | -46040.699 | 
     +-----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][3]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][3]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -31.497
- Setup                       189.301
+ Phase Shift                 50000.000
= Required Time               49779.203
- Arrival Time                3757.102
= Slack Time                  46022.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46472.199 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46488.398 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46648.500 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46648.898 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46804.699 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46805.398 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47051.398 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47051.699 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47130.000 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47130.199 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47251.098 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47251.398 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48257.199 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48262.000 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48325.199 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48325.301 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49493.602 | 
     | U8830/s                      |   ^   | n8734                    | mux2_1  |    4.300 | 3475.801 | 49497.902 | 
     | U8830/op                     |   v   | n3922                    | mux2_1  |  281.100 | 3756.902 | 49779.004 | 
     | WEIGHT_2/mem_w2_reg[5][3]/ip |   v   | n3922                    | dp_1    |    0.200 | 3757.102 | 49779.203 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47150.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47141.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47012.199 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47001.699 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46880.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46866.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46743.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46739.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46621.898 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46619.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46414.098 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46407.398 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46218.500 | 
     | AZ_ccl_BUF_clk_G0_L7_62/ip   |   ^   | n_259 | buf_4 |   4.200 |  -192.199 | -46214.301 | 
     | AZ_ccl_BUF_clk_G0_L7_62/op   |   ^   | n_258 | buf_4 | 158.600 |   -33.598 | -46055.699 | 
     | WEIGHT_2/mem_w2_reg[5][3]/ck |   ^   | n_258 | dp_1  |   2.100 |   -31.496 | -46053.598 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][0]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][0]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -18.297
- Setup                       199.801
+ Phase Shift                 50000.000
= Required Time               49781.902
- Arrival Time                3756.902
= Slack Time                  46025.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46475.098 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46491.297 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46651.398 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46651.797 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46807.598 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46808.297 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47054.297 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47054.598 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47132.898 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47133.098 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47253.996 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47254.297 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48260.098 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48264.898 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48328.098 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48328.199 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49496.500 | 
     | U8827/s                      |   ^   | n8734                    | mux2_1  |    5.100 | 3476.602 | 49501.602 | 
     | U8827/op                     |   v   | n3925                    | mux2_1  |  280.100 | 3756.703 | 49781.703 | 
     | WEIGHT_2/mem_w2_reg[5][0]/ip |   v   | n3925                    | dp_1    |    0.200 | 3756.902 | 49781.902 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47153.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47144.297 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47015.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47004.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46883.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46869.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46745.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46742.797 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46624.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46621.996 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46416.996 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46410.297 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46221.398 | 
     | AZ_ccl_BUF_clk_G0_L7_58/ip   |   ^   | n_259 | buf_4 |   0.000 |  -196.398 | -46221.398 | 
     | AZ_ccl_BUF_clk_G0_L7_58/op   |   ^   | n_262 | buf_4 | 171.300 |   -25.098 | -46050.098 | 
     | WEIGHT_2/mem_w2_reg[5][0]/ck |   ^   | n_262 | dp_1  |   6.800 |   -18.297 | -46043.297 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][10]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][10]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -30.197
- Setup                       188.699
+ Phase Shift                 50000.000
= Required Time               49781.105
- Arrival Time                3752.199
= Slack Time                  46028.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46479.004 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46495.203 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46655.305 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46655.703 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46811.504 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46812.203 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47058.203 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47058.504 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47136.805 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47137.004 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47257.902 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47258.203 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48264.004 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48268.805 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48332.004 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48332.105 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49500.406 | 
     | U8837/s                       |   ^   | n8734                    | mux2_1  |    4.900 | 3476.398 | 49505.305 | 
     | U8837/op                      |   v   | n3915                    | mux2_1  |  275.700 | 3752.098 | 49781.004 | 
     | WEIGHT_2/mem_w2_reg[5][10]/ip |   v   | n3915                    | dp_1    |    0.100 | 3752.199 | 49781.105 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.094 | -47157.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47148.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -47019.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -47008.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46887.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46873.102 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46749.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46746.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46628.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46625.898 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46420.898 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip    |   ^   | n_263 | buf_4 |   6.700 |  -385.293 | -46414.199 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op    |   ^   | n_259 | buf_4 | 188.900 |  -196.395 | -46225.301 | 
     | AZ_ccl_BUF_clk_G0_L7_62/ip    |   ^   | n_259 | buf_4 |   4.200 |  -192.195 | -46221.102 | 
     | AZ_ccl_BUF_clk_G0_L7_62/op    |   ^   | n_258 | buf_4 | 158.600 |   -33.594 | -46062.500 | 
     | WEIGHT_2/mem_w2_reg[5][10]/ck |   ^   | n_258 | dp_1  |   3.400 |   -30.195 | -46059.102 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][13]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][13]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         32.503
- Setup                       233.000
+ Phase Shift                 50000.000
= Required Time               49799.504
- Arrival Time                3769.602
= Slack Time                  46029.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.102 | 46480.004 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.301 | 46496.203 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.402 | 46656.305 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.801 | 46656.703 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.602 | 46812.504 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.301 | 46813.203 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.301 | 47059.203 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.602 | 47059.504 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.902 | 47137.805 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.102 | 47138.004 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1229.000 | 47258.902 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.301 | 47259.203 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.102 | 48265.004 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.800 | 2239.902 | 48269.805 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.200 | 2303.102 | 48333.004 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2303.203 | 48333.105 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.504 | 49501.406 | 
     | U8840/s                       |   ^   | n8734                    | mux2_1  |    5.900 | 3477.402 | 49507.305 | 
     | U8840/op                      |   v   | n3912                    | mux2_1  |  291.900 | 3769.301 | 49799.203 | 
     | WEIGHT_2/mem_w2_reg[5][13]/ip |   v   | n3912                    | dp_1    |    0.300 | 3769.602 | 49799.504 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47158.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47149.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47020.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47009.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46888.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46874.102 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46750.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46747.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46629.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46626.898 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46421.898 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46413.398 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46280.500 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 |   0.000 |  -250.598 | -46280.500 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 281.000 |    30.402 | -45999.500 | 
     | WEIGHT_2/mem_w2_reg[5][13]/ck |   ^   | n_234 | dp_1  |   2.100 |    32.504 | -45997.398 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][12]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][12]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         32.403
- Setup                       232.000
+ Phase Shift                 50000.000
= Required Time               49800.402
- Arrival Time                3760.301
= Slack Time                  46040.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46490.199 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46506.398 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46666.500 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46666.898 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46822.699 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46823.398 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47069.398 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47069.699 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47148.000 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47148.199 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47269.098 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47269.398 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.098 | 48275.199 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.800 | 2239.898 | 48280.000 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.200 | 2303.098 | 48343.199 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2303.199 | 48343.301 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.500 | 49511.602 | 
     | U8839/s                       |   ^   | n8734                    | mux2_1  |    5.800 | 3477.301 | 49517.402 | 
     | U8839/op                      |   v   | n3913                    | mux2_1  |  282.800 | 3760.102 | 49800.203 | 
     | WEIGHT_2/mem_w2_reg[5][12]/ip |   v   | n3913                    | dp_1    |    0.200 | 3760.301 | 49800.402 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47168.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47159.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47030.199 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47019.699 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46898.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46884.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46761.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46757.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46639.898 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46637.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46432.098 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46423.598 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46290.699 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 |   0.000 |  -250.598 | -46290.699 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 281.000 |    30.402 | -46009.699 | 
     | WEIGHT_2/mem_w2_reg[5][12]/ck |   ^   | n_234 | dp_1  |   2.000 |    32.402 | -46007.699 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][15]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][15]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -39.897
- Setup                       204.500
+ Phase Shift                 50000.000
= Required Time               49755.602
- Arrival Time                3713.602
= Slack Time                  46042.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.105 | 46492.105 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.305 | 46508.305 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.406 | 46668.406 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.805 | 46668.805 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.605 | 46824.605 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.900 |  783.504 | 46825.504 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.300 | 1040.805 | 47082.805 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1041.105 | 47083.105 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.800 | 1143.906 | 47185.906 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1144.105 | 47186.105 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1080.300 | 2224.406 | 48266.406 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    6.500 | 2230.906 | 48272.906 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  119.400 | 2350.305 | 48392.305 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2350.406 | 48392.406 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  850.400 | 3200.805 | 49242.805 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3206.703 | 49248.703 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.900 | 3497.602 | 49539.602 | 
     | U8878/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    6.100 | 3503.703 | 49545.703 | 
     | U8878/op                      |   v   | n3878                    | mux2_1  |  209.700 | 3713.402 | 49755.402 | 
     | WEIGHT_2/mem_w2_reg[7][15]/ip |   v   | n3878                    | dp_1    |    0.200 | 3713.602 | 49755.602 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47170.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47161.297 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47032.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47021.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46900.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46886.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46762.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46759.797 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46641.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46638.996 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46433.996 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46425.496 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46292.598 | 
     | AZ_ccl_BUF_clk_G0_L7_39/ip    |   ^   | n_236 | buf_2 |   1.900 |  -248.699 | -46290.699 | 
     | AZ_ccl_BUF_clk_G0_L7_39/op    |   ^   | n_239 | buf_2 | 207.600 |   -41.098 | -46083.098 | 
     | WEIGHT_2/mem_w2_reg[7][15]/ck |   ^   | n_239 | dp_1  |   1.200 |   -39.898 | -46081.898 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][11]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][11]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         32.403
- Setup                       231.301
+ Phase Shift                 50000.000
= Required Time               49801.102
- Arrival Time                3754.301
= Slack Time                  46046.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.094 | 46496.895 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.293 | 46513.094 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.395 | 46673.195 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.793 | 46673.594 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.594 | 46829.395 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.293 | 46830.094 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.293 | 47076.094 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.594 | 47076.395 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.895 | 47154.695 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.094 | 47154.895 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1228.992 | 47275.793 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.293 | 47276.094 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  | 1005.800 | 2235.094 | 48281.895 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.800 | 2239.895 | 48286.695 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.200 | 2303.094 | 48349.895 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2303.195 | 48349.996 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1168.300 | 3471.496 | 49518.297 | 
     | U8838/s                       |   ^   | n8734                    | mux2_1  |    6.100 | 3477.598 | 49524.398 | 
     | U8838/op                      |   v   | n3914                    | mux2_1  |  276.600 | 3754.199 | 49801.000 | 
     | WEIGHT_2/mem_w2_reg[5][11]/ip |   v   | n3914                    | dp_1    |    0.100 | 3754.301 | 49801.102 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47174.898 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47166.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47036.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47026.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46904.898 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46891.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46767.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46764.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46646.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46643.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46438.797 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46430.297 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46297.398 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 |   0.000 |  -250.598 | -46297.398 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 281.000 |    30.402 | -46016.398 | 
     | WEIGHT_2/mem_w2_reg[5][11]/ck |   ^   | n_234 | dp_1  |   2.000 |    32.402 | -46014.398 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][11]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][11]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -14.197
- Setup                       214.602
+ Phase Shift                 50000.000
= Required Time               49771.203
- Arrival Time                3715.500
= Slack Time                  46055.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.105 | 46505.809 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.305 | 46522.008 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.406 | 46682.109 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.805 | 46682.508 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.605 | 46838.309 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.900 |  783.504 | 46839.207 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.300 | 1040.805 | 47096.508 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1041.105 | 47096.809 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.800 | 1143.906 | 47199.609 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1144.105 | 47199.809 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1080.300 | 2224.406 | 48280.109 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    6.500 | 2230.906 | 48286.609 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  119.400 | 2350.305 | 48406.008 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2350.406 | 48406.109 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  850.400 | 3200.805 | 49256.508 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3206.703 | 49262.406 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.900 | 3497.602 | 49553.305 | 
     | U8874/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    6.800 | 3504.402 | 49560.105 | 
     | U8874/op                      |   v   | n3882                    | mux2_1  |  210.900 | 3715.301 | 49771.004 | 
     | WEIGHT_2/mem_w2_reg[7][11]/ip |   v   | n3882                    | dp_1    |    0.200 | 3715.500 | 49771.203 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.094 | -47183.797 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.293 | -47174.996 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.094 | -47045.797 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.594 | -47035.297 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.094 | -46913.797 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.195 | -46899.898 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.895 | -46776.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.793 | -46773.496 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.793 | -46655.496 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.992 | -46652.695 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.992 | -46447.695 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.492 | -46439.195 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.594 | -46306.297 | 
     | AZ_ccl_BUF_clk_G0_L7_42/ip    |   ^   | n_236 | buf_2 |   1.700 |  -248.895 | -46304.598 | 
     | AZ_ccl_BUF_clk_G0_L7_42/op    |   ^   | n_235 | buf_2 | 231.900 |   -16.996 | -46072.699 | 
     | WEIGHT_2/mem_w2_reg[7][11]/ck |   ^   | n_235 | dp_1  |   2.800 |   -14.195 | -46069.898 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][13]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][13]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -19.597
- Setup                       195.398
+ Phase Shift                 50000.000
= Required Time               49785.004
- Arrival Time                3711.301
= Slack Time                  46073.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.102 | 46523.805 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.301 | 46540.004 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.402 | 46700.105 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.801 | 46700.504 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.602 | 46856.305 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.900 |  783.500 | 46857.203 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.300 | 1040.801 | 47114.504 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1041.102 | 47114.805 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.800 | 1143.902 | 47217.605 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1144.102 | 47217.805 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1080.300 | 2224.402 | 48298.105 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    6.500 | 2230.902 | 48304.605 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  119.400 | 2350.301 | 48424.004 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2350.402 | 48424.105 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  850.400 | 3200.801 | 49274.504 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3206.699 | 49280.402 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.900 | 3497.598 | 49571.301 | 
     | U8876/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    5.100 | 3502.699 | 49576.402 | 
     | U8876/op                      |   v   | n3880                    | mux2_1  |  208.500 | 3711.199 | 49784.902 | 
     | WEIGHT_2/mem_w2_reg[7][13]/ip |   v   | n3880                    | dp_1    |    0.100 | 3711.301 | 49785.004 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47201.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47193.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47063.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47053.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46931.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46917.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46794.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46791.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46673.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46670.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46465.699 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46457.199 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46324.301 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  |   2.700 |  -247.898 | -46321.602 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 222.500 |   -25.398 | -46099.102 | 
     | WEIGHT_2/mem_w2_reg[7][13]/ck |   ^   | n_237 | dp_1  |   5.800 |   -19.598 | -46093.301 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][14]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][14]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -21.397
- Setup                       194.699
+ Phase Shift                 50000.000
= Required Time               49783.902
- Arrival Time                3708.102
= Slack Time                  46075.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.105 | 46525.906 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.305 | 46542.105 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.406 | 46702.207 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.805 | 46702.605 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.605 | 46858.406 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.900 |  783.504 | 46859.305 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.300 | 1040.805 | 47116.605 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1041.105 | 47116.906 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.800 | 1143.906 | 47219.707 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1144.105 | 47219.906 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1080.300 | 2224.406 | 48300.207 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    6.500 | 2230.906 | 48306.707 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  119.400 | 2350.305 | 48426.105 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2350.406 | 48426.207 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  850.400 | 3200.805 | 49276.605 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3206.703 | 49282.504 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.900 | 3497.602 | 49573.402 | 
     | U8877/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    4.900 | 3502.500 | 49578.301 | 
     | U8877/op                      |   v   | n3879                    | mux2_1  |  205.500 | 3708.000 | 49783.801 | 
     | WEIGHT_2/mem_w2_reg[7][14]/ip |   v   | n3879                    | dp_1    |    0.100 | 3708.102 | 49783.902 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47203.898 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47195.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47065.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47055.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46933.898 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46920.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46796.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46793.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46675.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46672.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46467.797 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46459.297 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46326.398 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  |   2.700 |  -247.898 | -46323.699 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 222.500 |   -25.398 | -46101.199 | 
     | WEIGHT_2/mem_w2_reg[7][14]/ck |   ^   | n_237 | dp_1  |   4.000 |   -21.398 | -46097.199 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][12]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][12]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         32.903
- Setup                       230.500
+ Phase Shift                 50000.000
= Required Time               49802.402
- Arrival Time                3712.199
= Slack Time                  46090.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.102 | 46540.305 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.301 | 46556.504 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.402 | 46716.605 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.801 | 46717.004 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.602 | 46872.805 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.900 |  783.500 | 46873.703 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.300 | 1040.801 | 47131.004 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1041.102 | 47131.305 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.800 | 1143.902 | 47234.105 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1144.102 | 47234.305 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1080.300 | 2224.402 | 48314.605 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    6.500 | 2230.902 | 48321.105 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  119.400 | 2350.301 | 48440.504 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2350.402 | 48440.605 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  850.400 | 3200.801 | 49291.004 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3206.699 | 49296.902 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.900 | 3497.598 | 49587.801 | 
     | U8875/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    6.700 | 3504.297 | 49594.500 | 
     | U8875/op                      |   v   | n3881                    | mux2_1  |  207.800 | 3712.098 | 49802.301 | 
     | WEIGHT_2/mem_w2_reg[7][12]/ip |   v   | n3881                    | dp_1    |    0.100 | 3712.199 | 49802.402 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47218.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47209.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47080.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47069.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46948.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46934.402 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46811.102 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46808.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46690.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46687.199 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46482.199 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46473.699 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46340.801 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 |   0.000 |  -250.598 | -46340.801 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 281.000 |    30.402 | -46059.801 | 
     | WEIGHT_2/mem_w2_reg[7][12]/ck |   ^   | n_234 | dp_1  |   2.500 |    32.902 | -46057.301 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][10]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][10]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         33.003
- Setup                       230.199
+ Phase Shift                 50000.000
= Required Time               49802.805
- Arrival Time                3709.199
= Slack Time                  46093.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.102 | 46543.707 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.301 | 46559.906 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.402 | 46720.008 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.801 | 46720.406 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.602 | 46876.207 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.900 |  783.500 | 46877.105 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.300 | 1040.801 | 47134.406 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1041.102 | 47134.707 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.800 | 1143.902 | 47237.508 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1144.102 | 47237.707 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1080.300 | 2224.402 | 48318.008 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    6.500 | 2230.902 | 48324.508 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  119.400 | 2350.301 | 48443.906 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2350.402 | 48444.008 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  850.400 | 3200.801 | 49294.406 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3206.699 | 49300.305 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.900 | 3497.598 | 49591.203 | 
     | U8873/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    7.000 | 3504.598 | 49598.203 | 
     | U8873/op                      |   v   | n3883                    | mux2_1  |  204.500 | 3709.098 | 49802.703 | 
     | WEIGHT_2/mem_w2_reg[7][10]/ip |   v   | n3883                    | dp_1    |    0.100 | 3709.199 | 49802.805 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47221.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47212.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47083.703 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47073.203 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46951.703 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46937.805 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46814.504 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46811.402 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46693.402 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46690.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46485.602 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46477.102 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46344.203 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 |   0.000 |  -250.598 | -46344.203 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 281.000 |    30.402 | -46063.203 | 
     | WEIGHT_2/mem_w2_reg[7][10]/ck |   ^   | n_234 | dp_1  |   2.600 |    33.004 | -46060.602 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][10]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][10]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -31.497
- Setup                       198.898
+ Phase Shift                 50000.000
= Required Time               49769.605
- Arrival Time                3673.199
= Slack Time                  46096.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  450.094 | 46546.500 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.293 | 46562.699 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.395 | 46722.801 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.793 | 46723.199 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  155.800 |  782.594 | 46879.000 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  783.293 | 46879.699 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  246.000 | 1029.293 | 47125.699 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1029.594 | 47126.000 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.300 | 1107.895 | 47204.301 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1108.094 | 47204.500 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.900 | 1228.992 | 47325.398 | 
     | U4304/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1229.293 | 47325.699 | 
     | U4304/op                      |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.793 | 48366.199 | 
     | U8807/ip                      |   ^   | n8729                    | inv_1   |    2.600 | 2272.395 | 48368.801 | 
     | U8807/op                      |   v   | n8730                    | inv_1   |   64.500 | 2336.895 | 48433.301 | 
     | U8808/ip1                     |   v   | n8730                    | nor2_1  |    0.100 | 2336.996 | 48433.402 | 
     | U8808/op                      |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.598 | 49493.004 | 
     | U8819/s                       |   ^   | n8731                    | mux2_1  |    4.300 | 3400.898 | 49497.305 | 
     | U8819/op                      |   v   | n3931                    | mux2_1  |  272.100 | 3673.000 | 49769.406 | 
     | WEIGHT_2/mem_w2_reg[4][10]/ip |   v   | n3931                    | dp_1    |    0.200 | 3673.199 | 49769.605 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                               |       |       |       |         |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                           |   ^   | clk   |       |         | -1128.098 | -47224.504 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47215.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47086.504 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47076.004 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46954.504 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46940.605 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46817.305 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46814.203 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46696.203 | 
     | AZ_ccl_BUF_clk_G0_L5_160/ip   |   ^   | n_308 | buf_2 |   0.100 |  -599.695 | -46696.102 | 
     | AZ_ccl_BUF_clk_G0_L5_160/op   |   ^   | n_307 | buf_2 | 127.200 |  -472.496 | -46568.902 | 
     | AZ_ccl_BUF_clk_G0_L6_20/ip    |   ^   | n_307 | buf_4 |   2.700 |  -469.797 | -46566.203 | 
     | AZ_ccl_BUF_clk_G0_L6_20/op    |   ^   | n_306 | buf_4 | 140.000 |  -329.797 | -46426.203 | 
     | AZ_ccl_BUF_clk_G0_L7_90/ip    |   ^   | n_306 | buf_4 |   4.000 |  -325.797 | -46422.203 | 
     | AZ_ccl_BUF_clk_G0_L7_90/op    |   ^   | n_302 | buf_4 | 120.700 |  -205.098 | -46301.504 | 
     | AZ_ccl_BUF_clk_G0_L8_9/ip     |   ^   | n_302 | buf_4 |   1.000 |  -204.098 | -46300.504 | 
     | AZ_ccl_BUF_clk_G0_L8_9/op     |   ^   | n_301 | buf_4 | 166.800 |   -37.297 | -46133.703 | 
     | WEIGHT_2/mem_w2_reg[4][10]/ck |   ^   | n_301 | dp_1  |   5.800 |   -31.496 | -46127.902 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[6][9]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[6][9]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -38.997
- Setup                       204.500
+ Phase Shift                 50000.000
= Required Time               49756.504
- Arrival Time                3652.199
= Slack Time                  46104.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net       |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                 |         |          |   Time   |   Time    | 
     |------------------------------+-------+-----------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip |         |          |  450.102 | 46554.406 | 
     | U4288/ip1                    |   ^   | w2SramWeOffChip | nor2_1  |   15.700 |  465.801 | 46570.105 | 
     | U4288/op                     |   v   | n4048           | nor2_1  |  246.300 |  712.102 | 46816.406 | 
     | U4289/ip2                    |   v   | n4048           | or2_1   |    0.500 |  712.602 | 46816.906 | 
     | U4289/op                     |   v   | n4050           | or2_1   |  188.900 |  901.500 | 47005.805 | 
     | U4291/ip1                    |   v   | n4050           | nand2_1 |    0.100 |  901.602 | 47005.906 | 
     | U4291/op                     |   ^   | n4057           | nand2_1 |  138.700 | 1040.301 | 47144.605 | 
     | U4292/ip                     |   ^   | n4057           | inv_1   |    0.700 | 1041.000 | 47145.305 | 
     | U4292/op                     |   v   | n4065           | inv_1   |  119.900 | 1160.898 | 47265.203 | 
     | U4300/ip1                    |   v   | n4065           | nor2_1  |    0.400 | 1161.297 | 47265.602 | 
     | U4300/op                     |   ^   | n8735           | nor2_1  | 1039.600 | 2200.898 | 48305.203 | 
     | U8843/ip                     |   ^   | n8735           | inv_1   |    2.700 | 2203.598 | 48307.902 | 
     | U8843/op                     |   v   | n8736           | inv_1   |   73.200 | 2276.797 | 48381.102 | 
     | U8844/ip1                    |   v   | n8736           | nor2_1  |    0.100 | 2276.898 | 48381.203 | 
     | U8844/op                     |   ^   | n8737           | nor2_1  |  851.000 | 3127.898 | 49232.203 | 
     | FE_OFC10_n8737/ip            |   ^   | n8737           | buf_2   |    3.100 | 3131.000 | 49235.305 | 
     | FE_OFC10_n8737/op            |   ^   | FE_OFN10_n8737  | buf_2   |  298.500 | 3429.500 | 49533.805 | 
     | U8854/s                      |   ^   | FE_OFN10_n8737  | mux2_1  |    7.800 | 3437.301 | 49541.605 | 
     | U8854/op                     |   v   | n3900           | mux2_1  |  214.700 | 3652.000 | 49756.305 | 
     | WEIGHT_2/mem_w2_reg[6][9]/ip |   v   | n3900           | dp_1    |    0.200 | 3652.199 | 49756.504 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47232.402 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47223.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47094.402 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47083.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46962.402 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46948.504 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46825.203 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46822.102 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46704.102 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46701.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46496.301 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip   |   ^   | n_263 | buf_4 |   8.500 |  -383.496 | -46487.801 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op   |   ^   | n_236 | buf_4 | 132.900 |  -250.598 | -46354.902 | 
     | AZ_ccl_BUF_clk_G0_L7_39/ip   |   ^   | n_236 | buf_2 |   1.900 |  -248.699 | -46353.004 | 
     | AZ_ccl_BUF_clk_G0_L7_39/op   |   ^   | n_239 | buf_2 | 207.600 |   -41.098 | -46145.402 | 
     | WEIGHT_2/mem_w2_reg[6][9]/ck |   ^   | n_239 | dp_1  |   2.100 |   -38.996 | -46143.301 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][4]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][4]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -18.397
- Setup                       194.199
+ Phase Shift                 50000.000
= Required Time               49787.402
- Arrival Time                3675.301
= Slack Time                  46112.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.094 | 46562.195 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.293 | 46578.395 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.395 | 46738.496 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.793 | 46738.895 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.594 | 46894.695 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.293 | 46895.395 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.293 | 47141.395 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.594 | 47141.695 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.895 | 47219.996 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.094 | 47220.195 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.992 | 47341.094 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.293 | 47341.395 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.793 | 48381.895 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.600 | 2272.395 | 48384.496 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.500 | 2336.895 | 48448.996 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2336.996 | 48449.098 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.598 | 49508.699 | 
     | U8813/s                      |   ^   | n8731                    | mux2_1  |    3.100 | 3399.699 | 49511.801 | 
     | U8813/op                     |   v   | n3937                    | mux2_1  |  275.300 | 3675.000 | 49787.102 | 
     | WEIGHT_2/mem_w2_reg[4][4]/ip |   v   | n3937                    | dp_1    |    0.300 | 3675.301 | 49787.402 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47240.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47231.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47102.199 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47091.699 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46970.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46956.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46833.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46829.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46711.898 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46709.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46504.098 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46497.398 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46308.500 | 
     | AZ_ccl_BUF_clk_G0_L7_61/ip   |   ^   | n_259 | buf_4 |   2.800 |  -193.598 | -46305.699 | 
     | AZ_ccl_BUF_clk_G0_L7_61/op   |   ^   | n_257 | buf_4 | 172.800 |   -20.797 | -46132.898 | 
     | WEIGHT_2/mem_w2_reg[4][4]/ck |   ^   | n_257 | dp_1  |   2.400 |   -18.398 | -46130.500 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][1]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][1]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -17.997
- Setup                       193.602
+ Phase Shift                 50000.000
= Required Time               49788.402
- Arrival Time                3671.301
= Slack Time                  46117.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46567.199 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46583.398 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46743.500 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46743.898 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46899.699 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46900.398 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47146.398 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47146.699 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47225.000 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47225.199 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47346.098 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47346.398 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.797 | 48386.898 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.600 | 2272.398 | 48389.500 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.500 | 2336.898 | 48454.000 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2337.000 | 48454.102 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.602 | 49513.703 | 
     | U8810/s                      |   ^   | n8731                    | mux2_1  |    3.900 | 3400.500 | 49517.602 | 
     | U8810/op                     |   v   | n3940                    | mux2_1  |  270.700 | 3671.199 | 49788.301 | 
     | WEIGHT_2/mem_w2_reg[4][1]/ip |   v   | n3940                    | dp_1    |    0.100 | 3671.301 | 49788.402 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47245.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47236.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47107.199 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47096.699 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46975.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46961.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46838.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46834.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46716.898 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46714.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46509.098 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46502.398 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46313.500 | 
     | AZ_ccl_BUF_clk_G0_L7_61/ip   |   ^   | n_259 | buf_4 |   2.800 |  -193.598 | -46310.699 | 
     | AZ_ccl_BUF_clk_G0_L7_61/op   |   ^   | n_257 | buf_4 | 172.800 |   -20.797 | -46137.898 | 
     | WEIGHT_2/mem_w2_reg[4][1]/ck |   ^   | n_257 | dp_1  |   2.800 |   -17.996 | -46135.098 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][2]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][2]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time         -5.397
- Setup                       202.000
+ Phase Shift                 50000.000
= Required Time               49792.602
- Arrival Time                3672.602
= Slack Time                  46120.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 450.100
     = Beginpoint Arrival Time          450.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  450.098 | 46570.098 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.200 |  466.297 | 46586.297 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  160.100 |  626.398 | 46746.398 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  626.797 | 46746.797 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  155.800 |  782.598 | 46902.598 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  783.297 | 46903.297 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  246.000 | 1029.297 | 47149.297 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1029.598 | 47149.598 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.300 | 1107.898 | 47227.898 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1108.098 | 47228.098 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.900 | 1228.996 | 47348.996 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1229.297 | 47349.297 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1040.500 | 2269.797 | 48389.797 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.600 | 2272.398 | 48392.398 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.500 | 2336.898 | 48456.898 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2337.000 | 48457.000 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1059.600 | 3396.602 | 49516.602 | 
     | U8811/s                      |   ^   | n8731                    | mux2_1  |    5.400 | 3402.000 | 49522.000 | 
     | U8811/op                     |   v   | n3939                    | mux2_1  |  270.500 | 3672.500 | 49792.500 | 
     | WEIGHT_2/mem_w2_reg[4][2]/ip |   v   | n3939                    | dp_1    |    0.100 | 3672.602 | 49792.602 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                 218.800
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1128.097
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell |  Delay  |  Arrival  |  Required  | 
     |                              |       |       |       |         |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+---------+-----------+------------| 
     | clk                          |   ^   | clk   |       |         | -1128.098 | -47248.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 |   8.800 | -1119.297 | -47239.297 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 129.200 |  -990.098 | -47110.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 |  10.500 |  -979.598 | -47099.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 121.500 |  -858.098 | -46978.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 |  13.900 |  -844.199 | -46964.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 123.300 |  -720.898 | -46840.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 |   3.100 |  -717.797 | -46837.797 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 118.000 |  -599.797 | -46719.797 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  |   2.800 |  -596.996 | -46716.996 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 205.000 |  -391.996 | -46511.996 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 |   6.700 |  -385.297 | -46505.297 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 188.900 |  -196.398 | -46316.398 | 
     | AZ_ccl_BUF_clk_G0_L7_60/ip   |   ^   | n_259 | buf_4 |   2.200 |  -194.199 | -46314.199 | 
     | AZ_ccl_BUF_clk_G0_L7_60/op   |   ^   | n_256 | buf_4 | 183.300 |   -10.898 | -46130.898 | 
     | WEIGHT_2/mem_w2_reg[4][2]/ck |   ^   | n_256 | dp_1  |   5.500 |    -5.398 | -46125.398 | 
     +-----------------------------------------------------------------------------------------+ 

