$date
	Sun Oct 23 01:08:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#345424
b11001 !
1"
#345426
b11001 &
b11001 %
1$
#345427
0"
#345430
b1001100 &
b1001100 %
#345434
b100110 &
b100110 %
#345438
b10011 &
b10011 %
#345442
b111010 &
b111010 %
#345446
b11101 &
b11101 %
#345450
b1011000 &
b1011000 %
#345454
b101100 &
b101100 %
#345458
b10110 &
b10110 %
#345462
b1011 &
b1011 %
#345466
b100010 &
b100010 %
#345470
b10001 &
b10001 %
#345474
b110100 &
b110100 %
#345478
b11010 &
b11010 %
#345482
b1101 &
b1101 %
#345486
b101000 &
b101000 %
#345490
b10100 &
b10100 %
#345494
b1010 &
b1010 %
#345498
b101 &
b101 %
#345502
b10000 &
b10000 %
#345506
b1000 &
b1000 %
#345510
b100 &
b100 %
#345514
b10 &
b10 %
#345518
b1 &
1#
b1 %
#345522
b0 &
b0 %
0#
0$
#1341050
b11010 &
b11010 %
1$
b11010 !
1"
#1341051
0"
#1341054
b1101 &
b1101 %
#1341058
b101000 &
b101000 %
#1341062
b10100 &
b10100 %
#1341066
b1010 &
b1010 %
#1341070
b101 &
b101 %
#1341074
b10000 &
b10000 %
#1341078
b1000 &
b1000 %
#1341082
b100 &
b100 %
#1341086
b10 &
b10 %
#1341090
b1 &
b1 %
1#
#1341094
b0 &
0#
b0 %
0$
#2343055
b100 !
1"
#2343058
b100 &
b100 %
1$
#2343059
0"
#2343062
b10 &
b10 %
#2343066
b1 &
b1 %
1#
#2343070
b0 &
0#
b0 %
0$
#4500012
