Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug 22 21:56:12 2018
| Host         : Evil_Laptop running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file LEDs_timing_summary_routed.rpt -pb LEDs_timing_summary_routed.pb -rpx LEDs_timing_summary_routed.rpx -warn_on_violation
| Design       : LEDs
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.514     -598.187                     64                  320        0.262        0.000                      0                  320        4.500        0.000                       0                   129  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.514     -598.187                     64                  320        0.262        0.000                      0                  320        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           64  Failing Endpoints,  Worst Slack       -9.514ns,  Total Violation     -598.187ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.514ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 8.374ns (43.518%)  route 10.869ns (56.482%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.667    24.574    cnt
    SLICE_X78Y74         FDRE                                         r  cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.583    15.006    clk_IBUF_BUFG
    SLICE_X78Y74         FDRE                                         r  cnt_reg[28]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.229    
    SLICE_X78Y74         FDRE (Setup_fdre_C_CE)      -0.169    15.060    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -24.574    
  -------------------------------------------------------------------
                         slack                                 -9.514    

Slack (VIOLATED) :        -9.514ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 8.374ns (43.518%)  route 10.869ns (56.482%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.667    24.574    cnt
    SLICE_X78Y74         FDRE                                         r  cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.583    15.006    clk_IBUF_BUFG
    SLICE_X78Y74         FDRE                                         r  cnt_reg[29]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.229    
    SLICE_X78Y74         FDRE (Setup_fdre_C_CE)      -0.169    15.060    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -24.574    
  -------------------------------------------------------------------
                         slack                                 -9.514    

Slack (VIOLATED) :        -9.514ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 8.374ns (43.518%)  route 10.869ns (56.482%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.667    24.574    cnt
    SLICE_X78Y74         FDRE                                         r  cnt_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.583    15.006    clk_IBUF_BUFG
    SLICE_X78Y74         FDRE                                         r  cnt_reg[30]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.229    
    SLICE_X78Y74         FDRE (Setup_fdre_C_CE)      -0.169    15.060    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -24.574    
  -------------------------------------------------------------------
                         slack                                 -9.514    

Slack (VIOLATED) :        -9.514ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.243ns  (logic 8.374ns (43.518%)  route 10.869ns (56.482%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.667    24.574    cnt
    SLICE_X78Y74         FDRE                                         r  cnt_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.583    15.006    clk_IBUF_BUFG
    SLICE_X78Y74         FDRE                                         r  cnt_reg[31]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.229    
    SLICE_X78Y74         FDRE (Setup_fdre_C_CE)      -0.169    15.060    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -24.574    
  -------------------------------------------------------------------
                         slack                                 -9.514    

Slack (VIOLATED) :        -9.499ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.237ns  (logic 8.374ns (43.531%)  route 10.863ns (56.468%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.661    24.568    cnt
    SLICE_X78Y67         FDRE                                         r  cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X78Y67         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X78Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.069    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -24.568    
  -------------------------------------------------------------------
                         slack                                 -9.499    

Slack (VIOLATED) :        -9.499ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.237ns  (logic 8.374ns (43.531%)  route 10.863ns (56.468%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.661    24.568    cnt
    SLICE_X78Y67         FDRE                                         r  cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X78Y67         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X78Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.069    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -24.568    
  -------------------------------------------------------------------
                         slack                                 -9.499    

Slack (VIOLATED) :        -9.499ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.237ns  (logic 8.374ns (43.531%)  route 10.863ns (56.468%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.661    24.568    cnt
    SLICE_X78Y67         FDRE                                         r  cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X78Y67         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X78Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.069    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -24.568    
  -------------------------------------------------------------------
                         slack                                 -9.499    

Slack (VIOLATED) :        -9.499ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.237ns  (logic 8.374ns (43.531%)  route 10.863ns (56.468%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.661    24.568    cnt
    SLICE_X78Y67         FDRE                                         r  cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X78Y67         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X78Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.069    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -24.568    
  -------------------------------------------------------------------
                         slack                                 -9.499    

Slack (VIOLATED) :        -9.421ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.151ns  (logic 8.374ns (43.726%)  route 10.777ns (56.274%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.576    24.483    cnt
    SLICE_X78Y73         FDRE                                         r  cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.585    15.008    clk_IBUF_BUFG
    SLICE_X78Y73         FDRE                                         r  cnt_reg[24]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.231    
    SLICE_X78Y73         FDRE (Setup_fdre_C_CE)      -0.169    15.062    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -24.483    
  -------------------------------------------------------------------
                         slack                                 -9.421    

Slack (VIOLATED) :        -9.421ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.151ns  (logic 8.374ns (43.726%)  route 10.777ns (56.274%))
  Logic Levels:           28  (CARRY4=16 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.729     5.332    clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y61         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  count_reg[0]/Q
                         net (fo=25, routed)          0.819     6.606    count_reg[0]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124     6.730 r  cnt[0]_i_325/O
                         net (fo=1, routed)           0.000     6.730    cnt[0]_i_325_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.243 r  cnt_reg[0]_i_229/CO[3]
                         net (fo=1, routed)           0.000     7.243    cnt_reg[0]_i_229_n_0
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  cnt_reg[0]_i_184/CO[3]
                         net (fo=1, routed)           0.000     7.360    cnt_reg[0]_i_184_n_0
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.477 r  cnt_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000     7.477    cnt_reg[0]_i_112_n_0
    SLICE_X84Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.594 r  cnt_reg[0]_i_98/CO[3]
                         net (fo=177, routed)         1.291     8.886    cnt7
    SLICE_X84Y64         LUT3 (Prop_lut3_I1_O)        0.124     9.010 r  cnt[0]_i_249/O
                         net (fo=14, routed)          1.414    10.424    cnt5[12]
    SLICE_X84Y68         LUT6 (Prop_lut6_I1_O)        0.124    10.548 r  cnt[0]_i_347/O
                         net (fo=1, routed)           0.000    10.548    cnt[0]_i_347_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.081 r  cnt_reg[0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    11.081    cnt_reg[0]_i_247_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.198 r  cnt_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    11.198    cnt_reg[0]_i_204_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.521 r  cnt_reg[0]_i_202/O[1]
                         net (fo=3, routed)           0.573    12.094    cnt_reg[0]_i_202_n_6
    SLICE_X89Y68         LUT5 (Prop_lut5_I0_O)        0.306    12.400 r  cnt[0]_i_128/O
                         net (fo=1, routed)           0.676    13.076    cnt[0]_i_128_n_0
    SLICE_X83Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.474 r  cnt_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    13.474    cnt_reg[0]_i_100_n_0
    SLICE_X83Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.713 r  cnt_reg[0]_i_103/O[2]
                         net (fo=6, routed)           1.049    14.762    cnt_reg[0]_i_103_n_5
    SLICE_X87Y73         LUT3 (Prop_lut3_I0_O)        0.302    15.064 r  cnt[0]_i_167/O
                         net (fo=2, routed)           0.577    15.640    cnt[0]_i_167_n_0
    SLICE_X87Y71         LUT4 (Prop_lut4_I3_O)        0.124    15.764 r  cnt[0]_i_171/O
                         net (fo=1, routed)           0.000    15.764    cnt[0]_i_171_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.012 r  cnt_reg[0]_i_108/O[2]
                         net (fo=2, routed)           0.501    16.513    cnt_reg[0]_i_108_n_5
    SLICE_X86Y71         LUT2 (Prop_lut2_I0_O)        0.302    16.815 r  cnt[0]_i_160/O
                         net (fo=1, routed)           0.000    16.815    cnt[0]_i_160_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.063 r  cnt_reg[0]_i_106/O[2]
                         net (fo=1, routed)           0.674    17.737    cnt_reg[0]_i_106_n_5
    SLICE_X85Y74         LUT4 (Prop_lut4_I3_O)        0.302    18.039 r  cnt[0]_i_79/O
                         net (fo=1, routed)           0.000    18.039    cnt[0]_i_79_n_0
    SLICE_X85Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.440 r  cnt_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.009    18.449    cnt_reg[0]_i_39_n_0
    SLICE_X85Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.671 r  cnt_reg[0]_i_44/O[0]
                         net (fo=4, routed)           0.495    19.167    cnt_reg[0]_i_44_n_7
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    20.036 r  cnt_reg[0]_i_36/CO[2]
                         net (fo=30, routed)          0.937    20.972    cnt_reg[0]_i_36_n_1
    SLICE_X81Y71         LUT3 (Prop_lut3_I1_O)        0.313    21.285 r  cnt[0]_i_48/O
                         net (fo=1, routed)           0.000    21.285    cnt4[6]
    SLICE_X81Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.835 r  cnt_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    21.835    cnt_reg[0]_i_24_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.169 f  cnt_reg[0]_i_6/O[1]
                         net (fo=1, routed)           0.735    22.904    cnt_reg[0]_i_6_n_6
    SLICE_X80Y71         LUT4 (Prop_lut4_I2_O)        0.303    23.207 f  cnt[0]_i_32/O
                         net (fo=1, routed)           0.297    23.505    cnt[0]_i_32_n_0
    SLICE_X79Y71         LUT5 (Prop_lut5_I4_O)        0.124    23.629 f  cnt[0]_i_7/O
                         net (fo=1, routed)           0.154    23.783    cnt[0]_i_7_n_0
    SLICE_X79Y71         LUT6 (Prop_lut6_I4_O)        0.124    23.907 r  cnt[0]_i_1/O
                         net (fo=32, routed)          0.576    24.483    cnt
    SLICE_X78Y73         FDRE                                         r  cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.585    15.008    clk_IBUF_BUFG
    SLICE_X78Y73         FDRE                                         r  cnt_reg[25]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.231    
    SLICE_X78Y73         FDRE (Setup_fdre_C_CE)      -0.169    15.062    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -24.483    
  -------------------------------------------------------------------
                         slack                                 -9.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt_1s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.585     1.504    clk_IBUF_BUFG
    SLICE_X73Y72         FDRE                                         r  cnt_1s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y72         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cnt_1s_reg[27]/Q
                         net (fo=2, routed)           0.118     1.763    cnt_1s_reg[27]
    SLICE_X73Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  cnt_1s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    cnt_1s_reg[24]_i_1_n_4
    SLICE_X73Y72         FDRE                                         r  cnt_1s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.854     2.019    clk_IBUF_BUFG
    SLICE_X73Y72         FDRE                                         r  cnt_1s_reg[27]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X73Y72         FDRE (Hold_fdre_C_D)         0.105     1.609    cnt_1s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_1s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.589     1.508    clk_IBUF_BUFG
    SLICE_X73Y67         FDRE                                         r  cnt_1s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y67         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cnt_1s_reg[7]/Q
                         net (fo=2, routed)           0.120     1.770    cnt_1s_reg[7]
    SLICE_X73Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  cnt_1s_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    cnt_1s_reg[4]_i_1_n_4
    SLICE_X73Y67         FDRE                                         r  cnt_1s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X73Y67         FDRE                                         r  cnt_1s_reg[7]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X73Y67         FDRE (Hold_fdre_C_D)         0.105     1.613    cnt_1s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_1s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1s_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.587     1.506    clk_IBUF_BUFG
    SLICE_X73Y69         FDRE                                         r  cnt_1s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cnt_1s_reg[15]/Q
                         net (fo=2, routed)           0.120     1.768    cnt_1s_reg[15]
    SLICE_X73Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  cnt_1s_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    cnt_1s_reg[12]_i_1_n_4
    SLICE_X73Y69         FDRE                                         r  cnt_1s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.857     2.022    clk_IBUF_BUFG
    SLICE_X73Y69         FDRE                                         r  cnt_1s_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X73Y69         FDRE (Hold_fdre_C_D)         0.105     1.611    cnt_1s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_1s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.585     1.504    clk_IBUF_BUFG
    SLICE_X73Y71         FDRE                                         r  cnt_1s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y71         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  cnt_1s_reg[23]/Q
                         net (fo=2, routed)           0.120     1.766    cnt_1s_reg[23]
    SLICE_X73Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  cnt_1s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    cnt_1s_reg[20]_i_1_n_4
    SLICE_X73Y71         FDRE                                         r  cnt_1s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.855     2.020    clk_IBUF_BUFG
    SLICE_X73Y71         FDRE                                         r  cnt_1s_reg[23]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X73Y71         FDRE (Hold_fdre_C_D)         0.105     1.609    cnt_1s_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_1s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X73Y66         FDRE                                         r  cnt_1s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y66         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cnt_1s_reg[3]/Q
                         net (fo=21, routed)          0.120     1.771    cnt_1s_reg[3]
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  cnt_1s_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.879    cnt_1s_reg[0]_i_2_n_4
    SLICE_X73Y66         FDRE                                         r  cnt_1s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X73Y66         FDRE                                         r  cnt_1s_reg[3]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X73Y66         FDRE (Hold_fdre_C_D)         0.105     1.614    cnt_1s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_1s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1s_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.586     1.505    clk_IBUF_BUFG
    SLICE_X73Y70         FDRE                                         r  cnt_1s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  cnt_1s_reg[19]/Q
                         net (fo=2, routed)           0.120     1.767    cnt_1s_reg[19]
    SLICE_X73Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  cnt_1s_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    cnt_1s_reg[16]_i_1_n_4
    SLICE_X73Y70         FDRE                                         r  cnt_1s_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.856     2.021    clk_IBUF_BUFG
    SLICE_X73Y70         FDRE                                         r  cnt_1s_reg[19]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X73Y70         FDRE (Hold_fdre_C_D)         0.105     1.610    cnt_1s_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt_1s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.587     1.506    clk_IBUF_BUFG
    SLICE_X73Y69         FDRE                                         r  cnt_1s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cnt_1s_reg[12]/Q
                         net (fo=2, routed)           0.115     1.762    cnt_1s_reg[12]
    SLICE_X73Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  cnt_1s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    cnt_1s_reg[12]_i_1_n_7
    SLICE_X73Y69         FDRE                                         r  cnt_1s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.857     2.022    clk_IBUF_BUFG
    SLICE_X73Y69         FDRE                                         r  cnt_1s_reg[12]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X73Y69         FDRE (Hold_fdre_C_D)         0.105     1.611    cnt_1s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cnt_1s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_1s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.588     1.507    clk_IBUF_BUFG
    SLICE_X73Y68         FDRE                                         r  cnt_1s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cnt_1s_reg[8]/Q
                         net (fo=2, routed)           0.115     1.763    cnt_1s_reg[8]
    SLICE_X73Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  cnt_1s_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    cnt_1s_reg[8]_i_1_n_7
    SLICE_X73Y68         FDRE                                         r  cnt_1s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.858     2.023    clk_IBUF_BUFG
    SLICE_X73Y68         FDRE                                         r  cnt_1s_reg[8]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X73Y68         FDRE (Hold_fdre_C_D)         0.105     1.612    cnt_1s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X78Y69         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cnt_reg[10]/Q
                         net (fo=2, routed)           0.127     1.802    cnt_reg__0[10]
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    cnt_reg[8]_i_1_n_5
    SLICE_X78Y69         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.862     2.027    clk_IBUF_BUFG
    SLICE_X78Y69         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X78Y69         FDRE (Hold_fdre_C_D)         0.134     1.645    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X78Y70         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  cnt_reg[14]/Q
                         net (fo=3, routed)           0.127     1.801    cnt_reg__0[14]
    SLICE_X78Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    cnt_reg[12]_i_1_n_5
    SLICE_X78Y70         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X78Y70         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X78Y70         FDRE (Hold_fdre_C_D)         0.134     1.644    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y68    cnt_1s_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y68    cnt_1s_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y69    cnt_1s_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y69    cnt_1s_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y69    cnt_1s_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y69    cnt_1s_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y70    cnt_1s_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y70    cnt_1s_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y70    cnt_1s_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y61    count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y61    count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y66    cnt_1s_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y67    count_1s_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y61    count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y66    cnt_1s_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y66    cnt_1s_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y67    count_1s_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y67    count_1s_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y61    count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y72    count_1s_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y72    cnt_1s_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y72    cnt_1s_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y72    cnt_1s_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y72    cnt_1s_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y73    cnt_1s_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y72    count_1s_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y72    count_1s_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y72    count_1s_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X71Y73    count_1s_reg[28]/C



