Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 22 14:37:53 2023
| Host         : DaanAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PWM_Over_wrapper_timing_summary_routed.rpt -pb PWM_Over_wrapper_timing_summary_routed.pb -rpx PWM_Over_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_Over_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 9           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (8)

1. checking no_clock (60)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datain[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (8)
----------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   59          inf        0.000                      0                   59           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Pwm_signal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.002ns  (logic 3.924ns (56.033%)  route 3.079ns (43.967%))
  Logic Levels:           4  (CARRY4=1 FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/C
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/Q
                         net (fo=9, routed)           0.881     1.359    PWM_Over_i/Comparator_0/U0/Counter[2]
    SLICE_X0Y12          LUT4 (Prop_lut4_I1_O)        0.295     1.654 r  PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.654    PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_7_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.187 r  PWM_Over_i/Comparator_0/U0/PWM_INST_0/CO[3]
                         net (fo=1, routed)           2.198     4.385    Pwm_signal_OBUF
    W6                   OBUF (Prop_obuf_I_O)         2.618     7.002 r  Pwm_signal_OBUF_inst/O
                         net (fo=0)                   0.000     7.002    Pwm_signal
    W6                                                                r  Pwm_signal (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[3]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.731ns  (logic 1.281ns (27.086%)  route 3.450ns (72.914%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  datain[3] (IN)
                         net (fo=0)                   0.000     0.000    datain[3]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  datain_IBUF[3]_inst/O
                         net (fo=3, routed)           1.247     2.280    PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     2.404 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          1.545     3.949    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.124     4.073 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.658     4.731    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X1Y11          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.522ns  (logic 1.602ns (35.428%)  route 2.920ns (64.572%))
  Logic Levels:           4  (FDCE=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.668     1.124    PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     1.248 r  PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.565     1.814    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X2Y12          LDCE (SetClr_ldce_CLR_Q)     0.898     2.712 f  PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.915     3.627    PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.124     3.751 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.771     4.522    PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X1Y12          FDCE                                         r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[1]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 1.238ns (28.268%)  route 3.141ns (71.732%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  datain[1] (IN)
                         net (fo=0)                   0.000     0.000    datain[1]
    V10                  IBUF (Prop_ibuf_I_O)         0.990     0.990 r  datain_IBUF[1]_inst/O
                         net (fo=3, routed)           1.545     2.535    PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     2.659 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.938     3.597    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     3.721 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.657     4.379    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X1Y11          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[3]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.371ns  (logic 1.281ns (29.320%)  route 3.089ns (70.680%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  datain[3] (IN)
                         net (fo=0)                   0.000     0.000    datain[3]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  datain_IBUF[3]_inst/O
                         net (fo=3, routed)           1.247     2.280    PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     2.404 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          1.303     3.707    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I3_O)        0.124     3.831 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.539     4.371    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X2Y11          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[7]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.302ns  (logic 1.266ns (29.435%)  route 3.036ns (70.565%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  datain[7] (IN)
                         net (fo=0)                   0.000     0.000    datain[7]
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  datain_IBUF[7]_inst/O
                         net (fo=4, routed)           1.535     2.554    PWM_Over_i/DataChecker_0/U0/Datain[7]
    SLICE_X2Y11          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.844     3.522    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.124     3.646 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.656     4.302    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X1Y11          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[7]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.218ns  (logic 1.266ns (30.023%)  route 2.952ns (69.977%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  datain[7] (IN)
                         net (fo=0)                   0.000     0.000    datain[7]
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  datain_IBUF[7]_inst/O
                         net (fo=4, routed)           1.535     2.554    PWM_Over_i/DataChecker_0/U0/Datain[7]
    SLICE_X2Y11          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           1.076     3.754    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.124     3.878 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.340     4.218    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X1Y11          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[3]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.209ns  (logic 1.281ns (30.446%)  route 2.928ns (69.554%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  datain[3] (IN)
                         net (fo=0)                   0.000     0.000    datain[3]
    Y13                  IBUF (Prop_ibuf_I_O)         1.033     1.033 r  datain_IBUF[3]_inst/O
                         net (fo=3, routed)           1.247     2.280    PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     2.404 r  PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          1.085     3.489    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I3_O)        0.124     3.613 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.596     4.209    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X2Y11          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datain[7]
                            (input port)
  Destination:            PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.168ns  (logic 1.266ns (30.383%)  route 2.901ns (69.617%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  datain[7] (IN)
                         net (fo=0)                   0.000     0.000    datain[7]
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  datain_IBUF[7]_inst/O
                         net (fo=4, routed)           1.535     2.554    PWM_Over_i/DataChecker_0/U0/Datain[7]
    SLICE_X2Y11          LUT4 (Prop_lut4_I3_O)        0.124     2.678 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.853     3.531    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.124     3.655 r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.513     4.168    PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X2Y11          LDCE                                         r  PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.158ns  (logic 1.598ns (38.429%)  route 2.560ns (61.571%))
  Logic Levels:           4  (FDCE=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.668     1.124    PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     1.248 r  PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.565     1.814    PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X2Y12          LDCE (SetClr_ldce_CLR_Q)     0.898     2.712 f  PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.556     3.268    PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X1Y12          LUT3 (Prop_lut3_I1_O)        0.120     3.388 f  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.771     4.158    PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X1Y12          FDCE                                         f  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Reg_0/U0/regout_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/Q
                         net (fo=9, routed)           0.122     0.263    PWM_Over_i/Reg_0/U0/ld
    SLICE_X0Y11          FDCE                                         r  PWM_Over_i/Reg_0/U0/regout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Reg_0/U0/regout_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/Q
                         net (fo=9, routed)           0.122     0.263    PWM_Over_i/Reg_0/U0/ld
    SLICE_X0Y11          FDCE                                         r  PWM_Over_i/Reg_0/U0/regout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Reg_0/U0/regout_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/Q
                         net (fo=9, routed)           0.122     0.263    PWM_Over_i/Reg_0/U0/ld
    SLICE_X0Y11          FDCE                                         r  PWM_Over_i/Reg_0/U0/regout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_Over_i/Reg_0/U0/regout_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE                         0.000     0.000 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/Q
                         net (fo=9, routed)           0.122     0.263    PWM_Over_i/Reg_0/U0/ld
    SLICE_X0Y11          FDCE                                         r  PWM_Over_i/Reg_0/U0/regout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.266%)  route 0.113ns (37.734%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/C
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/Q
                         net (fo=8, routed)           0.113     0.254    PWM_Over_i/Upcounter_0/U0/Counterout[3]
    SLICE_X0Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.299 r  PWM_Over_i/Upcounter_0/U0/tempcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.299    PWM_Over_i/Upcounter_0/U0/p_0_in[6]
    SLICE_X0Y13          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.968%)  route 0.202ns (52.032%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/Q
                         net (fo=11, routed)          0.202     0.343    PWM_Over_i/Upcounter_0/U0/Counterout[0]
    SLICE_X1Y13          LUT4 (Prop_lut4_I1_O)        0.045     0.388 r  PWM_Over_i/Upcounter_0/U0/tempcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.388    PWM_Over_i/Upcounter_0/U0/p_0_in[3]
    SLICE_X1Y13          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.968%)  route 0.202ns (52.032%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/Q
                         net (fo=11, routed)          0.202     0.343    PWM_Over_i/Upcounter_0/U0/Counterout[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.388 r  PWM_Over_i/Upcounter_0/U0/tempcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.388    PWM_Over_i/Upcounter_0/U0/p_0_in[5]
    SLICE_X1Y13          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.192ns (48.761%)  route 0.202ns (51.239%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/Q
                         net (fo=11, routed)          0.202     0.343    PWM_Over_i/Upcounter_0/U0/Counterout[0]
    SLICE_X1Y13          LUT5 (Prop_lut5_I3_O)        0.051     0.394 r  PWM_Over_i/Upcounter_0/U0/tempcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.394    PWM_Over_i/Upcounter_0/U0/p_0_in[4]
    SLICE_X1Y13          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/C
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/Q
                         net (fo=4, routed)           0.186     0.350    PWM_Over_i/Upcounter_0/U0/Counterout[6]
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.045     0.395 r  PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.395    PWM_Over_i/Upcounter_0/U0/p_0_in[7]
    SLICE_X0Y13          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.183ns (46.132%)  route 0.214ns (53.868%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDPE                         0.000     0.000 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
    SLICE_X1Y13          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/Q
                         net (fo=11, routed)          0.214     0.355    PWM_Over_i/Upcounter_0/U0/Counterout[0]
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.042     0.397 r  PWM_Over_i/Upcounter_0/U0/tempcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.397    PWM_Over_i/Upcounter_0/U0/p_0_in[1]
    SLICE_X1Y13          FDPE                                         r  PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------





