# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ADC_Test.srcs/sources_1/bd/ADC_Control/ipshared/ec67/hdl" --include "../../../../ADC_Test.srcs/sources_1/ip/clk_wiz_0" \
"../../../../ADC_Test.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../ADC_Test.srcs/sources_1/ip/adc_fifo/sim/adc_fifo.v" \
"../../../../ADC_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../ADC_Test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../rtl/eth/axis_async_fifo.v" \
"../../../../rtl/eth/axis_gmii_rx.v" \
"../../../../rtl/eth/axis_gmii_tx.v" \
"../../../../rtl/eth/eth_axis_rx.v" \
"../../../../rtl/eth/eth_axis_tx.v" \
"../../../../rtl/eth/eth_mac_1g.v" \
"../../../../rtl/eth/eth_mac_1g_rgmii.v" \
"../../../../rtl/eth/eth_mac_1g_rgmii_fifo.v" \
"../../../../rtl/eth/iddr.v" \
"../../../../rtl/eth/ip_eth_rx.v" \
"../../../../rtl/eth/ip_eth_tx.v" \
"../../../../rtl/eth/lfsr.v" \
"../../../../rtl/eth/oddr.v" \
"../../../../rtl/eth/rgmii_phy_if.v" \
"../../../../rtl/eth/ssio_ddr_in.v" \
"../../../../rtl/eth/udp_ip_rx.v" \
"../../../../rtl/eth/udp_ip_tx.v" \

sv xil_defaultlib  --include "../../../../ADC_Test.srcs/sources_1/bd/ADC_Control/ipshared/ec67/hdl" --include "../../../../ADC_Test.srcs/sources_1/ip/clk_wiz_0" \
"../../../../rtl/adc_cdc.sv" \
"../../../../rtl/eth/eth.sv" \
"../../../../rtl/readController2.sv" \
"../../../../rtl/rstBridge.sv" \
"../../../../rtl/eth/udp_rx.sv" \
"../../../../rtl/eth/udp_tx.sv" \
"../../../../rtl/widthConverter.sv" \
"../../../../rtl/writeController.sv" \
"../../../../sim/bufferTB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
