Logical project decsription 

core      - external not under development IP cores
doc       - project documentation
include   - common rtl, testbench header files
rtl       - rtl models of project units
sim       - simulation scripts for verivication
testbench - verification enviroment for project 
