<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a60
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4155.16 --||-- Mem Ch  0: Reads (MB/s):  4500.51 --|
|--            Writes(MB/s):  2399.55 --||--            Writes(MB/s):  2542.61 --|
|-- Mem Ch  1: Reads (MB/s):  4174.94 --||-- Mem Ch  1: Reads (MB/s):  4495.02 --|
|--            Writes(MB/s):  2407.15 --||--            Writes(MB/s):  2543.40 --|
|-- Mem Ch  2: Reads (MB/s):  4164.23 --||-- Mem Ch  2: Reads (MB/s):  4503.15 --|
|--            Writes(MB/s):  2401.95 --||--            Writes(MB/s):  2544.91 --|
|-- Mem Ch  3: Reads (MB/s):  4181.06 --||-- Mem Ch  3: Reads (MB/s):  4538.75 --|
|--            Writes(MB/s):  2408.72 --||--            Writes(MB/s):  2551.78 --|
|-- NODE 0 Mem Read (MB/s) : 16675.39 --||-- NODE 1 Mem Read (MB/s) : 18037.43 --|
|-- NODE 0 Mem Write(MB/s) :  9617.37 --||-- NODE 1 Mem Write(MB/s) : 10182.70 --|
|-- NODE 0 P. Write (T/s):     158365 --||-- NODE 1 P. Write (T/s):     166089 --|
|-- NODE 0 Memory (MB/s):    26292.76 --||-- NODE 1 Memory (MB/s):    28220.13 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34712.82                --|
            |--                System Write Throughput(MB/s):      19800.07                --|
            |--               System Memory Throughput(MB/s):      54512.89                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b3c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     198 M        48      28 M   231 M    911 K     0    1156 K
 1     199 M        12      33 M   247 M    927 K     0    1172 K
-----------------------------------------------------------------------
 *     397 M        60      62 M   478 M   1838 K     0    2329 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.44        Core1: 16.81        
Core2: 27.27        Core3: 32.54        
Core4: 17.16        Core5: 17.00        
Core6: 38.93        Core7: 19.96        
Core8: 18.50        Core9: 40.45        
Core10: 42.46        Core11: 20.00        
Core12: 18.47        Core13: 27.11        
Core14: 19.32        Core15: 18.81        
Core16: 36.74        Core17: 29.35        
Core18: 20.34        Core19: 20.43        
Core20: 25.60        Core21: 18.32        
Core22: 18.50        Core23: 21.87        
Core24: 27.92        Core25: 18.43        
Core26: 17.61        Core27: 22.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.83
Socket1: 19.09
DDR read Latency(ns)
Socket0: 652.42
Socket1: 626.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.64        Core1: 15.58        
Core2: 26.56        Core3: 32.81        
Core4: 18.52        Core5: 17.44        
Core6: 36.58        Core7: 19.81        
Core8: 18.39        Core9: 40.53        
Core10: 46.42        Core11: 19.93        
Core12: 18.07        Core13: 27.25        
Core14: 19.45        Core15: 18.98        
Core16: 36.64        Core17: 30.12        
Core18: 20.15        Core19: 20.53        
Core20: 25.48        Core21: 18.54        
Core22: 18.37        Core23: 21.90        
Core24: 28.13        Core25: 18.47        
Core26: 17.43        Core27: 22.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 19.00
DDR read Latency(ns)
Socket0: 664.92
Socket1: 617.80
irq_total: 488360.141326585
cpu_total: 32.79
cpu_0: 55.52
cpu_1: 55.25
cpu_2: 8.24
cpu_3: 9.77
cpu_4: 42.15
cpu_5: 56.98
cpu_6: 1.13
cpu_7: 48.67
cpu_8: 53.99
cpu_9: 11.10
cpu_10: 0.13
cpu_11: 43.68
cpu_12: 48.74
cpu_13: 6.72
cpu_14: 48.54
cpu_15: 42.89
cpu_16: 10.24
cpu_17: 16.49
cpu_18: 42.95
cpu_19: 50.53
cpu_20: 6.78
cpu_21: 48.80
cpu_22: 46.81
cpu_23: 18.28
cpu_24: 24.47
cpu_25: 45.88
cpu_26: 54.19
cpu_27: 18.75
enp130s0f0_rx_packets: 113947
enp130s0f1_rx_packets: 48900
enp4s0f0_rx_packets: 76957
enp4s0f1_rx_packets: 62128
Total_rx_packets: 301932
enp130s0f0_tx_bytes_phy: 6534503971
enp130s0f1_tx_bytes_phy: 6015688363
enp4s0f0_tx_bytes_phy: 5986675495
enp4s0f1_tx_bytes_phy: 6555927700
Total_tx_bytes_phy: 25092795529
enp130s0f0_rx_packets_phy: 114494
enp130s0f1_rx_packets_phy: 54708
enp4s0f0_rx_packets_phy: 77735
enp4s0f1_rx_packets_phy: 62230
Total_rx_packets_phy: 309167
enp130s0f0_rx_bytes: 7520529
enp130s0f1_rx_bytes: 3227402
enp4s0f0_rx_bytes: 5079188
enp4s0f1_rx_bytes: 4100449
Total_rx_bytes: 19927568
enp130s0f0_tx_bytes: 6531581568
enp130s0f1_tx_bytes: 6013050097
enp4s0f0_tx_bytes: 5984031212
enp4s0f1_tx_bytes: 6552997578
Total_tx_bytes: 25081660455
enp130s0f0_tx_packets: 724605
enp130s0f1_tx_packets: 667078
enp4s0f0_tx_packets: 663896
enp4s0f1_tx_packets: 726985
Total_tx_packets: 2782564
enp130s0f0_tx_packets_phy: 724607
enp130s0f1_tx_packets_phy: 667075
enp4s0f0_tx_packets_phy: 663895
enp4s0f1_tx_packets_phy: 726987
Total_tx_packets_phy: 2782564
enp130s0f0_rx_bytes_phy: 8011377
enp130s0f1_rx_bytes_phy: 3794734
enp4s0f0_rx_bytes_phy: 5436785
enp4s0f1_rx_bytes_phy: 4355530
Total_rx_bytes_phy: 21598426


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.69        Core1: 15.09        
Core2: 25.77        Core3: 32.44        
Core4: 20.73        Core5: 16.12        
Core6: 27.72        Core7: 20.34        
Core8: 17.95        Core9: 40.96        
Core10: 34.89        Core11: 20.18        
Core12: 17.87        Core13: 27.09        
Core14: 18.91        Core15: 19.23        
Core16: 35.73        Core17: 29.49        
Core18: 19.59        Core19: 20.68        
Core20: 25.63        Core21: 18.72        
Core22: 17.69        Core23: 21.27        
Core24: 28.21        Core25: 18.97        
Core26: 16.94        Core27: 22.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 18.90
DDR read Latency(ns)
Socket0: 671.74
Socket1: 598.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.15        Core1: 15.44        
Core2: 26.53        Core3: 32.37        
Core4: 20.38        Core5: 16.11        
Core6: 34.47        Core7: 20.41        
Core8: 18.22        Core9: 40.17        
Core10: 42.35        Core11: 20.27        
Core12: 18.00        Core13: 27.04        
Core14: 18.92        Core15: 19.13        
Core16: 36.03        Core17: 29.81        
Core18: 19.87        Core19: 20.65        
Core20: 25.55        Core21: 18.71        
Core22: 18.10        Core23: 21.95        
Core24: 28.35        Core25: 18.81        
Core26: 17.10        Core27: 21.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 18.95
DDR read Latency(ns)
Socket0: 666.71
Socket1: 603.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.43        Core1: 15.15        
Core2: 26.91        Core3: 32.38        
Core4: 20.22        Core5: 16.16        
Core6: 38.38        Core7: 20.25        
Core8: 18.08        Core9: 40.43        
Core10: 50.39        Core11: 20.49        
Core12: 18.21        Core13: 27.28        
Core14: 18.93        Core15: 19.20        
Core16: 35.38        Core17: 30.18        
Core18: 19.84        Core19: 20.77        
Core20: 25.70        Core21: 18.86        
Core22: 17.88        Core23: 21.18        
Core24: 28.12        Core25: 18.85        
Core26: 16.97        Core27: 22.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 18.96
DDR read Latency(ns)
Socket0: 667.53
Socket1: 600.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.94        Core1: 15.35        
Core2: 26.66        Core3: 32.67        
Core4: 19.91        Core5: 16.28        
Core6: 33.95        Core7: 20.35        
Core8: 18.11        Core9: 40.03        
Core10: 45.52        Core11: 20.20        
Core12: 17.68        Core13: 27.19        
Core14: 19.00        Core15: 19.25        
Core16: 35.81        Core17: 30.10        
Core18: 20.10        Core19: 20.72        
Core20: 26.17        Core21: 18.53        
Core22: 18.00        Core23: 21.44        
Core24: 28.24        Core25: 18.59        
Core26: 17.11        Core27: 22.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.90
Socket1: 18.92
DDR read Latency(ns)
Socket0: 670.53
Socket1: 608.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15585
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413906374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413910562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207032392; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207032392; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207026769; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207026769; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207061706; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207061706; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207061488; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207061488; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005887261; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5952223; Consumed Joules: 363.29; Watts: 60.50; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4610134; Consumed DRAM Joules: 70.54; DRAM Watts: 11.75
S1P0; QPIClocks: 14414052898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414056814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207086312; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207086312; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207086593; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207086593; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207087991; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207087991; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207088816; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207088816; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005919673; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6066808; Consumed Joules: 370.29; Watts: 61.66; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5014207; Consumed DRAM Joules: 76.72; DRAM Watts: 12.78
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3db2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.22   0.31   0.71    1.20      62 M     83 M    0.25    0.34    0.03    0.04     4368    10447       98     63
   1    1     0.16   0.23   0.70    1.19      57 M     78 M    0.27    0.40    0.04    0.05     3976    10670      195     58
   2    0     0.07   0.74   0.10    0.60    2240 K   3327 K    0.33    0.26    0.00    0.00      280       77        9     62
   3    1     0.08   0.70   0.11    0.60    4362 K   5087 K    0.14    0.28    0.01    0.01       56       89      163     59
   4    0     0.06   0.18   0.36    0.84      57 M     69 M    0.17    0.35    0.09    0.11     4480    10383       22     63
   5    1     0.20   0.29   0.71    1.19      59 M     80 M    0.26    0.38    0.03    0.04     3976    10500       65     59
   6    0     0.01   0.56   0.01    0.60     365 K    493 K    0.26    0.12    0.01    0.01        0        5        3     63
   7    1     0.14   0.24   0.59    1.13      67 M     83 M    0.19    0.33    0.05    0.06     5096     9656       94     58
   8    0     0.21   0.29   0.71    1.20      62 M     80 M    0.23    0.38    0.03    0.04     3752    11253      458     62
   9    1     0.07   0.87   0.08    0.60    6154 K   7723 K    0.20    0.14    0.01    0.01      112       30      244     59
  10    0     0.00   0.28   0.00    0.60      58 K     73 K    0.21    0.08    0.03    0.04       56        6        1     62
  11    1     0.06   0.16   0.39    0.88      67 M     79 M    0.15    0.32    0.11    0.12     4704     9812       41     59
  12    0     0.16   0.26   0.61    1.15      62 M     78 M    0.20    0.36    0.04    0.05     4424    11038      147     62
  13    1     0.04   0.53   0.07    0.60    2306 K   5560 K    0.59    0.19    0.01    0.02      168      170       30     59
  14    0     0.12   0.22   0.53    1.06      62 M     77 M    0.19    0.34    0.05    0.07     3976    11049      494     62
  15    1     0.06   0.17   0.37    0.84      56 M     67 M    0.17    0.37    0.09    0.11     3864     9246       23     58
  16    0     0.07   0.76   0.09    0.60    5439 K   6636 K    0.18    0.26    0.01    0.01        0       77      170     63
  17    1     0.11   0.87   0.12    0.60    7149 K   9539 K    0.25    0.33    0.01    0.01      168      157      274     59
  18    0     0.06   0.16   0.37    0.85      62 M     73 M    0.15    0.34    0.10    0.12     4592    11576        5     63
  19    1     0.16   0.25   0.62    1.20      70 M     86 M    0.19    0.30    0.04    0.05     4144     9546      584     59
  20    0     0.05   0.77   0.07    0.60    2398 K   4110 K    0.42    0.29    0.00    0.01       56      183        4     63
  21    1     0.16   0.29   0.55    1.07      62 M     78 M    0.21    0.35    0.04    0.05     3528     9918       28     60
  22    0     0.09   0.19   0.45    0.96      58 M     71 M    0.18    0.36    0.07    0.08     4536    11271       40     63
  23    1     0.14   0.71   0.20    0.60    5143 K   6610 K    0.22    0.46    0.00    0.00      504      676       13     61
  24    0     0.18   0.85   0.21    0.63    9264 K     11 M    0.22    0.39    0.01    0.01        0      161      237     63
  25    1     0.07   0.17   0.42    0.90      61 M     74 M    0.18    0.36    0.09    0.10     4424     9765       20     60
  26    0     0.17   0.25   0.68    1.20      60 M     79 M    0.24    0.37    0.04    0.05     4648    11109      285     62
  27    1     0.14   0.69   0.20    0.61    4601 K   5980 K    0.23    0.47    0.00    0.00        0      105      132     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.30   0.35    1.00     508 M    639 M    0.20    0.35    0.03    0.04    35168    88635     1973     56
 SKT    1     0.11   0.31   0.37    0.95     532 M    669 M    0.21    0.35    0.03    0.04    34720    80340     1906     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.30   0.36    0.97    1041 M   1309 M    0.20    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:  101 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.84 %

 C1 core residency: 46.79 %; C3 core residency: 3.45 %; C6 core residency: 12.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.73 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       35 G     35 G   |   36%    36%   
 SKT    1       36 G     36 G   |   37%    37%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  144 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    83.99    48.43     306.25      59.03         115.86
 SKT   1    91.83    51.70     313.57      64.21         116.67
---------------------------------------------------------------------------------------------------------------
       *    175.81    100.13     619.82     123.25         116.27
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)perl: warning: Setting locale failed.

perl: warning: Please check that your locale settings:

 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LANGUAGE = "en_US:en,",

	LC_ALL = (unset),

	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3e98
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4190.71 --||-- Mem Ch  0: Reads (MB/s):  4397.54 --|
|--            Writes(MB/s):  2449.78 --||--            Writes(MB/s):  2499.90 --|
|-- Mem Ch  1: Reads (MB/s):  4200.23 --||-- Mem Ch  1: Reads (MB/s):  4395.24 --|
|--            Writes(MB/s):  2453.36 --||--            Writes(MB/s):  2496.98 --|
|-- Mem Ch  2: Reads (MB/s):  4192.72 --||-- Mem Ch  2: Reads (MB/s):  4387.85 --|
|--            Writes(MB/s):  2448.43 --||--            Writes(MB/s):  2496.65 --|
|-- Mem Ch  3: Reads (MB/s):  4209.05 --||-- Mem Ch  3: Reads (MB/s):  4434.42 --|
|--            Writes(MB/s):  2454.87 --||--            Writes(MB/s):  2505.30 --|
|-- NODE 0 Mem Read (MB/s) : 16792.71 --||-- NODE 1 Mem Read (MB/s) : 17615.04 --|
|-- NODE 0 Mem Write(MB/s) :  9806.44 --||-- NODE 1 Mem Write(MB/s) :  9998.84 --|
|-- NODE 0 P. Write (T/s):     159168 --||-- NODE 1 P. Write (T/s):     164929 --|
|-- NODE 0 Memory (MB/s):    26599.15 --||-- NODE 1 Memory (MB/s):    27613.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34407.75                --|
            |--                System Write Throughput(MB/s):      19805.28                --|
            |--               System Memory Throughput(MB/s):      54213.03                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f6e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     199 M        60      26 M   240 M    836 K     0    1217 K
 1     198 M        12      30 M   238 M    807 K     0    1315 K
-----------------------------------------------------------------------
 *     398 M        72      57 M   479 M   1644 K     0    2532 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.19        Core1: 17.45        
Core2: 27.52        Core3: 31.44        
Core4: 18.59        Core5: 18.16        
Core6: 25.45        Core7: 19.80        
Core8: 18.83        Core9: 26.63        
Core10: 40.01        Core11: 19.70        
Core12: 18.14        Core13: 28.49        
Core14: 19.43        Core15: 17.90        
Core16: 34.63        Core17: 26.24        
Core18: 19.06        Core19: 20.17        
Core20: 25.70        Core21: 18.25        
Core22: 18.67        Core23: 20.12        
Core24: 33.11        Core25: 18.59        
Core26: 17.61        Core27: 23.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.80
Socket1: 19.10
DDR read Latency(ns)
Socket0: 665.87
Socket1: 624.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.31        Core1: 17.78        
Core2: 27.45        Core3: 31.99        
Core4: 18.27        Core5: 17.47        
Core6: 25.58        Core7: 19.40        
Core8: 18.51        Core9: 26.41        
Core10: 37.76        Core11: 20.02        
Core12: 18.09        Core13: 29.17        
Core14: 19.47        Core15: 17.99        
Core16: 30.85        Core17: 26.34        
Core18: 19.07        Core19: 20.33        
Core20: 25.20        Core21: 18.64        
Core22: 18.75        Core23: 22.65        
Core24: 34.61        Core25: 18.26        
Core26: 17.36        Core27: 24.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.72
Socket1: 19.11
DDR read Latency(ns)
Socket0: 661.59
Socket1: 629.96
irq_total: 505587.444790969
cpu_total: 32.55
cpu_0: 49.07
cpu_1: 49.60
cpu_2: 9.84
cpu_3: 9.71
cpu_4: 44.95
cpu_5: 49.80
cpu_6: 7.45
cpu_7: 48.27
cpu_8: 58.51
cpu_9: 7.65
cpu_10: 8.98
cpu_11: 44.55
cpu_12: 49.73
cpu_13: 15.76
cpu_14: 43.82
cpu_15: 50.93
cpu_16: 0.47
cpu_17: 7.31
cpu_18: 49.67
cpu_19: 43.02
cpu_20: 7.05
cpu_21: 49.20
cpu_22: 55.05
cpu_23: 17.82
cpu_24: 16.56
cpu_25: 44.81
cpu_26: 48.40
cpu_27: 23.40
enp130s0f0_tx_bytes: 6380890940
enp130s0f1_tx_bytes: 6140230910
enp4s0f0_tx_bytes: 6021915179
enp4s0f1_tx_bytes: 6509917549
Total_tx_bytes: 25052954578
enp130s0f0_rx_bytes_phy: 5024220
enp130s0f1_rx_bytes_phy: 3724431
enp4s0f0_rx_bytes_phy: 6610546
enp4s0f1_rx_bytes_phy: 3035789
Total_rx_bytes_phy: 18394986
enp130s0f0_rx_packets: 71617
enp130s0f1_rx_packets: 50809
enp4s0f0_rx_packets: 94284
enp4s0f1_rx_packets: 43345
Total_rx_packets: 260055
enp130s0f0_tx_packets: 707889
enp130s0f1_tx_packets: 681188
enp4s0f0_tx_packets: 668064
enp4s0f1_tx_packets: 722207
Total_tx_packets: 2779348
enp130s0f0_tx_packets_phy: 707890
enp130s0f1_tx_packets_phy: 681188
enp4s0f0_tx_packets_phy: 668055
enp4s0f1_tx_packets_phy: 722215
Total_tx_packets_phy: 2779348
enp130s0f0_rx_bytes: 4726752
enp130s0f1_rx_bytes: 3353438
enp4s0f0_rx_bytes: 6222764
enp4s0f1_rx_bytes: 2860792
Total_rx_bytes: 17163746
enp130s0f0_tx_bytes_phy: 6383731972
enp130s0f1_tx_bytes_phy: 6142957734
enp4s0f0_tx_bytes_phy: 6024501025
enp4s0f1_tx_bytes_phy: 6512880722
Total_tx_bytes_phy: 25064071453
enp130s0f0_rx_packets_phy: 71789
enp130s0f1_rx_packets_phy: 53430
enp4s0f0_rx_packets_phy: 94450
enp4s0f1_rx_packets_phy: 43370
Total_rx_packets_phy: 263039


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.25        Core1: 17.64        
Core2: 26.96        Core3: 31.70        
Core4: 17.16        Core5: 18.05        
Core6: 25.66        Core7: 19.06        
Core8: 18.75        Core9: 26.28        
Core10: 39.28        Core11: 19.95        
Core12: 18.40        Core13: 29.37        
Core14: 19.48        Core15: 17.79        
Core16: 28.76        Core17: 26.39        
Core18: 19.31        Core19: 20.01        
Core20: 24.09        Core21: 18.74        
Core22: 18.80        Core23: 22.52        
Core24: 28.38        Core25: 18.37        
Core26: 17.59        Core27: 24.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 19.09
DDR read Latency(ns)
Socket0: 648.74
Socket1: 634.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.73        Core1: 17.08        
Core2: 27.34        Core3: 31.55        
Core4: 17.80        Core5: 18.40        
Core6: 25.69        Core7: 19.78        
Core8: 18.46        Core9: 26.42        
Core10: 39.40        Core11: 20.55        
Core12: 18.48        Core13: 29.58        
Core14: 19.43        Core15: 17.85        
Core16: 33.38        Core17: 26.28        
Core18: 18.94        Core19: 20.04        
Core20: 24.78        Core21: 18.56        
Core22: 18.78        Core23: 22.51        
Core24: 31.97        Core25: 18.41        
Core26: 17.62        Core27: 23.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 19.18
DDR read Latency(ns)
Socket0: 657.39
Socket1: 625.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.02        Core1: 17.92        
Core2: 27.00        Core3: 31.47        
Core4: 18.24        Core5: 17.39        
Core6: 25.59        Core7: 19.04        
Core8: 18.72        Core9: 26.63        
Core10: 37.39        Core11: 20.10        
Core12: 17.82        Core13: 29.49        
Core14: 19.30        Core15: 18.02        
Core16: 34.06        Core17: 26.13        
Core18: 19.26        Core19: 20.29        
Core20: 25.39        Core21: 18.30        
Core22: 18.63        Core23: 22.13        
Core24: 33.98        Core25: 18.47        
Core26: 17.66        Core27: 23.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.70
Socket1: 19.05
DDR read Latency(ns)
Socket0: 674.03
Socket1: 629.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.66        Core1: 17.86        
Core2: 27.31        Core3: 31.23        
Core4: 17.99        Core5: 18.09        
Core6: 25.46        Core7: 19.04        
Core8: 18.64        Core9: 26.43        
Core10: 39.26        Core11: 19.96        
Core12: 17.88        Core13: 29.56        
Core14: 19.39        Core15: 17.77        
Core16: 32.19        Core17: 26.20        
Core18: 19.21        Core19: 20.10        
Core20: 25.61        Core21: 18.16        
Core22: 18.76        Core23: 22.18        
Core24: 35.20        Core25: 18.17        
Core26: 17.68        Core27: 23.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.64
Socket1: 19.02
DDR read Latency(ns)
Socket0: 671.14
Socket1: 634.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16654
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412228738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412232178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206173691; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206173691; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206173286; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206173286; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206178390; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206178390; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206178360; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206178360; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005144432; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6076890; Consumed Joules: 370.90; Watts: 61.77; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4642141; Consumed DRAM Joules: 71.02; DRAM Watts: 11.83
S1P0; QPIClocks: 14412232066; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412234854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206183021; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206183021; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206178190; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206178190; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206177895; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206177895; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206179193; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206179193; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005158385; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6046884; Consumed Joules: 369.07; Watts: 61.46; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4957641; Consumed DRAM Joules: 75.85; DRAM Watts: 12.63
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 41e0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.23   0.61    1.15      55 M     73 M    0.25    0.38    0.04    0.05     6216    10447      110     62
   1    1     0.14   0.23   0.60    1.13      59 M     75 M    0.22    0.37    0.04    0.05     2240     9085      108     58
   2    0     0.08   0.71   0.11    0.60    2246 K   3410 K    0.34    0.28    0.00    0.00      112      185       16     61
   3    1     0.08   0.71   0.11    0.60    4345 K   5163 K    0.16    0.26    0.01    0.01      336      113      114     59
   4    0     0.08   0.18   0.41    0.91      57 M     70 M    0.18    0.37    0.08    0.09     4984    10765       21     62
   5    1     0.13   0.23   0.58    1.11      58 M     75 M    0.22    0.36    0.04    0.06     4200     9936       41     59
   6    0     0.05   0.67   0.07    0.60    2059 K   5226 K    0.61    0.23    0.00    0.01        0      202       57     62
   7    1     0.13   0.23   0.58    1.13      64 M     79 M    0.18    0.33    0.05    0.06     5208     9001      171     58
   8    0     0.23   0.31   0.75    1.20      63 M     84 M    0.24    0.36    0.03    0.04     3976    10126      721     61
   9    1     0.05   0.67   0.07    0.60    2272 K   5472 K    0.58    0.23    0.00    0.01      224      142       15     59
  10    0     0.04   0.64   0.07    0.60    4893 K   6007 K    0.19    0.18    0.01    0.01      112       42      239     61
  11    1     0.08   0.19   0.41    0.90      64 M     76 M    0.15    0.33    0.09    0.10     3808     8729       57     59
  12    0     0.17   0.27   0.65    1.20      64 M     81 M    0.20    0.35    0.04    0.05     3248     9843      129     62
  13    1     0.10   0.85   0.12    0.60    6682 K   9139 K    0.27    0.34    0.01    0.01      168      193      166     59
  14    0     0.06   0.17   0.39    0.87      62 M     74 M    0.15    0.34    0.10    0.11     3472    10171      140     62
  15    1     0.17   0.27   0.64    1.20      60 M     78 M    0.23    0.35    0.03    0.04     4760     9087      227     57
  16    0     0.00   0.52   0.00    0.60     178 K    254 K    0.30    0.20    0.01    0.01       56       15        2     63
  17    1     0.05   0.66   0.07    0.60    2201 K   5304 K    0.59    0.22    0.00    0.01       56      119       75     59
  18    0     0.15   0.26   0.57    1.09      63 M     79 M    0.20    0.34    0.04    0.05     5992    11310      252     62
  19    1     0.06   0.16   0.37    0.84      62 M     73 M    0.15    0.33    0.11    0.12     4704     8907       18     60
  20    0     0.04   0.70   0.06    0.60    2401 K   4330 K    0.45    0.25    0.01    0.01       56      159       12     62
  21    1     0.12   0.23   0.55    1.08      62 M     78 M    0.21    0.33    0.05    0.06     4816     9377      316     60
  22    0     0.20   0.29   0.69    1.19      65 M     83 M    0.21    0.34    0.03    0.04     4312    10640      380     62
  23    1     0.14   0.71   0.20    0.61    4872 K   6336 K    0.23    0.47    0.00    0.00      336      450      120     60
  24    0     0.12   0.70   0.18    0.62    7867 K   9243 K    0.15    0.36    0.01    0.01       56       86      291     63
  25    1     0.07   0.17   0.40    0.87      57 M     70 M    0.18    0.37    0.08    0.10     4480     9094       18     60
  26    0     0.13   0.22   0.57    1.11      58 M     75 M    0.22    0.36    0.05    0.06     3640     9608       48     62
  27    1     0.18   0.71   0.25    0.67    8604 K     10 M    0.15    0.49    0.00    0.01      392      238      193     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.29   0.37    1.02     512 M    650 M    0.21    0.35    0.03    0.04    36232    83599     2418     56
 SKT    1     0.11   0.30   0.35    0.94     519 M    649 M    0.20    0.35    0.03    0.04    35728    74471     1639     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.30   0.36    0.98    1032 M   1300 M    0.21    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  100 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.73 %

 C1 core residency: 51.70 %; C3 core residency: 3.38 %; C6 core residency: 8.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.45 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       34 G     34 G   |   36%    36%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    84.48    49.21     310.59      58.97         116.12
 SKT   1    88.25    50.32     308.69      63.16         116.26
---------------------------------------------------------------------------------------------------------------
       *    172.73    99.53     619.27     122.13         116.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 42c5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4166.75 --||-- Mem Ch  0: Reads (MB/s):  4316.21 --|
|--            Writes(MB/s):  2455.08 --||--            Writes(MB/s):  2527.82 --|
|-- Mem Ch  1: Reads (MB/s):  4180.00 --||-- Mem Ch  1: Reads (MB/s):  4318.97 --|
|--            Writes(MB/s):  2456.60 --||--            Writes(MB/s):  2528.04 --|
|-- Mem Ch  2: Reads (MB/s):  4173.91 --||-- Mem Ch  2: Reads (MB/s):  4314.93 --|
|--            Writes(MB/s):  2453.79 --||--            Writes(MB/s):  2523.50 --|
|-- Mem Ch  3: Reads (MB/s):  4191.82 --||-- Mem Ch  3: Reads (MB/s):  4357.03 --|
|--            Writes(MB/s):  2458.10 --||--            Writes(MB/s):  2532.22 --|
|-- NODE 0 Mem Read (MB/s) : 16712.47 --||-- NODE 1 Mem Read (MB/s) : 17307.15 --|
|-- NODE 0 Mem Write(MB/s) :  9823.57 --||-- NODE 1 Mem Write(MB/s) : 10111.58 --|
|-- NODE 0 P. Write (T/s):     158088 --||-- NODE 1 P. Write (T/s):     164587 --|
|-- NODE 0 Memory (MB/s):    26536.04 --||-- NODE 1 Memory (MB/s):    27418.73 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34019.62                --|
            |--                System Write Throughput(MB/s):      19935.15                --|
            |--               System Memory Throughput(MB/s):      53954.77                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 439a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     198 M        24      26 M   237 M    683 K    36    1096 K
 1     198 M        12      27 M   235 M    829 K     0    1209 K
-----------------------------------------------------------------------
 *     397 M        36      54 M   473 M   1513 K    36    2306 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.87        Core1: 17.71        
Core2: 31.59        Core3: 31.81        
Core4: 18.45        Core5: 17.19        
Core6: 36.92        Core7: 19.44        
Core8: 18.83        Core9: 39.95        
Core10: 38.97        Core11: 19.99        
Core12: 18.15        Core13: 39.87        
Core14: 19.54        Core15: 19.43        
Core16: 38.10        Core17: 29.56        
Core18: 20.58        Core19: 20.14        
Core20: 28.94        Core21: 18.16        
Core22: 17.64        Core23: 23.49        
Core24: 26.54        Core25: 17.89        
Core26: 17.53        Core27: 24.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.70
Socket1: 19.03
DDR read Latency(ns)
Socket0: 661.49
Socket1: 646.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.99        Core1: 17.14        
Core2: 30.75        Core3: 31.85        
Core4: 18.14        Core5: 17.58        
Core6: 36.93        Core7: 19.52        
Core8: 18.84        Core9: 36.83        
Core10: 38.58        Core11: 20.07        
Core12: 18.11        Core13: 40.27        
Core14: 20.07        Core15: 19.53        
Core16: 41.06        Core17: 30.32        
Core18: 20.63        Core19: 20.15        
Core20: 30.72        Core21: 18.17        
Core22: 17.51        Core23: 22.85        
Core24: 27.06        Core25: 17.98        
Core26: 17.04        Core27: 24.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.65
Socket1: 19.04
DDR read Latency(ns)
Socket0: 667.35
Socket1: 646.35
irq_total: 476878.436894261
cpu_total: 31.93
cpu_0: 53.86
cpu_1: 50.27
cpu_2: 16.89
cpu_3: 10.11
cpu_4: 47.54
cpu_5: 49.27
cpu_6: 8.38
cpu_7: 57.31
cpu_8: 56.78
cpu_9: 0.20
cpu_10: 1.53
cpu_11: 46.54
cpu_12: 48.94
cpu_13: 0.13
cpu_14: 44.48
cpu_15: 46.21
cpu_16: 0.47
cpu_17: 17.09
cpu_18: 43.68
cpu_19: 42.82
cpu_20: 0.80
cpu_21: 45.08
cpu_22: 52.53
cpu_23: 17.69
cpu_24: 14.76
cpu_25: 49.34
cpu_26: 48.40
cpu_27: 23.27
enp130s0f0_rx_bytes: 3275995
enp130s0f1_rx_bytes: 4475820
enp4s0f0_rx_bytes: 3607585
enp4s0f1_rx_bytes: 2824499
Total_rx_bytes: 14183899
enp130s0f0_tx_bytes: 6553367881
enp130s0f1_tx_bytes: 5955376184
enp4s0f0_tx_bytes: 5948818760
enp4s0f1_tx_bytes: 6580329052
Total_tx_bytes: 25037891877
enp130s0f0_rx_packets: 49636
enp130s0f1_rx_packets: 67815
enp4s0f0_rx_packets: 54660
enp4s0f1_rx_packets: 42795
Total_rx_packets: 214906
enp130s0f0_tx_packets_phy: 727023
enp130s0f1_tx_packets_phy: 660677
enp4s0f0_tx_packets_phy: 659948
enp4s0f1_tx_packets_phy: 730013
Total_tx_packets_phy: 2777661
enp130s0f0_rx_packets_phy: 50849
enp130s0f1_rx_packets_phy: 74594
enp4s0f0_rx_packets_phy: 56361
enp4s0f1_rx_packets_phy: 43204
Total_rx_packets_phy: 225008
enp130s0f0_tx_packets: 727021
enp130s0f1_tx_packets: 660683
enp4s0f0_tx_packets: 659953
enp4s0f1_tx_packets: 730017
Total_tx_packets: 2777674
enp130s0f0_rx_bytes_phy: 3552189
enp130s0f1_rx_bytes_phy: 5180928
enp4s0f0_rx_bytes_phy: 3935124
enp4s0f1_rx_bytes_phy: 3021916
Total_rx_bytes_phy: 15690157
enp130s0f0_tx_bytes_phy: 6556299466
enp130s0f1_tx_bytes_phy: 5957967991
enp4s0f0_tx_bytes_phy: 5951413117
enp4s0f1_tx_bytes_phy: 6583217299
Total_tx_bytes_phy: 25048897873


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.03        Core1: 17.98        
Core2: 32.30        Core3: 31.72        
Core4: 18.48        Core5: 17.37        
Core6: 38.20        Core7: 19.24        
Core8: 19.23        Core9: 37.30        
Core10: 36.43        Core11: 19.96        
Core12: 18.29        Core13: 39.10        
Core14: 20.38        Core15: 19.67        
Core16: 34.77        Core17: 29.29        
Core18: 21.06        Core19: 20.25        
Core20: 28.48        Core21: 18.18        
Core22: 17.74        Core23: 23.93        
Core24: 24.86        Core25: 17.78        
Core26: 17.39        Core27: 24.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.78
Socket1: 19.10
DDR read Latency(ns)
Socket0: 651.13
Socket1: 652.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.83        Core1: 17.59        
Core2: 31.22        Core3: 31.20        
Core4: 18.71        Core5: 17.16        
Core6: 38.26        Core7: 19.46        
Core8: 19.03        Core9: 38.32        
Core10: 40.31        Core11: 19.92        
Core12: 18.09        Core13: 37.40        
Core14: 20.13        Core15: 19.51        
Core16: 34.04        Core17: 29.21        
Core18: 20.79        Core19: 20.11        
Core20: 32.15        Core21: 18.30        
Core22: 17.56        Core23: 22.01        
Core24: 26.47        Core25: 18.25        
Core26: 17.50        Core27: 24.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.81
Socket1: 19.06
DDR read Latency(ns)
Socket0: 661.98
Socket1: 647.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.82        Core1: 17.82        
Core2: 31.43        Core3: 32.14        
Core4: 18.51        Core5: 17.03        
Core6: 35.83        Core7: 19.57        
Core8: 18.73        Core9: 38.43        
Core10: 37.77        Core11: 19.73        
Core12: 18.13        Core13: 41.14        
Core14: 19.94        Core15: 19.34        
Core16: 38.81        Core17: 30.73        
Core18: 20.31        Core19: 20.06        
Core20: 29.68        Core21: 18.30        
Core22: 17.32        Core23: 22.17        
Core24: 26.77        Core25: 18.02        
Core26: 17.42        Core27: 24.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.65
Socket1: 19.01
DDR read Latency(ns)
Socket0: 670.71
Socket1: 642.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.96        Core1: 17.64        
Core2: 32.13        Core3: 32.12        
Core4: 18.80        Core5: 16.82        
Core6: 35.08        Core7: 19.45        
Core8: 18.94        Core9: 38.48        
Core10: 36.81        Core11: 20.09        
Core12: 17.99        Core13: 36.66        
Core14: 20.09        Core15: 19.81        
Core16: 32.65        Core17: 29.64        
Core18: 20.77        Core19: 20.37        
Core20: 32.24        Core21: 17.91        
Core22: 17.41        Core23: 23.38        
Core24: 27.04        Core25: 17.91        
Core26: 17.69        Core27: 23.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.82
Socket1: 19.01
DDR read Latency(ns)
Socket0: 664.07
Socket1: 640.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17722
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414916158; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414940002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207534342; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207534342; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207529919; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207529919; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207538009; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207538009; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207533802; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207533802; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006374524; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6053473; Consumed Joules: 369.47; Watts: 61.53; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4641015; Consumed DRAM Joules: 71.01; DRAM Watts: 11.82
S1P0; QPIClocks: 14415207938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415210850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207662757; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207662757; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207666640; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207666640; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207663861; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207663861; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207664845; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207664845; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006406124; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5927486; Consumed Joules: 361.79; Watts: 60.25; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4951438; Consumed DRAM Joules: 75.76; DRAM Watts: 12.62
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 460c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.17   0.25   0.67    1.20      56 M     76 M    0.27    0.38    0.03    0.04     2184    12955      134     62
   1    1     0.14   0.23   0.62    1.15      58 M     75 M    0.23    0.38    0.04    0.05     3976     8991       51     59
   2    0     0.13   0.72   0.18    0.63    6572 K   8608 K    0.24    0.38    0.00    0.01      112      212      180     61
   3    1     0.08   0.71   0.11    0.60    4444 K   5168 K    0.14    0.28    0.01    0.01        0      112      163     59
   4    0     0.11   0.24   0.47    0.96      57 M     74 M    0.22    0.35    0.05    0.07     3584    13752       59     62
   5    1     0.14   0.23   0.59    1.13      58 M     74 M    0.22    0.37    0.04    0.05     4872     9573       95     59
   6    0     0.05   0.67   0.08    0.60    5056 K   6375 K    0.21    0.22    0.01    0.01      280       48      172     62
   7    1     0.21   0.29   0.73    1.20      68 M     86 M    0.21    0.33    0.03    0.04     4256     8429      399     58
   8    0     0.22   0.30   0.74    1.20      66 M     85 M    0.22    0.35    0.03    0.04     3528    13421      770     61
   9    1     0.00   0.30   0.00    0.60      77 K    108 K    0.29    0.08    0.02    0.03        0        1        4     59
  10    0     0.01   0.55   0.01    0.60     400 K    527 K    0.24    0.13    0.01    0.01      336       58        7     61
  11    1     0.10   0.23   0.45    0.93      66 M     81 M    0.18    0.31    0.06    0.08     3808     8042      142     58
  12    0     0.17   0.27   0.64    1.20      62 M     79 M    0.21    0.35    0.04    0.05     5320    12989      194     62
  13    1     0.00   0.40   0.00    0.60      46 K     62 K    0.25    0.13    0.02    0.02        0        4        3     58
  14    0     0.08   0.20   0.41    0.90      62 M     74 M    0.15    0.33    0.08    0.09     4088    12677      160     62
  15    1     0.11   0.25   0.44    0.92      60 M     74 M    0.20    0.34    0.05    0.07     3584     8549       39     58
  16    0     0.00   0.57   0.00    0.60     140 K    184 K    0.24    0.21    0.01    0.01      224        9        2     63
  17    1     0.12   0.85   0.14    0.60    7543 K     10 M    0.27    0.29    0.01    0.01      168      131      356     59
  18    0     0.06   0.17   0.39    0.86      65 M     76 M    0.15    0.32    0.10    0.12     5712    15239        2     63
  19    1     0.06   0.17   0.37    0.84      62 M     73 M    0.16    0.33    0.10    0.12     3976     9302       17     60
  20    0     0.00   0.67   0.00    0.60     149 K    220 K    0.32    0.28    0.00    0.01        0       13        2     62
  21    1     0.07   0.17   0.41    0.88      59 M     71 M    0.18    0.36    0.09    0.11     3920     9181       24     60
  22    0     0.15   0.24   0.64    1.20      60 M     78 M    0.23    0.35    0.04    0.05     5432    14108      201     62
  23    1     0.14   0.72   0.19    0.60    4942 K   6319 K    0.22    0.46    0.00    0.00      224      481      111     61
  24    0     0.11   0.75   0.14    0.60    4905 K   6769 K    0.28    0.33    0.00    0.01      224      232      613     63
  25    1     0.11   0.21   0.53    1.05      59 M     75 M    0.21    0.35    0.05    0.07     4816     8629      302     60
  26    0     0.13   0.23   0.57    1.12      57 M     74 M    0.23    0.37    0.04    0.06     4256    13104       48     62
  27    1     0.17   0.73   0.24    0.66    8435 K   9954 K    0.15    0.49    0.00    0.01      112       88      279     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.28   0.35    1.02     506 M    642 M    0.21    0.35    0.04    0.05    35280   108817     2544     55
 SKT    1     0.10   0.30   0.34    0.94     517 M    646 M    0.20    0.35    0.04    0.04    33712    71513     1985     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.29   0.35    0.98    1024 M   1288 M    0.20    0.35    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.61 %

 C1 core residency: 49.25 %; C3 core residency: 1.55 %; C6 core residency: 13.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       34 G     34 G   |   36%    36%   
 SKT    1       34 G     34 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    83.82    49.27     309.26      59.08         115.96
 SKT   1    86.91    50.64     303.79      63.00         116.21
---------------------------------------------------------------------------------------------------------------
       *    170.73    99.91     613.05     122.08         116.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 46f1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4428.83 --||-- Mem Ch  0: Reads (MB/s):  4390.42 --|
|--            Writes(MB/s):  2501.76 --||--            Writes(MB/s):  2469.68 --|
|-- Mem Ch  1: Reads (MB/s):  4445.69 --||-- Mem Ch  1: Reads (MB/s):  4384.12 --|
|--            Writes(MB/s):  2506.34 --||--            Writes(MB/s):  2467.03 --|
|-- Mem Ch  2: Reads (MB/s):  4429.44 --||-- Mem Ch  2: Reads (MB/s):  4389.12 --|
|--            Writes(MB/s):  2500.67 --||--            Writes(MB/s):  2467.47 --|
|-- Mem Ch  3: Reads (MB/s):  4458.64 --||-- Mem Ch  3: Reads (MB/s):  4424.54 --|
|--            Writes(MB/s):  2505.20 --||--            Writes(MB/s):  2477.77 --|
|-- NODE 0 Mem Read (MB/s) : 17762.60 --||-- NODE 1 Mem Read (MB/s) : 17588.20 --|
|-- NODE 0 Mem Write(MB/s) : 10013.97 --||-- NODE 1 Mem Write(MB/s) :  9881.95 --|
|-- NODE 0 P. Write (T/s):     162389 --||-- NODE 1 P. Write (T/s):     164211 --|
|-- NODE 0 Memory (MB/s):    27776.57 --||-- NODE 1 Memory (MB/s):    27470.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35350.80                --|
            |--                System Write Throughput(MB/s):      19895.92                --|
            |--               System Memory Throughput(MB/s):      55246.72                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 47c6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     198 M       108      28 M   238 M   1086 K     0    1210 K
 1     198 M        12      32 M   241 M    727 K     0    1161 K
-----------------------------------------------------------------------
 *     396 M       120      60 M   480 M   1814 K     0    2372 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.70        Core1: 17.08        
Core2: 32.52        Core3: 30.63        
Core4: 17.72        Core5: 18.37        
Core6: 36.70        Core7: 18.95        
Core8: 18.05        Core9: 25.96        
Core10: 25.99        Core11: 20.30        
Core12: 18.47        Core13: 26.78        
Core14: 19.84        Core15: 18.78        
Core16: 40.12        Core17: 38.13        
Core18: 18.53        Core19: 19.84        
Core20: 33.21        Core21: 18.72        
Core22: 18.41        Core23: 21.85        
Core24: 36.27        Core25: 19.18        
Core26: 19.56        Core27: 22.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.84
Socket1: 19.09
DDR read Latency(ns)
Socket0: 611.85
Socket1: 640.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.58        Core1: 15.18        
Core2: 31.38        Core3: 30.76        
Core4: 20.60        Core5: 16.75        
Core6: 29.51        Core7: 19.09        
Core8: 17.16        Core9: 26.33        
Core10: 26.05        Core11: 21.47        
Core12: 18.17        Core13: 26.99        
Core14: 19.07        Core15: 19.49        
Core16: 31.80        Core17: 44.50        
Core18: 17.94        Core19: 20.52        
Core20: 23.39        Core21: 19.56        
Core22: 17.58        Core23: 22.16        
Core24: 35.94        Core25: 19.89        
Core26: 17.93        Core27: 21.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 19.00
DDR read Latency(ns)
Socket0: 640.04
Socket1: 604.87
irq_total: 513795.910453889
cpu_total: 32.71
cpu_0: 49.20
cpu_1: 50.40
cpu_2: 16.42
cpu_3: 10.24
cpu_4: 48.27
cpu_5: 55.78
cpu_6: 17.15
cpu_7: 55.85
cpu_8: 51.46
cpu_9: 6.91
cpu_10: 9.84
cpu_11: 47.34
cpu_12: 51.60
cpu_13: 8.31
cpu_14: 45.21
cpu_15: 45.55
cpu_16: 0.27
cpu_17: 0.20
cpu_18: 53.72
cpu_19: 47.67
cpu_20: 1.99
cpu_21: 48.94
cpu_22: 45.55
cpu_23: 19.35
cpu_24: 10.31
cpu_25: 44.15
cpu_26: 56.25
cpu_27: 18.15
enp130s0f0_tx_bytes_phy: 6391140256
enp130s0f1_tx_bytes_phy: 6121385493
enp4s0f0_tx_bytes_phy: 6025351438
enp4s0f1_tx_bytes_phy: 6540229472
Total_tx_bytes_phy: 25078106659
enp130s0f0_tx_packets: 708715
enp130s0f1_tx_packets: 678786
enp4s0f0_tx_packets: 668156
enp4s0f1_tx_packets: 725247
Total_tx_packets: 2780904
enp130s0f0_tx_packets_phy: 708709
enp130s0f1_tx_packets_phy: 678796
enp4s0f0_tx_packets_phy: 668159
enp4s0f1_tx_packets_phy: 725248
Total_tx_packets_phy: 2780912
enp130s0f0_rx_bytes_phy: 3533323
enp130s0f1_rx_bytes_phy: 3344727
enp4s0f0_rx_bytes_phy: 8535321
enp4s0f1_rx_bytes_phy: 4421923
Total_rx_bytes_phy: 19835294
enp130s0f0_rx_packets: 50208
enp130s0f1_rx_packets: 45265
enp4s0f0_rx_packets: 121661
enp4s0f1_rx_packets: 63139
Total_rx_packets: 280273
enp130s0f0_rx_bytes: 3313745
enp130s0f1_rx_bytes: 2987502
enp4s0f0_rx_bytes: 8029688
enp4s0f1_rx_bytes: 4167202
Total_rx_bytes: 18498137
enp130s0f0_rx_packets_phy: 50501
enp130s0f1_rx_packets_phy: 48017
enp4s0f0_rx_packets_phy: 121958
enp4s0f1_rx_packets_phy: 63173
Total_rx_packets_phy: 283649
enp130s0f0_tx_bytes: 6388361149
enp130s0f1_tx_bytes: 6118579839
enp4s0f0_tx_bytes: 6022653218
enp4s0f1_tx_bytes: 6537322673
Total_tx_bytes: 25066916879


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.11        Core1: 16.25        
Core2: 33.53        Core3: 30.03        
Core4: 18.65        Core5: 18.14        
Core6: 37.36        Core7: 18.98        
Core8: 17.94        Core9: 26.28        
Core10: 26.09        Core11: 20.58        
Core12: 18.49        Core13: 26.36        
Core14: 19.61        Core15: 19.18        
Core16: 32.49        Core17: 37.35        
Core18: 18.93        Core19: 19.65        
Core20: 28.80        Core21: 18.86        
Core22: 18.46        Core23: 20.74        
Core24: 36.41        Core25: 19.36        
Core26: 18.87        Core27: 20.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 19.01
DDR read Latency(ns)
Socket0: 620.14
Socket1: 638.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.54        Core1: 16.41        
Core2: 34.54        Core3: 30.58        
Core4: 18.31        Core5: 18.00        
Core6: 36.72        Core7: 18.70        
Core8: 17.67        Core9: 26.25        
Core10: 25.93        Core11: 20.48        
Core12: 17.96        Core13: 26.97        
Core14: 19.29        Core15: 19.19        
Core16: 29.91        Core17: 43.77        
Core18: 18.84        Core19: 19.78        
Core20: 27.47        Core21: 18.96        
Core22: 18.25        Core23: 21.96        
Core24: 36.23        Core25: 19.46        
Core26: 18.52        Core27: 20.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 19.02
DDR read Latency(ns)
Socket0: 642.50
Socket1: 636.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.81        Core1: 17.97        
Core2: 32.56        Core3: 30.81        
Core4: 18.49        Core5: 16.97        
Core6: 33.23        Core7: 18.88        
Core8: 18.25        Core9: 26.18        
Core10: 25.90        Core11: 20.39        
Core12: 18.56        Core13: 26.98        
Core14: 19.45        Core15: 19.36        
Core16: 32.32        Core17: 38.05        
Core18: 18.89        Core19: 19.87        
Core20: 26.53        Core21: 19.18        
Core22: 18.30        Core23: 22.14        
Core24: 35.91        Core25: 19.60        
Core26: 18.66        Core27: 20.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.85
Socket1: 19.16
DDR read Latency(ns)
Socket0: 621.79
Socket1: 626.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.81        Core1: 16.65        
Core2: 32.41        Core3: 30.96        
Core4: 19.77        Core5: 16.74        
Core6: 30.36        Core7: 19.11        
Core8: 17.68        Core9: 26.34        
Core10: 25.71        Core11: 20.80        
Core12: 18.24        Core13: 26.93        
Core14: 18.94        Core15: 19.61        
Core16: 33.18        Core17: 34.33        
Core18: 18.47        Core19: 20.17        
Core20: 26.78        Core21: 19.01        
Core22: 17.84        Core23: 22.29        
Core24: 35.94        Core25: 19.91        
Core26: 18.29        Core27: 21.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.79
Socket1: 19.10
DDR read Latency(ns)
Socket0: 638.17
Socket1: 615.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18792
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413252510; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413258098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206699652; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206699652; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206702169; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206702169; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206696113; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206696113; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206698362; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206698362; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005589275; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6110691; Consumed Joules: 372.97; Watts: 62.10; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 4715721; Consumed DRAM Joules: 72.15; DRAM Watts: 12.01
S1P0; QPIClocks: 14413342090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413345922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206726649; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206726649; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206727218; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206727218; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206733795; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206733795; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206735610; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206735610; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005624481; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6049484; Consumed Joules: 369.23; Watts: 61.48; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4933342; Consumed DRAM Joules: 75.48; DRAM Watts: 12.57
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a3a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.23   0.55    1.09      57 M     73 M    0.23    0.36    0.04    0.06     3696    12165      121     62
   1    1     0.14   0.23   0.60    1.13      55 M     73 M    0.24    0.39    0.04    0.05     4816     7434       70     59
   2    0     0.12   0.80   0.15    0.62    6301 K   8092 K    0.22    0.28    0.01    0.01      168      106      116     61
   3    1     0.08   0.71   0.11    0.60    4515 K   5206 K    0.13    0.28    0.01    0.01        0      101      164     59
   4    0     0.12   0.25   0.48    1.00      58 M     74 M    0.22    0.36    0.05    0.06     6048    12739       21     62
   5    1     0.18   0.26   0.70    1.19      59 M     79 M    0.25    0.37    0.03    0.04     4816     7503      509     59
   6    0     0.10   0.73   0.13    0.61    9428 K     11 M    0.14    0.22    0.01    0.01      168       51      311     62
   7    1     0.19   0.27   0.71    1.20      65 M     84 M    0.22    0.35    0.04    0.05     5656     7626      225     58
   8    0     0.18   0.28   0.66    1.19      59 M     77 M    0.23    0.37    0.03    0.04     4088    12104      493     61
   9    1     0.04   0.58   0.07    0.61    2283 K   5386 K    0.58    0.23    0.01    0.01        0      112       28     59
  10    0     0.08   0.83   0.09    0.60    2617 K   5274 K    0.50    0.30    0.00    0.01      168      111      152     61
  11    1     0.12   0.24   0.48    1.01      65 M     79 M    0.18    0.32    0.06    0.07     3248     6924      159     58
  12    0     0.19   0.29   0.68    1.20      64 M     81 M    0.21    0.36    0.03    0.04     4088    12579       68     61
  13    1     0.05   0.67   0.08    0.60    2407 K   6224 K    0.61    0.16    0.00    0.01      168      181       24     58
  14    0     0.08   0.19   0.42    0.90      64 M     76 M    0.16    0.34    0.08    0.10     4648    12155      162     62
  15    1     0.10   0.24   0.42    0.90      57 M     72 M    0.20    0.35    0.06    0.07     4256     6800       89     58
  16    0     0.00   0.30   0.00    0.60     128 K    192 K    0.33    0.09    0.02    0.03       56       17        0     62
  17    1     0.00   0.30   0.00    0.60      72 K    102 K    0.29    0.09    0.02    0.03       56        2        2     59
  18    0     0.19   0.29   0.65    1.17      65 M     84 M    0.22    0.34    0.03    0.04     4704    13942       10     62
  19    1     0.10   0.22   0.46    0.95      62 M     76 M    0.19    0.34    0.06    0.07     3976     6901      267     60
  20    0     0.01   0.67   0.02    0.60     686 K    950 K    0.28    0.34    0.00    0.01        0       48        8     63
  21    1     0.11   0.23   0.49    0.97      59 M     75 M    0.21    0.35    0.05    0.07     4032     7546      220     60
  22    0     0.07   0.16   0.42    0.90      60 M     73 M    0.17    0.36    0.09    0.11     3304    12913      259     63
  23    1     0.14   0.70   0.20    0.61    4864 K   6283 K    0.23    0.48    0.00    0.00      224      335      141     61
  24    0     0.08   0.62   0.13    0.64    4554 K   5357 K    0.15    0.17    0.01    0.01        0       65      151     63
  25    1     0.07   0.17   0.39    0.86      61 M     73 M    0.17    0.35    0.09    0.11     4424     7258       87     60
  26    0     0.20   0.28   0.71    1.20      65 M     85 M    0.23    0.35    0.03    0.04     5320    11803      466     61
  27    1     0.14   0.71   0.20    0.60    4540 K   5930 K    0.23    0.48    0.00    0.00        0      101      118     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.30   0.36    1.01     519 M    657 M    0.21    0.35    0.03    0.04    36456   100798     2338     55
 SKT    1     0.10   0.30   0.35    0.95     505 M    643 M    0.21    0.35    0.03    0.04    35672    58824     2103     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.30   0.36    0.98    1025 M   1301 M    0.21    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:  100 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.55 %

 C1 core residency: 51.73 %; C3 core residency: 2.12 %; C6 core residency: 9.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       35 G     35 G   |   36%    36%   
 SKT    1       35 G     35 G   |   36%    37%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  141 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    88.31    50.08     311.51      60.07         115.72
 SKT   1    87.21    48.64     308.53      62.57         116.46
---------------------------------------------------------------------------------------------------------------
       *    175.51    98.72     620.03     122.64         116.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.

perl: warning: Please check that your locale settings:
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LANGUAGE = "en_US:en,",
 ($Format:%ci ID=%h$)	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",

	LC_ADDRESS = "he_IL.UTF-8",

	LC_MONETARY = "he_IL.UTF-8",
 This utility measures memory bandwidth per channel or per DIMM rank in real-time	LC_NUMERIC = "C",

	LC_TELEPHONE = "he_IL.UTF-8",

	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
 Watt; Package maximum power: 210STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b1e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4266.71 --||-- Mem Ch  0: Reads (MB/s):  4537.86 --|
|--            Writes(MB/s):  2449.46 --||--            Writes(MB/s):  2584.79 --|
|-- Mem Ch  1: Reads (MB/s):  4267.89 --||-- Mem Ch  1: Reads (MB/s):  4538.00 --|
|--            Writes(MB/s):  2456.82 --||--            Writes(MB/s):  2586.54 --|
|-- Mem Ch  2: Reads (MB/s):  4260.00 --||-- Mem Ch  2: Reads (MB/s):  4538.49 --|
|--            Writes(MB/s):  2451.68 --||--            Writes(MB/s):  2584.48 --|
|-- Mem Ch  3: Reads (MB/s):  4280.88 --||-- Mem Ch  3: Reads (MB/s):  4578.90 --|
|--            Writes(MB/s):  2458.63 --||--            Writes(MB/s):  2594.27 --|
|-- NODE 0 Mem Read (MB/s) : 17075.47 --||-- NODE 1 Mem Read (MB/s) : 18193.26 --|
|-- NODE 0 Mem Write(MB/s) :  9816.59 --||-- NODE 1 Mem Write(MB/s) : 10350.08 --|
|-- NODE 0 P. Write (T/s):     163944 --||-- NODE 1 P. Write (T/s):     167458 --|
|-- NODE 0 Memory (MB/s):    26892.06 --||-- NODE 1 Memory (MB/s):    28543.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35268.73                --|
            |--                System Write Throughput(MB/s):      20166.67                --|
            |--               System Memory Throughput(MB/s):      55435.40                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4bf5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     197 M        72      31 M   235 M    925 K     0    1091 K
 1     197 M         0      31 M   240 M    850 K     0    1210 K
-----------------------------------------------------------------------
 *     395 M        72      62 M   475 M   1776 K     0    2301 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.14        Core1: 16.07        
Core2: 21.57        Core3: 33.45        
Core4: 17.49        Core5: 18.73        
Core6: 38.44        Core7: 19.87        
Core8: 18.92        Core9: 30.52        
Core10: 43.02        Core11: 20.06        
Core12: 18.60        Core13: 43.26        
Core14: 19.44        Core15: 20.78        
Core16: 36.27        Core17: 39.30        
Core18: 19.92        Core19: 20.27        
Core20: 32.68        Core21: 19.06        
Core22: 18.22        Core23: 21.97        
Core24: 40.21        Core25: 19.78        
Core26: 17.93        Core27: 22.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 19.55
DDR read Latency(ns)
Socket0: 645.15
Socket1: 605.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.81        Core1: 16.23        
Core2: 21.07        Core3: 32.87        
Core4: 17.54        Core5: 18.83        
Core6: 39.86        Core7: 19.86        
Core8: 18.75        Core9: 30.39        
Core10: 40.02        Core11: 20.20        
Core12: 18.91        Core13: 37.48        
Core14: 19.37        Core15: 20.74        
Core16: 35.86        Core17: 42.66        
Core18: 19.86        Core19: 20.70        
Core20: 32.28        Core21: 18.77        
Core22: 18.22        Core23: 21.52        
Core24: 39.76        Core25: 19.83        
Core26: 17.99        Core27: 20.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 19.60
DDR read Latency(ns)
Socket0: 638.20
Socket1: 608.32
irq_total: 491743.167709919
cpu_total: 33.10
cpu_0: 47.14
cpu_1: 60.97
cpu_2: 17.89
cpu_3: 19.15
cpu_4: 46.68
cpu_5: 51.86
cpu_6: 0.47
cpu_7: 58.31
cpu_8: 61.77
cpu_9: 16.42
cpu_10: 0.20
cpu_11: 44.08
cpu_12: 51.13
cpu_13: 0.13
cpu_14: 47.47
cpu_15: 45.81
cpu_16: 8.44
cpu_17: 0.07
cpu_18: 44.68
cpu_19: 44.41
cpu_20: 18.82
cpu_21: 43.48
cpu_22: 46.88
cpu_23: 18.15
cpu_24: 9.71
cpu_25: 48.87
cpu_26: 55.12
cpu_27: 18.82
enp130s0f0_rx_packets_phy: 67102
enp130s0f1_rx_packets_phy: 76582
enp4s0f0_rx_packets_phy: 67733
enp4s0f1_rx_packets_phy: 111300
Total_rx_packets_phy: 322717
enp130s0f0_tx_bytes_phy: 6389453661
enp130s0f1_tx_bytes_phy: 6056517019
enp4s0f0_tx_bytes_phy: 5958897001
enp4s0f1_tx_bytes_phy: 6461017934
Total_tx_bytes_phy: 24865885615
enp130s0f0_rx_bytes_phy: 4695395
enp130s0f1_rx_bytes_phy: 5339614
enp4s0f0_rx_bytes_phy: 4739325
enp4s0f1_rx_bytes_phy: 7790891
Total_rx_bytes_phy: 22565225
enp130s0f0_tx_packets: 708528
enp130s0f1_tx_packets: 671596
enp4s0f0_tx_packets: 660801
enp4s0f1_tx_packets: 716461
Total_tx_packets: 2757386
enp130s0f0_rx_packets: 66808
enp130s0f1_rx_packets: 73058
enp4s0f0_rx_packets: 67395
enp4s0f1_rx_packets: 111271
Total_rx_packets: 318532
enp130s0f0_tx_packets_phy: 708522
enp130s0f1_tx_packets_phy: 671602
enp4s0f0_tx_packets_phy: 660779
enp4s0f1_tx_packets_phy: 716463
Total_tx_packets_phy: 2757366
enp130s0f0_tx_bytes: 6386679251
enp130s0f1_tx_bytes: 6053768910
enp4s0f0_tx_bytes: 5956445960
enp4s0f1_tx_bytes: 6458131268
Total_tx_bytes: 24855025389
enp130s0f0_rx_bytes: 4409347
enp130s0f1_rx_bytes: 4821829
enp4s0f0_rx_bytes: 4448130
enp4s0f1_rx_bytes: 7343896
Total_rx_bytes: 21023202


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.17        Core1: 16.13        
Core2: 22.17        Core3: 32.04        
Core4: 17.62        Core5: 18.61        
Core6: 30.61        Core7: 19.88        
Core8: 19.01        Core9: 30.47        
Core10: 41.44        Core11: 20.19        
Core12: 18.47        Core13: 31.98        
Core14: 19.41        Core15: 21.22        
Core16: 36.32        Core17: 41.45        
Core18: 20.02        Core19: 20.16        
Core20: 32.16        Core21: 18.88        
Core22: 18.13        Core23: 20.68        
Core24: 39.94        Core25: 19.68        
Core26: 17.83        Core27: 21.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.05
Socket1: 19.54
DDR read Latency(ns)
Socket0: 652.68
Socket1: 607.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.04        Core1: 16.34        
Core2: 24.82        Core3: 32.22        
Core4: 17.34        Core5: 18.59        
Core6: 40.40        Core7: 19.56        
Core8: 19.35        Core9: 30.46        
Core10: 42.96        Core11: 19.82        
Core12: 18.09        Core13: 41.59        
Core14: 19.26        Core15: 20.87        
Core16: 36.27        Core17: 42.96        
Core18: 19.63        Core19: 20.30        
Core20: 31.94        Core21: 19.21        
Core22: 18.13        Core23: 20.90        
Core24: 39.61        Core25: 19.87        
Core26: 17.79        Core27: 21.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 19.53
DDR read Latency(ns)
Socket0: 666.99
Socket1: 599.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.18        Core1: 16.25        
Core2: 23.47        Core3: 31.97        
Core4: 17.55        Core5: 18.50        
Core6: 39.12        Core7: 19.86        
Core8: 18.96        Core9: 30.41        
Core10: 47.20        Core11: 20.29        
Core12: 17.99        Core13: 37.49        
Core14: 19.23        Core15: 20.73        
Core16: 36.32        Core17: 44.99        
Core18: 19.91        Core19: 20.29        
Core20: 31.21        Core21: 18.90        
Core22: 18.25        Core23: 20.74        
Core24: 38.77        Core25: 19.85        
Core26: 17.82        Core27: 20.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 19.53
DDR read Latency(ns)
Socket0: 669.76
Socket1: 602.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.31        Core1: 16.25        
Core2: 21.78        Core3: 32.27        
Core4: 17.33        Core5: 18.45        
Core6: 39.02        Core7: 20.13        
Core8: 18.62        Core9: 30.46        
Core10: 42.83        Core11: 20.21        
Core12: 18.59        Core13: 35.46        
Core14: 19.18        Core15: 20.75        
Core16: 36.23        Core17: 49.11        
Core18: 19.78        Core19: 20.16        
Core20: 32.07        Core21: 18.82        
Core22: 18.31        Core23: 20.92        
Core24: 39.01        Core25: 19.97        
Core26: 18.02        Core27: 20.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 19.55
DDR read Latency(ns)
Socket0: 654.43
Socket1: 607.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19862
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417098198; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417102386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208620648; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208620648; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208614371; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208614371; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208613995; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208613995; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208613599; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208613599; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007221711; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5970632; Consumed Joules: 364.42; Watts: 60.68; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4653312; Consumed DRAM Joules: 71.20; DRAM Watts: 11.85
S1P0; QPIClocks: 14417251962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417257022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208684104; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208684104; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208688658; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208688658; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208688815; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208688815; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208689435; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208689435; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007255690; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5973327; Consumed Joules: 364.58; Watts: 60.70; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5008572; Consumed DRAM Joules: 76.63; DRAM Watts: 12.76
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4e68
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.24   0.53    1.06      58 M     73 M    0.20    0.34    0.05    0.06     3920    10511      141     62
   1    1     0.22   0.29   0.76    1.20      58 M     81 M    0.29    0.39    0.03    0.04     4760     9996      201     58
   2    0     0.15   0.81   0.18    0.64    4256 K   7085 K    0.40    0.41    0.00    0.00      448      271      258     61
   3    1     0.13   0.76   0.18    0.60    8501 K   9239 K    0.08    0.36    0.01    0.01      168       31      216     59
   4    0     0.11   0.22   0.47    0.99      52 M     69 M    0.24    0.39    0.05    0.07     2128    11347       12     63
   5    1     0.15   0.24   0.64    1.19      63 M     80 M    0.21    0.34    0.04    0.05     5600     9923      104     59
   6    0     0.00   0.25   0.00    0.60     233 K    360 K    0.35    0.08    0.02    0.03        0       13        0     62
   7    1     0.22   0.30   0.74    1.20      70 M     88 M    0.21    0.33    0.03    0.04     4368     9487      171     58
   8    0     0.26   0.34   0.78    1.20      66 M     85 M    0.23    0.38    0.02    0.03     5040    10820      913     61
   9    1     0.11   0.86   0.12    0.60    6942 K   9349 K    0.26    0.33    0.01    0.01      280      227      135     59
  10    0     0.00   0.29   0.00    0.60     146 K    198 K    0.26    0.16    0.03    0.03       56       13        4     62
  11    1     0.06   0.16   0.39    0.87      65 M     77 M    0.15    0.33    0.10    0.12     4424     9605       35     59
  12    0     0.18   0.27   0.67    1.20      63 M     79 M    0.21    0.36    0.03    0.04     4480    10765      165     62
  13    1     0.00   0.28   0.00    0.60      96 K    139 K    0.31    0.09    0.02    0.03      112       12        7     59
  14    0     0.11   0.23   0.48    0.97      61 M     77 M    0.20    0.34    0.06    0.07     3976    10713      134     62
  15    1     0.10   0.24   0.43    0.91      64 M     79 M    0.19    0.31    0.06    0.08     3864     9907       71     58
  16    0     0.05   0.63   0.07    0.60    4349 K   6040 K    0.28    0.20    0.01    0.01       56       58      220     62
  17    1     0.00   0.27   0.00    0.60      42 K     60 K    0.31    0.07    0.02    0.03       56        1        1     60
  18    0     0.07   0.17   0.40    0.88      63 M     74 M    0.16    0.33    0.09    0.11     5432    12709        3     63
  19    1     0.07   0.17   0.39    0.86      62 M     74 M    0.17    0.33    0.09    0.11     3360     9581       16     60
  20    0     0.12   0.91   0.14    0.62    7989 K     11 M    0.28    0.21    0.01    0.01      224      183      179     63
  21    1     0.06   0.17   0.38    0.85      58 M     69 M    0.17    0.36    0.09    0.11     4200     9365       16     61
  22    0     0.08   0.17   0.44    0.93      58 M     71 M    0.19    0.37    0.08    0.09     5432    12060        4     64
  23    1     0.14   0.72   0.20    0.60    5265 K   6739 K    0.22    0.48    0.00    0.00      280      395       94     61
  24    0     0.07   0.66   0.11    0.60    3563 K   4085 K    0.13    0.18    0.00    0.01        0       50      119     63
  25    1     0.12   0.23   0.53    1.04      63 M     79 M    0.20    0.33    0.05    0.07     3976     9711      310     60
  26    0     0.17   0.25   0.69    1.20      61 M     80 M    0.24    0.35    0.04    0.05     3920    10258      495     62
  27    1     0.14   0.72   0.20    0.60    5423 K   7016 K    0.23    0.48    0.00    0.00        0      173       83     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.30   0.35    0.99     504 M    641 M    0.21    0.35    0.03    0.04    35112    89771     2647     56
 SKT    1     0.11   0.31   0.35    0.94     532 M    663 M    0.20    0.34    0.03    0.04    35448    78414     1460     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.31   0.35    0.97    1037 M   1305 M    0.21    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:   99 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.72 %

 C1 core residency: 41.64 %; C3 core residency: 1.91 %; C6 core residency: 19.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.31 => corresponds to 7.65 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       35 G     35 G   |   36%    36%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  141 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    84.42    48.73     304.60      59.04         116.20
 SKT   1    90.83    51.20     304.82      63.71         116.95
---------------------------------------------------------------------------------------------------------------
       *    175.25    99.93     609.42     122.76         116.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4f4d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4300.39 --||-- Mem Ch  0: Reads (MB/s):  4383.16 --|
|--            Writes(MB/s):  2518.47 --||--            Writes(MB/s):  2511.26 --|
|-- Mem Ch  1: Reads (MB/s):  4307.10 --||-- Mem Ch  1: Reads (MB/s):  4376.48 --|
|--            Writes(MB/s):  2522.57 --||--            Writes(MB/s):  2513.79 --|
|-- Mem Ch  2: Reads (MB/s):  4299.58 --||-- Mem Ch  2: Reads (MB/s):  4380.14 --|
|--            Writes(MB/s):  2517.43 --||--            Writes(MB/s):  2510.80 --|
|-- Mem Ch  3: Reads (MB/s):  4323.30 --||-- Mem Ch  3: Reads (MB/s):  4416.92 --|
|--            Writes(MB/s):  2522.45 --||--            Writes(MB/s):  2521.58 --|
|-- NODE 0 Mem Read (MB/s) : 17230.37 --||-- NODE 1 Mem Read (MB/s) : 17556.70 --|
|-- NODE 0 Mem Write(MB/s) : 10080.91 --||-- NODE 1 Mem Write(MB/s) : 10057.42 --|
|-- NODE 0 P. Write (T/s):     164461 --||-- NODE 1 P. Write (T/s):     163908 --|
|-- NODE 0 Memory (MB/s):    27311.28 --||-- NODE 1 Memory (MB/s):    27614.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34787.07                --|
            |--                System Write Throughput(MB/s):      20138.33                --|
            |--               System Memory Throughput(MB/s):      54925.40                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5025
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     198 M        84      27 M   246 M    980 K     0    1175 K
 1     198 M        12      27 M   229 M    734 K   372    1140 K
-----------------------------------------------------------------------
 *     396 M        96      55 M   476 M   1714 K   372    2315 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.46        Core1: 17.70        
Core2: 30.56        Core3: 34.18        
Core4: 16.68        Core5: 18.68        
Core6: 39.05        Core7: 19.17        
Core8: 19.09        Core9: 25.71        
Core10: 33.15        Core11: 19.55        
Core12: 18.31        Core13: 37.90        
Core14: 19.24        Core15: 18.82        
Core16: 32.85        Core17: 42.68        
Core18: 19.81        Core19: 19.59        
Core20: 26.13        Core21: 18.27        
Core22: 19.23        Core23: 22.87        
Core24: 36.77        Core25: 18.45        
Core26: 17.99        Core27: 20.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.61
Socket1: 19.00
DDR read Latency(ns)
Socket0: 645.01
Socket1: 647.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.85        Core1: 17.78        
Core2: 30.94        Core3: 34.49        
Core4: 16.91        Core5: 17.88        
Core6: 41.94        Core7: 19.24        
Core8: 18.59        Core9: 25.98        
Core10: 34.80        Core11: 19.71        
Core12: 18.19        Core13: 40.02        
Core14: 19.31        Core15: 18.98        
Core16: 30.36        Core17: 43.16        
Core18: 19.85        Core19: 19.46        
Core20: 26.44        Core21: 18.60        
Core22: 18.92        Core23: 22.99        
Core24: 36.44        Core25: 18.59        
Core26: 17.66        Core27: 20.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.55
Socket1: 18.99
DDR read Latency(ns)
Socket0: 659.41
Socket1: 644.34
irq_total: 491893.294541781
cpu_total: 31.98
cpu_0: 54.06
cpu_1: 49.00
cpu_2: 23.74
cpu_3: 10.51
cpu_4: 48.14
cpu_5: 48.94
cpu_6: 0.53
cpu_7: 48.60
cpu_8: 56.98
cpu_9: 8.05
cpu_10: 3.06
cpu_11: 46.81
cpu_12: 50.93
cpu_13: 0.13
cpu_14: 51.40
cpu_15: 43.42
cpu_16: 0.53
cpu_17: 0.07
cpu_18: 44.22
cpu_19: 43.35
cpu_20: 8.31
cpu_21: 48.54
cpu_22: 45.15
cpu_23: 28.39
cpu_24: 8.64
cpu_25: 52.06
cpu_26: 48.34
cpu_27: 23.74
enp130s0f0_rx_bytes: 3317107
enp130s0f1_rx_bytes: 3061693
enp4s0f0_rx_bytes: 4951657
enp4s0f1_rx_bytes: 3655660
Total_rx_bytes: 14986117
enp130s0f0_tx_packets: 704769
enp130s0f1_tx_packets: 680021
enp4s0f0_tx_packets: 666519
enp4s0f1_tx_packets: 722059
Total_tx_packets: 2773368
enp130s0f0_tx_packets_phy: 704765
enp130s0f1_tx_packets_phy: 680021
enp4s0f0_tx_packets_phy: 666518
enp4s0f1_tx_packets_phy: 722059
Total_tx_packets_phy: 2773363
enp130s0f0_rx_packets: 50259
enp130s0f1_rx_packets: 46389
enp4s0f0_rx_packets: 75025
enp4s0f1_rx_packets: 55388
Total_rx_packets: 227061
enp130s0f0_tx_bytes_phy: 6355573125
enp130s0f1_tx_bytes_phy: 6132429552
enp4s0f0_tx_bytes_phy: 6010661702
enp4s0f1_tx_bytes_phy: 6511476709
Total_tx_bytes_phy: 25010141088
enp130s0f0_rx_packets_phy: 50417
enp130s0f1_rx_packets_phy: 48767
enp4s0f0_rx_packets_phy: 75213
enp4s0f1_rx_packets_phy: 55424
Total_rx_packets_phy: 229821
enp130s0f0_tx_bytes: 6352788212
enp130s0f1_tx_bytes: 6129709468
enp4s0f0_tx_bytes: 6008004758
enp4s0f1_tx_bytes: 6508590136
Total_tx_bytes: 24999092574
enp130s0f0_rx_bytes_phy: 3528254
enp130s0f1_rx_bytes_phy: 3399430
enp4s0f0_rx_bytes_phy: 5263793
enp4s0f1_rx_bytes_phy: 3879598
Total_rx_bytes_phy: 16071075


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.33        Core1: 17.86        
Core2: 30.18        Core3: 33.58        
Core4: 16.32        Core5: 17.71        
Core6: 42.94        Core7: 19.40        
Core8: 19.10        Core9: 25.95        
Core10: 34.17        Core11: 19.65        
Core12: 18.21        Core13: 34.88        
Core14: 19.17        Core15: 18.85        
Core16: 30.64        Core17: 41.20        
Core18: 19.71        Core19: 19.47        
Core20: 25.10        Core21: 18.55        
Core22: 19.07        Core23: 23.00        
Core24: 35.91        Core25: 18.63        
Core26: 18.02        Core27: 19.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 18.99
DDR read Latency(ns)
Socket0: 652.78
Socket1: 644.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.79        Core1: 18.56        
Core2: 29.10        Core3: 33.18        
Core4: 17.26        Core5: 17.98        
Core6: 39.55        Core7: 19.42        
Core8: 19.12        Core9: 25.68        
Core10: 32.28        Core11: 19.65        
Core12: 18.34        Core13: 43.87        
Core14: 19.77        Core15: 19.04        
Core16: 33.82        Core17: 40.43        
Core18: 19.79        Core19: 19.66        
Core20: 26.33        Core21: 18.22        
Core22: 18.96        Core23: 23.22        
Core24: 36.27        Core25: 18.43        
Core26: 18.00        Core27: 20.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.60
Socket1: 19.09
DDR read Latency(ns)
Socket0: 643.72
Socket1: 648.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.57        Core1: 17.79        
Core2: 28.19        Core3: 34.02        
Core4: 16.87        Core5: 16.77        
Core6: 41.48        Core7: 19.42        
Core8: 18.65        Core9: 26.04        
Core10: 33.92        Core11: 19.79        
Core12: 18.19        Core13: 42.11        
Core14: 19.51        Core15: 19.11        
Core16: 28.97        Core17: 43.07        
Core18: 19.83        Core19: 19.87        
Core20: 26.15        Core21: 18.47        
Core22: 18.74        Core23: 23.15        
Core24: 36.10        Core25: 18.71        
Core26: 17.85        Core27: 20.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 18.93
DDR read Latency(ns)
Socket0: 648.06
Socket1: 638.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.50        Core1: 16.90        
Core2: 29.20        Core3: 34.19        
Core4: 17.20        Core5: 17.91        
Core6: 40.94        Core7: 19.35        
Core8: 18.78        Core9: 26.27        
Core10: 36.75        Core11: 19.97        
Core12: 17.98        Core13: 38.29        
Core14: 19.20        Core15: 19.22        
Core16: 33.22        Core17: 40.84        
Core18: 19.70        Core19: 19.79        
Core20: 26.48        Core21: 18.75        
Core22: 18.61        Core23: 23.10        
Core24: 35.74        Core25: 18.77        
Core26: 17.84        Core27: 19.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 19.03
DDR read Latency(ns)
Socket0: 666.88
Socket1: 630.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20933
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414409654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414439678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207288807; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207288807; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207293376; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207293376; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207287940; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207287940; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207285725; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207285725; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006186434; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6033648; Consumed Joules: 368.26; Watts: 61.33; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4660360; Consumed DRAM Joules: 71.30; DRAM Watts: 11.87
S1P0; QPIClocks: 14414738618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414753458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207443720; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207443720; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207439339; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207439339; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207444226; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207444226; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207444742; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207444742; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006214924; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5965967; Consumed Joules: 364.13; Watts: 60.64; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4948388; Consumed DRAM Joules: 75.71; DRAM Watts: 12.61
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5297
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.18   0.26   0.68    1.20      58 M     79 M    0.26    0.37    0.03    0.04     5600    10520       87     62
   1    1     0.14   0.23   0.58    1.11      59 M     75 M    0.21    0.36    0.04    0.06     5096     7769       61     59
   2    0     0.17   0.71   0.24    0.67      10 M     13 M    0.21    0.37    0.01    0.01      224      122      336     61
   3    1     0.08   0.70   0.12    0.60    4429 K   5192 K    0.15    0.24    0.01    0.01       56       78      176     59
   4    0     0.12   0.24   0.52    1.05      55 M     72 M    0.24    0.39    0.04    0.06     4088    11109       10     62
   5    1     0.14   0.23   0.58    1.11      58 M     74 M    0.22    0.37    0.04    0.06     3024     8020       73     59
   6    0     0.00   0.25   0.01    0.60     278 K    436 K    0.36    0.08    0.02    0.03      168       28        0     62
   7    1     0.14   0.24   0.58    1.12      63 M     78 M    0.18    0.33    0.05    0.06     4928     7992      188     58
   8    0     0.23   0.31   0.73    1.20      66 M     85 M    0.22    0.35    0.03    0.04     3808     9859      692     61
   9    1     0.05   0.74   0.07    0.60    2465 K   5309 K    0.54    0.27    0.00    0.01      280      135       16     59
  10    0     0.02   0.56   0.03    0.60     984 K   1256 K    0.22    0.19    0.01    0.01      112      101       14     61
  11    1     0.10   0.22   0.46    0.95      65 M     79 M    0.18    0.33    0.06    0.08     3360     8096      111     58
  12    0     0.18   0.27   0.67    1.20      65 M     82 M    0.21    0.35    0.04    0.05     4928    10865      128     62
  13    1     0.00   0.28   0.00    0.60      90 K    134 K    0.33    0.09    0.02    0.03      168       10        5     59
  14    0     0.16   0.25   0.62    1.17      68 M     85 M    0.20    0.32    0.04    0.05     3248     9633      637     62
  15    1     0.06   0.17   0.38    0.85      56 M     67 M    0.17    0.37    0.09    0.11     4984     7866       70     59
  16    0     0.00   0.50   0.01    0.60     244 K    348 K    0.30    0.20    0.01    0.01      112       24        2     62
  17    1     0.00   0.28   0.00    0.60      63 K     89 K    0.30    0.08    0.02    0.03        0        2        2     59
  18    0     0.06   0.16   0.40    0.87      64 M     76 M    0.15    0.33    0.10    0.12     5656    11496        3     62
  19    1     0.06   0.16   0.38    0.85      60 M     72 M    0.16    0.34    0.10    0.12     4536     7780       43     60
  20    0     0.06   0.87   0.07    0.60    2409 K   4884 K    0.51    0.22    0.00    0.01      336      313       11     63
  21    1     0.11   0.22   0.49    0.97      60 M     75 M    0.20    0.34    0.06    0.07     4648     8200      469     60
  22    0     0.07   0.17   0.41    0.89      61 M     74 M    0.16    0.35    0.09    0.10     4256    10687        2     63
  23    1     0.21   0.70   0.31    0.75    9844 K     13 M    0.29    0.48    0.00    0.01      448      467      215     60
  24    0     0.07   0.72   0.10    0.60    3555 K   3954 K    0.10    0.21    0.00    0.01      168       58       85     63
  25    1     0.16   0.24   0.64    1.20      64 M     82 M    0.21    0.32    0.04    0.05     3808     7702      420     59
  26    0     0.13   0.22   0.58    1.13      60 M     77 M    0.21    0.35    0.05    0.06     3080     9589       35     62
  27    1     0.18   0.72   0.25    0.68    6330 K   9429 K    0.33    0.53    0.00    0.01      336      255      115     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.29   0.36    1.03     519 M    656 M    0.21    0.35    0.04    0.04    35784    84404     2042     55
 SKT    1     0.10   0.30   0.34    0.95     511 M    640 M    0.20    0.35    0.04    0.04    35672    64372     1964     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.29   0.35    0.99    1031 M   1297 M    0.20    0.35    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:   98 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.57 %

 C1 core residency: 45.20 %; C3 core residency: 2.33 %; C6 core residency: 16.90 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       34 G     34 G   |   36%    36%   
 SKT    1       34 G     34 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    86.35    50.65     308.88      59.88         115.94
 SKT   1    87.03    49.85     304.38      62.81         116.12
---------------------------------------------------------------------------------------------------------------
       *    173.37    100.50     613.26     122.69         116.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5382
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4444.02 --||-- Mem Ch  0: Reads (MB/s):  4563.30 --|
|--            Writes(MB/s):  2532.33 --||--            Writes(MB/s):  2630.61 --|
|-- Mem Ch  1: Reads (MB/s):  4449.78 --||-- Mem Ch  1: Reads (MB/s):  4561.95 --|
|--            Writes(MB/s):  2538.89 --||--            Writes(MB/s):  2632.43 --|
|-- Mem Ch  2: Reads (MB/s):  4438.96 --||-- Mem Ch  2: Reads (MB/s):  4568.09 --|
|--            Writes(MB/s):  2530.98 --||--            Writes(MB/s):  2628.65 --|
|-- Mem Ch  3: Reads (MB/s):  4464.35 --||-- Mem Ch  3: Reads (MB/s):  4600.85 --|
|--            Writes(MB/s):  2537.88 --||--            Writes(MB/s):  2638.78 --|
|-- NODE 0 Mem Read (MB/s) : 17797.12 --||-- NODE 1 Mem Read (MB/s) : 18294.20 --|
|-- NODE 0 Mem Write(MB/s) : 10140.08 --||-- NODE 1 Mem Write(MB/s) : 10530.47 --|
|-- NODE 0 P. Write (T/s):     166068 --||-- NODE 1 P. Write (T/s):     166279 --|
|-- NODE 0 Memory (MB/s):    27937.20 --||-- NODE 1 Memory (MB/s):    28824.68 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36091.32                --|
            |--                System Write Throughput(MB/s):      20670.55                --|
            |--               System Memory Throughput(MB/s):      56761.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5457
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     198 M        36      29 M   239 M    836 K     0    1177 K
 1     197 M        12      31 M   237 M    795 K     0    1182 K
-----------------------------------------------------------------------
 *     395 M        48      60 M   477 M   1631 K     0    2359 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.71        Core1: 16.38        
Core2: 23.86        Core3: 34.12        
Core4: 19.80        Core5: 17.55        
Core6: 41.88        Core7: 20.16        
Core8: 17.83        Core9: 34.83        
Core10: 41.55        Core11: 19.44        
Core12: 20.19        Core13: 34.66        
Core14: 20.45        Core15: 19.40        
Core16: 35.41        Core17: 35.25        
Core18: 20.56        Core19: 19.46        
Core20: 30.72        Core21: 18.06        
Core22: 17.82        Core23: 20.95        
Core24: 27.62        Core25: 18.69        
Core26: 17.49        Core27: 20.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 18.86
DDR read Latency(ns)
Socket0: 624.67
Socket1: 611.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.55        Core1: 16.24        
Core2: 23.67        Core3: 33.82        
Core4: 19.57        Core5: 17.85        
Core6: 39.90        Core7: 19.03        
Core8: 17.99        Core9: 30.96        
Core10: 45.50        Core11: 19.67        
Core12: 20.51        Core13: 34.80        
Core14: 20.68        Core15: 19.40        
Core16: 35.50        Core17: 35.28        
Core18: 20.66        Core19: 19.60        
Core20: 29.79        Core21: 18.14        
Core22: 17.56        Core23: 20.53        
Core24: 27.44        Core25: 18.09        
Core26: 17.56        Core27: 21.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.05
Socket1: 18.73
DDR read Latency(ns)
Socket0: 619.09
Socket1: 620.39
irq_total: 487431.306803368
cpu_total: 32.58
cpu_0: 52.10
cpu_1: 59.75
cpu_2: 13.84
cpu_3: 10.25
cpu_4: 42.32
cpu_5: 59.08
cpu_6: 0.20
cpu_7: 48.90
cpu_8: 54.29
cpu_9: 0.47
cpu_10: 0.13
cpu_11: 46.24
cpu_12: 54.36
cpu_13: 8.32
cpu_14: 48.24
cpu_15: 47.70
cpu_16: 8.58
cpu_17: 8.18
cpu_18: 44.31
cpu_19: 42.98
cpu_20: 17.03
cpu_21: 48.57
cpu_22: 49.17
cpu_23: 16.97
cpu_24: 17.63
cpu_25: 46.31
cpu_26: 48.77
cpu_27: 17.30
enp130s0f0_tx_packets: 726876
enp130s0f1_tx_packets: 661691
enp4s0f0_tx_packets: 660051
enp4s0f1_tx_packets: 724062
Total_tx_packets: 2772680
enp130s0f0_rx_packets: 52900
enp130s0f1_rx_packets: 65805
enp4s0f0_rx_packets: 67579
enp4s0f1_rx_packets: 74432
Total_rx_packets: 260716
enp130s0f0_tx_bytes: 6552066871
enp130s0f1_tx_bytes: 5964480103
enp4s0f0_tx_bytes: 5949702585
enp4s0f1_tx_bytes: 6526682643
Total_tx_bytes: 24992932202
enp130s0f0_rx_packets_phy: 53654
enp130s0f1_rx_packets_phy: 72314
enp4s0f0_rx_packets_phy: 68668
enp4s0f1_rx_packets_phy: 74564
Total_rx_packets_phy: 269200
enp130s0f0_tx_packets_phy: 726872
enp130s0f1_tx_packets_phy: 661692
enp4s0f0_tx_packets_phy: 660047
enp4s0f1_tx_packets_phy: 724062
Total_tx_packets_phy: 2772673
enp130s0f0_rx_bytes_phy: 3751318
enp130s0f1_rx_bytes_phy: 5022976
enp4s0f0_rx_bytes_phy: 4800250
enp4s0f1_rx_bytes_phy: 5218702
Total_rx_bytes_phy: 18793246
enp130s0f0_tx_bytes_phy: 6554936885
enp130s0f1_tx_bytes_phy: 5967130468
enp4s0f0_tx_bytes_phy: 5952307849
enp4s0f1_tx_bytes_phy: 6529576628
Total_tx_bytes_phy: 25003951830
enp130s0f0_rx_bytes: 3491433
enp130s0f1_rx_bytes: 4343169
enp4s0f0_rx_bytes: 4460216
enp4s0f1_rx_bytes: 4912564
Total_rx_bytes: 17207382


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.21        Core1: 16.82        
Core2: 23.73        Core3: 33.63        
Core4: 19.52        Core5: 17.15        
Core6: 39.35        Core7: 19.98        
Core8: 17.87        Core9: 29.48        
Core10: 33.98        Core11: 19.48        
Core12: 20.24        Core13: 34.55        
Core14: 20.34        Core15: 19.36        
Core16: 35.21        Core17: 35.41        
Core18: 20.57        Core19: 19.47        
Core20: 31.05        Core21: 18.32        
Core22: 17.51        Core23: 20.49        
Core24: 26.77        Core25: 18.54        
Core26: 17.34        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 18.85
DDR read Latency(ns)
Socket0: 625.49
Socket1: 611.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.34        Core1: 17.21        
Core2: 23.80        Core3: 33.80        
Core4: 19.93        Core5: 16.91        
Core6: 42.01        Core7: 20.38        
Core8: 17.69        Core9: 31.36        
Core10: 46.05        Core11: 19.48        
Core12: 20.50        Core13: 34.60        
Core14: 20.15        Core15: 19.48        
Core16: 35.57        Core17: 35.59        
Core18: 20.22        Core19: 19.61        
Core20: 31.39        Core21: 18.16        
Core22: 17.22        Core23: 20.41        
Core24: 27.08        Core25: 18.73        
Core26: 16.97        Core27: 20.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 18.94
DDR read Latency(ns)
Socket0: 632.48
Socket1: 602.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.50        Core1: 17.27        
Core2: 23.36        Core3: 34.11        
Core4: 19.82        Core5: 17.09        
Core6: 42.56        Core7: 19.51        
Core8: 17.66        Core9: 32.82        
Core10: 47.69        Core11: 19.68        
Core12: 20.26        Core13: 34.85        
Core14: 20.38        Core15: 19.53        
Core16: 35.52        Core17: 35.05        
Core18: 20.40        Core19: 19.67        
Core20: 30.95        Core21: 18.59        
Core22: 17.44        Core23: 20.22        
Core24: 27.14        Core25: 17.81        
Core26: 17.29        Core27: 20.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 18.85
DDR read Latency(ns)
Socket0: 625.74
Socket1: 604.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.25        Core1: 17.36        
Core2: 23.47        Core3: 33.73        
Core4: 19.98        Core5: 17.30        
Core6: 42.03        Core7: 19.31        
Core8: 17.34        Core9: 30.19        
Core10: 44.04        Core11: 19.83        
Core12: 20.55        Core13: 34.29        
Core14: 20.16        Core15: 19.61        
Core16: 35.51        Core17: 34.95        
Core18: 20.31        Core19: 19.77        
Core20: 31.51        Core21: 17.87        
Core22: 17.69        Core23: 20.44        
Core24: 26.79        Core25: 18.27        
Core26: 17.37        Core27: 20.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 18.88
DDR read Latency(ns)
Socket0: 627.57
Socket1: 604.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22007
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414184146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414192502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207159990; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207159990; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207154846; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207154846; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207151827; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207151827; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207151143; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207151143; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005956853; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 6005421; Consumed Joules: 366.54; Watts: 61.04; Thermal headroom below TjMax: 55
S0; Consumed DRAM energy units: 4726470; Consumed DRAM Joules: 72.31; DRAM Watts: 12.04
S1P0; QPIClocks: 14414212158; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414216062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207165279; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207165279; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207165627; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207165627; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207164329; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207164329; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207164866; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207164866; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005980327; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6080604; Consumed Joules: 371.13; Watts: 61.80; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 5023025; Consumed DRAM Joules: 76.85; DRAM Watts: 12.80
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56cd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.15   0.22   0.66    1.20      54 M     74 M    0.27    0.39    0.04    0.05     4144    11724      105     62
   1    1     0.21   0.28   0.77    1.20      62 M     83 M    0.25    0.38    0.03    0.04     4256     9558      375     59
   2    0     0.11   0.80   0.13    0.60    3676 K   5542 K    0.34    0.41    0.00    0.01      224      206       27     62
   3    1     0.08   0.70   0.12    0.60    4392 K   5189 K    0.15    0.23    0.01    0.01      280       79      107     59
   4    0     0.06   0.17   0.36    0.84      59 M     70 M    0.16    0.35    0.09    0.11     6048    11599       20     63
   5    1     0.23   0.31   0.74    1.20      64 M     86 M    0.26    0.36    0.03    0.04     3136     9748      137     59
   6    0     0.00   0.32   0.00    0.60     280 K    381 K    0.27    0.11    0.02    0.03      336       17        4     62
   7    1     0.13   0.22   0.61    1.17      67 M     82 M    0.18    0.32    0.05    0.06     5992     9222      119     58
   8    0     0.20   0.28   0.71    1.20      62 M     81 M    0.24    0.38    0.03    0.04     3864    10612      421     61
   9    1     0.00   0.59   0.00    0.60     184 K    265 K    0.30    0.18    0.01    0.01        0        6        1     59
  10    0     0.00   0.35   0.00    0.60      75 K     97 K    0.22    0.10    0.02    0.02        0        9        1     62
  11    1     0.11   0.24   0.45    0.94      67 M     81 M    0.17    0.32    0.06    0.08     3416     9053       32     58
  12    0     0.21   0.29   0.70    1.19      71 M     87 M    0.19    0.33    0.03    0.04     3248    11490      307     62
  13    1     0.05   0.63   0.07    0.60    4325 K   6350 K    0.32    0.21    0.01    0.01      224      148      221     58
  14    0     0.12   0.24   0.49    1.00      68 M     82 M    0.17    0.31    0.06    0.07     4200    10780      213     62
  15    1     0.11   0.23   0.47    0.94      64 M     79 M    0.19    0.31    0.06    0.07     3528     8500      300     58
  16    0     0.04   0.56   0.08    0.60    4226 K   7292 K    0.42    0.12    0.01    0.02       56       38      143     62
  17    1     0.05   0.68   0.07    0.60    4423 K   6067 K    0.27    0.21    0.01    0.01      168        5      267     59
  18    0     0.07   0.18   0.41    0.90      65 M     77 M    0.15    0.33    0.09    0.10     6104    12327      139     63
  19    1     0.06   0.16   0.37    0.84      63 M     74 M    0.16    0.33    0.10    0.12     4032     9054       24     59
  20    0     0.12   0.81   0.15    0.62    7771 K     10 M    0.25    0.31    0.01    0.01      336      644      157     62
  21    1     0.11   0.23   0.49    0.98      65 M     81 M    0.20    0.33    0.06    0.07     4816     9709       32     60
  22    0     0.13   0.24   0.56    1.11      59 M     77 M    0.23    0.35    0.04    0.06     3640    12161      187     63
  23    1     0.14   0.72   0.19    0.61    4704 K   6087 K    0.23    0.49    0.00    0.00      336      383       91     61
  24    0     0.13   0.77   0.16    0.60    5028 K   7375 K    0.32    0.41    0.00    0.01        0      136       68     63
  25    1     0.07   0.16   0.43    0.91      61 M     74 M    0.18    0.36    0.09    0.10     5152     9267       40     60
  26    0     0.13   0.22   0.61    1.18      59 M     76 M    0.23    0.36    0.04    0.06     4256    10932        2     62
  27    1     0.14   0.71   0.19    0.60    5083 K   6514 K    0.22    0.47    0.00    0.00      280      134       74     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.29   0.36    1.01     521 M    660 M    0.21    0.35    0.04    0.04    36456    92675     1794     56
 SKT    1     0.11   0.30   0.36    0.95     540 M    675 M    0.20    0.34    0.04    0.05    35616    74866     1820     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.30   0.36    0.98    1061 M   1335 M    0.21    0.34    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:  100 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.61 %

 C1 core residency: 49.54 %; C3 core residency: 1.01 %; C6 core residency: 12.84 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.40 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.64 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       35 G     35 G   |   37%    37%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  142 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    89.78    50.98     309.63      60.63         115.86
 SKT   1    92.02    53.30     313.27      64.52         116.47
---------------------------------------------------------------------------------------------------------------
       *    181.80    104.27     622.90     125.15         116.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 57b3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4223.82 --||-- Mem Ch  0: Reads (MB/s):  4293.98 --|
|--            Writes(MB/s):  2462.43 --||--            Writes(MB/s):  2432.11 --|
|-- Mem Ch  1: Reads (MB/s):  4229.45 --||-- Mem Ch  1: Reads (MB/s):  4299.04 --|
|--            Writes(MB/s):  2465.42 --||--            Writes(MB/s):  2435.15 --|
|-- Mem Ch  2: Reads (MB/s):  4215.90 --||-- Mem Ch  2: Reads (MB/s):  4300.63 --|
|--            Writes(MB/s):  2459.04 --||--            Writes(MB/s):  2433.87 --|
|-- Mem Ch  3: Reads (MB/s):  4234.48 --||-- Mem Ch  3: Reads (MB/s):  4337.63 --|
|--            Writes(MB/s):  2463.72 --||--            Writes(MB/s):  2441.89 --|
|-- NODE 0 Mem Read (MB/s) : 16903.66 --||-- NODE 1 Mem Read (MB/s) : 17231.28 --|
|-- NODE 0 Mem Write(MB/s) :  9850.62 --||-- NODE 1 Mem Write(MB/s) :  9743.03 --|
|-- NODE 0 P. Write (T/s):     162934 --||-- NODE 1 P. Write (T/s):     161925 --|
|-- NODE 0 Memory (MB/s):    26754.28 --||-- NODE 1 Memory (MB/s):    26974.30 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      34134.94                --|
            |--                System Write Throughput(MB/s):      19593.64                --|
            |--               System Memory Throughput(MB/s):      53728.58                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5888
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     196 M       156      29 M   234 M    840 K     0    1361 K
 1     197 M        12      28 M   237 M    775 K     0    1105 K
-----------------------------------------------------------------------
 *     394 M       168      58 M   471 M   1616 K     0    2466 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.55        Core1: 17.64        
Core2: 26.33        Core3: 35.29        
Core4: 19.26        Core5: 17.06        
Core6: 37.86        Core7: 19.32        
Core8: 18.47        Core9: 35.20        
Core10: 43.73        Core11: 20.47        
Core12: 18.28        Core13: 30.36        
Core14: 20.15        Core15: 20.42        
Core16: 35.81        Core17: 30.42        
Core18: 20.52        Core19: 20.80        
Core20: 29.90        Core21: 18.16        
Core22: 17.57        Core23: 22.91        
Core24: 28.22        Core25: 17.89        
Core26: 16.68        Core27: 21.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 19.10
DDR read Latency(ns)
Socket0: 665.73
Socket1: 641.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.50        Core1: 16.88        
Core2: 26.26        Core3: 34.97        
Core4: 18.15        Core5: 18.59        
Core6: 38.04        Core7: 19.16        
Core8: 19.09        Core9: 38.33        
Core10: 44.34        Core11: 20.43        
Core12: 18.42        Core13: 32.71        
Core14: 20.58        Core15: 20.51        
Core16: 35.58        Core17: 30.74        
Core18: 20.88        Core19: 20.83        
Core20: 41.93        Core21: 18.09        
Core22: 17.61        Core23: 22.29        
Core24: 29.10        Core25: 17.85        
Core26: 16.78        Core27: 21.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 19.21
DDR read Latency(ns)
Socket0: 651.48
Socket1: 646.37
irq_total: 481284.853006871
cpu_total: 31.97
cpu_0: 52.73
cpu_1: 52.93
cpu_2: 8.38
cpu_3: 10.37
cpu_4: 45.15
cpu_5: 64.30
cpu_6: 0.13
cpu_7: 48.20
cpu_8: 59.11
cpu_9: 0.27
cpu_10: 0.13
cpu_11: 42.69
cpu_12: 50.13
cpu_13: 0.53
cpu_14: 48.01
cpu_15: 42.02
cpu_16: 10.97
cpu_17: 13.70
cpu_18: 43.15
cpu_19: 47.14
cpu_20: 0.20
cpu_21: 44.55
cpu_22: 51.00
cpu_23: 16.95
cpu_24: 22.34
cpu_25: 49.07
cpu_26: 49.00
cpu_27: 22.14
enp130s0f0_rx_bytes_phy: 3674489
enp130s0f1_rx_bytes_phy: 5159956
enp4s0f0_rx_bytes_phy: 5344166
enp4s0f1_rx_bytes_phy: 3454429
Total_rx_bytes_phy: 17633040
enp130s0f0_tx_bytes_phy: 6586504397
enp130s0f1_tx_bytes_phy: 5873901224
enp4s0f0_tx_bytes_phy: 5870673036
enp4s0f1_tx_bytes_phy: 6595134656
Total_tx_bytes_phy: 24926213313
enp130s0f0_tx_bytes: 6583576768
enp130s0f1_tx_bytes: 5871298357
enp4s0f0_tx_bytes: 5868010318
enp4s0f1_tx_bytes: 6592192369
Total_tx_bytes: 24915077812
enp130s0f0_rx_packets_phy: 52576
enp130s0f1_rx_packets_phy: 74432
enp4s0f0_rx_packets_phy: 76568
enp4s0f1_rx_packets_phy: 49408
Total_rx_packets_phy: 252984
enp130s0f0_tx_packets: 730372
enp130s0f1_tx_packets: 651355
enp4s0f0_tx_packets: 650991
enp4s0f1_tx_packets: 731331
Total_tx_packets: 2764049
enp130s0f0_tx_packets_phy: 730373
enp130s0f1_tx_packets_phy: 651355
enp4s0f0_tx_packets_phy: 650998
enp4s0f1_tx_packets_phy: 731333
Total_tx_packets_phy: 2764059
enp130s0f0_rx_bytes: 3405295
enp130s0f1_rx_bytes: 4358820
enp4s0f0_rx_bytes: 4881660
enp4s0f1_rx_bytes: 3215496
Total_rx_bytes: 15861271
enp130s0f0_rx_packets: 51595
enp130s0f1_rx_packets: 66042
enp4s0f0_rx_packets: 73964
enp4s0f1_rx_packets: 48719
Total_rx_packets: 240320


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.39        Core1: 17.52        
Core2: 25.02        Core3: 35.30        
Core4: 18.43        Core5: 17.86        
Core6: 39.77        Core7: 19.57        
Core8: 18.84        Core9: 46.97        
Core10: 31.15        Core11: 20.51        
Core12: 18.43        Core13: 31.99        
Core14: 19.67        Core15: 20.62        
Core16: 35.52        Core17: 30.59        
Core18: 20.51        Core19: 21.11        
Core20: 32.24        Core21: 18.50        
Core22: 17.56        Core23: 22.40        
Core24: 26.76        Core25: 18.18        
Core26: 16.40        Core27: 21.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 19.37
DDR read Latency(ns)
Socket0: 655.87
Socket1: 631.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.97        Core1: 17.94        
Core2: 26.14        Core3: 33.50        
Core4: 16.96        Core5: 18.59        
Core6: 40.85        Core7: 19.17        
Core8: 19.30        Core9: 37.62        
Core10: 40.87        Core11: 20.15        
Core12: 18.66        Core13: 30.24        
Core14: 20.33        Core15: 20.29        
Core16: 35.22        Core17: 30.54        
Core18: 20.85        Core19: 20.61        
Core20: 33.07        Core21: 18.16        
Core22: 17.86        Core23: 21.77        
Core24: 28.72        Core25: 17.84        
Core26: 17.08        Core27: 20.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.60
Socket1: 19.28
DDR read Latency(ns)
Socket0: 629.45
Socket1: 649.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.61        Core1: 16.80        
Core2: 26.92        Core3: 35.33        
Core4: 17.99        Core5: 18.04        
Core6: 41.30        Core7: 19.62        
Core8: 19.12        Core9: 38.11        
Core10: 48.74        Core11: 20.43        
Core12: 18.56        Core13: 30.14        
Core14: 20.21        Core15: 20.72        
Core16: 35.87        Core17: 30.77        
Core18: 21.08        Core19: 21.10        
Core20: 43.24        Core21: 18.09        
Core22: 17.62        Core23: 22.88        
Core24: 27.84        Core25: 17.82        
Core26: 16.57        Core27: 20.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.71
Socket1: 19.21
DDR read Latency(ns)
Socket0: 653.11
Socket1: 648.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.36        Core1: 17.74        
Core2: 26.33        Core3: 34.26        
Core4: 18.21        Core5: 17.38        
Core6: 43.58        Core7: 19.65        
Core8: 18.78        Core9: 35.21        
Core10: 39.89        Core11: 20.37        
Core12: 18.56        Core13: 29.79        
Core14: 19.93        Core15: 20.67        
Core16: 35.42        Core17: 30.75        
Core18: 20.82        Core19: 20.99        
Core20: 40.45        Core21: 18.12        
Core22: 17.77        Core23: 22.41        
Core24: 28.93        Core25: 17.88        
Core26: 16.70        Core27: 21.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.78
Socket1: 19.22
DDR read Latency(ns)
Socket0: 650.86
Socket1: 639.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23080
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411097550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411116386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205659599; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205659599; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205672131; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205672131; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205669953; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205669953; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205669955; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205669955; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004713930; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5982529; Consumed Joules: 365.14; Watts: 60.81; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4663106; Consumed DRAM Joules: 71.35; DRAM Watts: 11.88
S1P0; QPIClocks: 14411221362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411224270; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205666218; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205666218; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205666568; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205666568; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205666859; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205666859; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205669041; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205669041; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004786700; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5931552; Consumed Joules: 362.03; Watts: 60.29; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4896080; Consumed DRAM Joules: 74.91; DRAM Watts: 12.47
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5af9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.18   0.27   0.67    1.18      56 M     77 M    0.27    0.39    0.03    0.04     4872    12019      219     62
   1    1     0.17   0.27   0.63    1.15      57 M     75 M    0.24    0.38    0.03    0.04     5208     8403       48     59
   2    0     0.07   0.74   0.10    0.60    2264 K   3372 K    0.33    0.26    0.00    0.00      112       98        4     62
   3    1     0.08   0.70   0.12    0.60    4431 K   5195 K    0.15    0.23    0.01    0.01      112      190       70     59
   4    0     0.08   0.18   0.43    0.93      54 M     68 M    0.21    0.39    0.07    0.09     6944    12401       27     63
   5    1     0.24   0.30   0.79    1.20      67 M     87 M    0.23    0.36    0.03    0.04     5040     8342      604     59
   6    0     0.00   0.30   0.00    0.60      92 K    130 K    0.29    0.06    0.02    0.03       56        7        0     63
   7    1     0.14   0.25   0.58    1.13      63 M     77 M    0.18    0.34    0.04    0.05     4816     8333      173     58
   8    0     0.25   0.33   0.76    1.20      66 M     87 M    0.24    0.35    0.03    0.03     2912    11109      438     61
   9    1     0.00   0.34   0.00    0.60      85 K    131 K    0.35    0.10    0.02    0.02        0        1        6     59
  10    0     0.00   0.28   0.00    0.60     113 K    142 K    0.21    0.16    0.04    0.05        0       13        3     62
  11    1     0.06   0.16   0.37    0.84      65 M     75 M    0.14    0.32    0.11    0.13     2520     7972       28     59
  12    0     0.18   0.27   0.65    1.20      65 M     81 M    0.20    0.35    0.04    0.05     4704    11872       70     62
  13    1     0.00   0.63   0.01    0.60     214 K    279 K    0.23    0.24    0.01    0.01       56       17        2     59
  14    0     0.12   0.23   0.51    1.03      67 M     80 M    0.17    0.31    0.06    0.07     3304    10344      354     62
  15    1     0.06   0.16   0.36    0.82      61 M     72 M    0.15    0.34    0.11    0.13     4760     8125       24     58
  16    0     0.06   0.67   0.09    0.60    5002 K   7423 K    0.33    0.19    0.01    0.01       56       33      173     62
  17    1     0.08   0.81   0.10    0.60    6303 K   8656 K    0.27    0.28    0.01    0.01       56       93      322     59
  18    0     0.06   0.17   0.38    0.86      66 M     78 M    0.14    0.32    0.11    0.12     4032    12296        6     63
  19    1     0.11   0.23   0.46    0.94      63 M     77 M    0.19    0.32    0.06    0.07     4032     7997      356     60
  20    0     0.00   0.52   0.00    0.60      74 K     95 K    0.23    0.15    0.01    0.02        0        6        0     63
  21    1     0.07   0.17   0.40    0.87      56 M     68 M    0.18    0.37    0.08    0.10     4480     8295       20     60
  22    0     0.15   0.24   0.61    1.15      62 M     78 M    0.20    0.35    0.04    0.05     4312    11991      308     62
  23    1     0.13   0.71   0.19    0.61    4637 K   5918 K    0.22    0.48    0.00    0.00      280      434       76     61
  24    0     0.14   0.75   0.19    0.61    8876 K     11 M    0.22    0.35    0.01    0.01      112      262      264     63
  25    1     0.12   0.24   0.50    0.98      56 M     73 M    0.23    0.36    0.05    0.06     4704     7796       22     59
  26    0     0.13   0.22   0.61    1.18      57 M     75 M    0.23    0.37    0.04    0.06     4592    11690       17     62
  27    1     0.17   0.73   0.24    0.65    6193 K   8431 K    0.27    0.53    0.00    0.00      112      141      125     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.28   0.36    1.04     513 M    650 M    0.21    0.35    0.04    0.05    36008    94141     1882     56
 SKT    1     0.10   0.31   0.34    0.93     513 M    637 M    0.20    0.35    0.04    0.04    36176    66139     1876     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.29   0.35    0.98    1026 M   1288 M    0.20    0.35    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.43 %

 C1 core residency: 45.34 %; C3 core residency: 1.54 %; C6 core residency: 17.69 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.29 => corresponds to 7.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       34 G     34 G   |   36%    36%   
 SKT    1       34 G     34 G   |   35%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  138 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    85.56    49.74     306.55      59.56         115.83
 SKT   1    85.87    48.91     302.44      62.50         116.44
---------------------------------------------------------------------------------------------------------------
       *    171.43    98.66     608.99     122.06         116.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)perl: warning: Setting locale failed.


perl: warning: Please check that your locale settings:
 This utility measures memory bandwidth per channel or per DIMM rank in real-time
	LANGUAGE = "en_US:en,",

	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5bdf
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4408.65 --||-- Mem Ch  0: Reads (MB/s):  4440.28 --|
|--            Writes(MB/s):  2493.38 --||--            Writes(MB/s):  2555.62 --|
|-- Mem Ch  1: Reads (MB/s):  4415.52 --||-- Mem Ch  1: Reads (MB/s):  4435.06 --|
|--            Writes(MB/s):  2497.59 --||--            Writes(MB/s):  2556.36 --|
|-- Mem Ch  2: Reads (MB/s):  4407.87 --||-- Mem Ch  2: Reads (MB/s):  4447.23 --|
|--            Writes(MB/s):  2494.14 --||--            Writes(MB/s):  2553.48 --|
|-- Mem Ch  3: Reads (MB/s):  4429.38 --||-- Mem Ch  3: Reads (MB/s):  4476.43 --|
|--            Writes(MB/s):  2497.39 --||--            Writes(MB/s):  2562.10 --|
|-- NODE 0 Mem Read (MB/s) : 17661.41 --||-- NODE 1 Mem Read (MB/s) : 17798.99 --|
|-- NODE 0 Mem Write(MB/s) :  9982.50 --||-- NODE 1 Mem Write(MB/s) : 10227.55 --|
|-- NODE 0 P. Write (T/s):     165519 --||-- NODE 1 P. Write (T/s):     165837 --|
|-- NODE 0 Memory (MB/s):    27643.91 --||-- NODE 1 Memory (MB/s):    28026.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35460.41                --|
            |--                System Write Throughput(MB/s):      20210.05                --|
            |--               System Memory Throughput(MB/s):      55670.46                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5cb6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     197 M        60      35 M   240 M   1050 K     0    1148 K
 1     197 M         0      32 M   241 M    877 K     0    1148 K
-----------------------------------------------------------------------
 *     394 M        60      67 M   482 M   1928 K     0    2297 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.25        Core1: 15.26        
Core2: 23.53        Core3: 32.13        
Core4: 23.37        Core5: 15.09        
Core6: 40.00        Core7: 20.06        
Core8: 17.55        Core9: 37.02        
Core10: 37.53        Core11: 20.54        
Core12: 18.33        Core13: 29.62        
Core14: 18.53        Core15: 19.64        
Core16: 31.13        Core17: 26.78        
Core18: 18.70        Core19: 19.51        
Core20: 23.67        Core21: 19.15        
Core22: 17.05        Core23: 21.23        
Core24: 35.59        Core25: 19.18        
Core26: 16.11        Core27: 19.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 18.43
DDR read Latency(ns)
Socket0: 639.37
Socket1: 589.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.80        Core1: 16.87        
Core2: 28.21        Core3: 31.39        
Core4: 18.58        Core5: 17.14        
Core6: 40.77        Core7: 18.83        
Core8: 18.51        Core9: 35.52        
Core10: 41.44        Core11: 19.82        
Core12: 19.23        Core13: 27.38        
Core14: 19.98        Core15: 18.84        
Core16: 34.33        Core17: 26.39        
Core18: 20.09        Core19: 18.72        
Core20: 24.04        Core21: 18.29        
Core22: 18.37        Core23: 20.55        
Core24: 35.27        Core25: 18.34        
Core26: 18.00        Core27: 22.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 18.52
DDR read Latency(ns)
Socket0: 635.22
Socket1: 640.69
irq_total: 492004.578548341
cpu_total: 32.56
cpu_0: 53.59
cpu_1: 61.10
cpu_2: 8.58
cpu_3: 9.84
cpu_4: 45.35
cpu_5: 59.51
cpu_6: 0.20
cpu_7: 54.72
cpu_8: 59.18
cpu_9: 0.20
cpu_10: 0.13
cpu_11: 47.47
cpu_12: 57.65
cpu_13: 9.91
cpu_14: 43.22
cpu_15: 43.22
cpu_16: 1.33
cpu_17: 7.18
cpu_18: 48.54
cpu_19: 47.07
cpu_20: 16.02
cpu_21: 48.87
cpu_22: 45.48
cpu_23: 17.89
cpu_24: 9.38
cpu_25: 44.88
cpu_26: 53.39
cpu_27: 17.75
enp130s0f0_tx_packets_phy: 713134
enp130s0f1_tx_packets_phy: 674377
enp4s0f0_tx_packets_phy: 665460
enp4s0f1_tx_packets_phy: 720106
Total_tx_packets_phy: 2773077
enp130s0f0_tx_bytes_phy: 6431048090
enp130s0f1_tx_bytes_phy: 6081517834
enp4s0f0_tx_bytes_phy: 6000700091
enp4s0f1_tx_bytes_phy: 6493876535
Total_tx_bytes_phy: 25007142550
enp130s0f0_tx_packets: 713132
enp130s0f1_tx_packets: 674379
enp4s0f0_tx_packets: 665462
enp4s0f1_tx_packets: 720113
Total_tx_packets: 2773086
enp130s0f0_tx_bytes: 6428180784
enp130s0f1_tx_bytes: 6078844285
enp4s0f0_tx_bytes: 5998055679
enp4s0f1_tx_bytes: 6491055640
Total_tx_bytes: 24996136388
enp130s0f0_rx_packets_phy: 61546
enp130s0f1_rx_packets_phy: 72592
enp4s0f0_rx_packets_phy: 99737
enp4s0f1_rx_packets_phy: 74837
Total_rx_packets_phy: 308712
enp130s0f0_rx_packets: 61352
enp130s0f1_rx_packets: 68867
enp4s0f0_rx_packets: 99479
enp4s0f1_rx_packets: 74823
Total_rx_packets: 304521
enp130s0f0_rx_bytes_phy: 4307087
enp130s0f1_rx_bytes_phy: 5059134
enp4s0f0_rx_bytes_phy: 6980078
enp4s0f1_rx_bytes_phy: 5238529
Total_rx_bytes_phy: 21584828
enp130s0f0_rx_bytes: 4049235
enp130s0f1_rx_bytes: 4545268
enp4s0f0_rx_bytes: 6565624
enp4s0f1_rx_bytes: 4938360
Total_rx_bytes: 20098487


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.70        Core1: 16.28        
Core2: 26.80        Core3: 31.19        
Core4: 18.85        Core5: 17.27        
Core6: 47.20        Core7: 19.06        
Core8: 18.52        Core9: 38.73        
Core10: 30.01        Core11: 19.88        
Core12: 19.03        Core13: 27.78        
Core14: 19.77        Core15: 18.79        
Core16: 35.41        Core17: 26.44        
Core18: 19.94        Core19: 18.76        
Core20: 24.23        Core21: 18.62        
Core22: 18.14        Core23: 20.18        
Core24: 35.23        Core25: 18.37        
Core26: 17.63        Core27: 22.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 18.52
DDR read Latency(ns)
Socket0: 633.37
Socket1: 635.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.11        Core1: 15.98        
Core2: 27.05        Core3: 31.36        
Core4: 18.68        Core5: 17.86        
Core6: 43.97        Core7: 19.43        
Core8: 18.42        Core9: 37.89        
Core10: 42.74        Core11: 19.31        
Core12: 19.12        Core13: 27.09        
Core14: 19.90        Core15: 18.84        
Core16: 28.17        Core17: 26.33        
Core18: 20.37        Core19: 18.84        
Core20: 25.19        Core21: 18.28        
Core22: 18.31        Core23: 20.07        
Core24: 31.56        Core25: 18.26        
Core26: 17.82        Core27: 21.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 18.49
DDR read Latency(ns)
Socket0: 630.90
Socket1: 638.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.01        Core1: 15.96        
Core2: 28.14        Core3: 31.95        
Core4: 20.00        Core5: 16.42        
Core6: 41.38        Core7: 19.53        
Core8: 18.20        Core9: 38.99        
Core10: 41.33        Core11: 19.99        
Core12: 19.08        Core13: 28.53        
Core14: 19.58        Core15: 19.01        
Core16: 36.71        Core17: 26.44        
Core18: 19.51        Core19: 19.21        
Core20: 25.22        Core21: 18.56        
Core22: 17.99        Core23: 20.15        
Core24: 31.87        Core25: 18.47        
Core26: 17.50        Core27: 22.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.97
Socket1: 18.48
DDR read Latency(ns)
Socket0: 633.06
Socket1: 631.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.51        Core1: 16.82        
Core2: 28.03        Core3: 31.63        
Core4: 18.79        Core5: 16.35        
Core6: 39.42        Core7: 19.03        
Core8: 18.42        Core9: 37.42        
Core10: 43.58        Core11: 19.72        
Core12: 19.08        Core13: 27.12        
Core14: 19.62        Core15: 18.86        
Core16: 33.18        Core17: 26.27        
Core18: 20.48        Core19: 18.83        
Core20: 25.04        Core21: 17.82        
Core22: 18.16        Core23: 20.93        
Core24: 35.29        Core25: 18.56        
Core26: 17.61        Core27: 21.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 18.39
DDR read Latency(ns)
Socket0: 635.10
Socket1: 629.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24151
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414602062; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414605654; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207369645; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207369645; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207373821; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207373821; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207371055; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207371055; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207370752; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207370752; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006131597; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5959392; Consumed Joules: 363.73; Watts: 60.57; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4684878; Consumed DRAM Joules: 71.68; DRAM Watts: 11.94
S1P0; QPIClocks: 14414600342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414603306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207366723; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207366723; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207372011; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207372011; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207373495; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207373495; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207364020; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207364020; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006150274; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6082035; Consumed Joules: 371.22; Watts: 61.82; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 5006237; Consumed DRAM Joules: 76.60; DRAM Watts: 12.76
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f28
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.18   0.27   0.69    1.17      61 M     80 M    0.24    0.36    0.03    0.04     2968    10297      478     63
   1    1     0.20   0.27   0.74    1.19      60 M     82 M    0.26    0.38    0.03    0.04     6160    11091      543     58
   2    0     0.07   0.72   0.10    0.60    2057 K   3243 K    0.37    0.24    0.00    0.00       56       88       15     62
   3    1     0.08   0.72   0.11    0.60    4374 K   5109 K    0.14    0.24    0.01    0.01      112       90      116     59
   4    0     0.13   0.27   0.49    1.02      58 M     74 M    0.21    0.34    0.04    0.06     3416    10783       69     63
   5    1     0.20   0.27   0.73    1.18      60 M     82 M    0.26    0.39    0.03    0.04     6216    10376      365     59
   6    0     0.00   0.25   0.00    0.60      64 K     94 K    0.32    0.08    0.02    0.03      112        5        0     63
   7    1     0.18   0.26   0.69    1.20      68 M     85 M    0.20    0.32    0.04    0.05     3248    10396      522     58
   8    0     0.23   0.30   0.77    1.20      65 M     86 M    0.24    0.37    0.03    0.04     5040    10701      562     61
   9    1     0.00   0.31   0.00    0.60     102 K    164 K    0.38    0.11    0.02    0.02       56        2        4     59
  10    0     0.00   0.31   0.00    0.60      41 K     58 K    0.29    0.09    0.02    0.03        0        6        1     61
  11    1     0.11   0.24   0.47    0.97      66 M     82 M    0.19    0.31    0.06    0.07     3920     9796       34     58
  12    0     0.23   0.31   0.74    1.19      68 M     86 M    0.20    0.35    0.03    0.04     3976    11027      227     62
  13    1     0.08   0.80   0.10    0.60    2858 K   5371 K    0.47    0.30    0.00    0.01      224      201       39     59
  14    0     0.06   0.16   0.38    0.85      64 M     75 M    0.15    0.33    0.11    0.12     4200     9920      139     62
  15    1     0.06   0.17   0.38    0.85      61 M     73 M    0.16    0.34    0.10    0.12     5152    10203       21     58
  16    0     0.01   0.63   0.01    0.60     394 K    538 K    0.27    0.19    0.01    0.01        0       16        2     62
  17    1     0.04   0.68   0.07    0.60    2300 K   5195 K    0.56    0.23    0.01    0.01      112       81        9     59
  18    0     0.12   0.24   0.51    1.03      65 M     80 M    0.18    0.32    0.05    0.07     5768    11219      408     62
  19    1     0.12   0.26   0.47    0.96      58 M     75 M    0.22    0.34    0.05    0.06     2688     9844       82     59
  20    0     0.12   0.89   0.13    0.61    4626 K   7841 K    0.41    0.34    0.00    0.01      168      282       48     62
  21    1     0.11   0.22   0.50    0.99      60 M     76 M    0.21    0.34    0.05    0.07     3528     9580      314     59
  22    0     0.07   0.16   0.42    0.90      59 M     71 M    0.17    0.36    0.09    0.10     5152    10503       11     64
  23    1     0.14   0.73   0.20    0.60    4957 K   6363 K    0.22    0.49    0.00    0.00      672      437       87     61
  24    0     0.07   0.70   0.11    0.60    4084 K   4665 K    0.12    0.22    0.01    0.01      168      152       10     63
  25    1     0.07   0.17   0.40    0.88      60 M     72 M    0.18    0.35    0.09    0.11     3472     9653       15     60
  26    0     0.20   0.29   0.67    1.20      60 M     79 M    0.24    0.36    0.03    0.04     4480    10209       17     62
  27    1     0.14   0.71   0.20    0.60    4578 K   6153 K    0.26    0.48    0.00    0.00      224      118       95     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.30   0.36    1.03     515 M    651 M    0.21    0.35    0.03    0.04    35504    85208     1987     56
 SKT    1     0.11   0.30   0.36    0.95     516 M    659 M    0.22    0.35    0.03    0.04    35784    81868     2246     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.30   0.36    0.99    1031 M   1310 M    0.21    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:  100 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 36.40 %

 C1 core residency: 45.56 %; C3 core residency: 1.57 %; C6 core residency: 16.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.53 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       35 G     35 G   |   36%    36%   
 SKT    1       35 G     36 G   |   37%    37%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  142 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    88.54    49.85     306.59      59.99         115.68
 SKT   1    89.20    51.26     309.18      63.31         116.41
---------------------------------------------------------------------------------------------------------------
       *    177.74    101.12     615.77     123.31         116.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s2_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 600e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  4479.52 --||-- Mem Ch  0: Reads (MB/s):  4355.52 --|
|--            Writes(MB/s):  2551.82 --||--            Writes(MB/s):  2576.81 --|
|-- Mem Ch  1: Reads (MB/s):  4491.08 --||-- Mem Ch  1: Reads (MB/s):  4349.86 --|
|--            Writes(MB/s):  2555.51 --||--            Writes(MB/s):  2582.34 --|
|-- Mem Ch  2: Reads (MB/s):  4475.60 --||-- Mem Ch  2: Reads (MB/s):  4359.47 --|
|--            Writes(MB/s):  2551.21 --||--            Writes(MB/s):  2579.41 --|
|-- Mem Ch  3: Reads (MB/s):  4500.60 --||-- Mem Ch  3: Reads (MB/s):  4399.67 --|
|--            Writes(MB/s):  2554.29 --||--            Writes(MB/s):  2589.50 --|
|-- NODE 0 Mem Read (MB/s) : 17946.81 --||-- NODE 1 Mem Read (MB/s) : 17464.53 --|
|-- NODE 0 Mem Write(MB/s) : 10212.83 --||-- NODE 1 Mem Write(MB/s) : 10328.06 --|
|-- NODE 0 P. Write (T/s):     167810 --||-- NODE 1 P. Write (T/s):     163965 --|
|-- NODE 0 Memory (MB/s):    28159.63 --||-- NODE 1 Memory (MB/s):    27792.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35411.34                --|
            |--                System Write Throughput(MB/s):      20540.88                --|
            |--               System Memory Throughput(MB/s):      55952.22                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 60e3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     197 M        60      25 M   233 M    825 K     0    1120 K
 1     196 M        12      28 M   236 M    877 K     0    1100 K
-----------------------------------------------------------------------
 *     394 M        72      53 M   470 M   1702 K     0    2221 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.53        Core1: 15.65        
Core2: 24.43        Core3: 36.56        
Core4: 15.74        Core5: 17.54        
Core6: 35.42        Core7: 19.08        
Core8: 19.08        Core9: 35.72        
Core10: 39.69        Core11: 20.02        
Core12: 18.27        Core13: 38.00        
Core14: 20.98        Core15: 18.64        
Core16: 37.54        Core17: 40.38        
Core18: 20.69        Core19: 19.74        
Core20: 41.06        Core21: 17.26        
Core22: 18.86        Core23: 21.96        
Core24: 24.22        Core25: 17.70        
Core26: 16.68        Core27: 25.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 18.62
DDR read Latency(ns)
Socket0: 644.63
Socket1: 619.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.40        Core1: 15.56        
Core2: 24.67        Core3: 36.16        
Core4: 15.66        Core5: 17.63        
Core6: 38.69        Core7: 19.01        
Core8: 19.42        Core9: 35.97        
Core10: 44.44        Core11: 19.96        
Core12: 18.25        Core13: 36.82        
Core14: 20.91        Core15: 18.88        
Core16: 37.04        Core17: 36.33        
Core18: 20.56        Core19: 19.77        
Core20: 41.18        Core21: 17.24        
Core22: 19.02        Core23: 21.73        
Core24: 24.37        Core25: 17.69        
Core26: 16.66        Core27: 25.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 18.63
DDR read Latency(ns)
Socket0: 645.11
Socket1: 625.84
irq_total: 469286.705007125
cpu_total: 32.41
cpu_0: 55.05
cpu_1: 55.72
cpu_2: 14.76
cpu_3: 22.94
cpu_4: 50.73
cpu_5: 47.14
cpu_6: 8.31
cpu_7: 51.86
cpu_8: 49.93
cpu_9: 9.31
cpu_10: 0.13
cpu_11: 43.82
cpu_12: 51.60
cpu_13: 0.13
cpu_14: 44.68
cpu_15: 46.81
cpu_16: 1.99
cpu_17: 0.07
cpu_18: 47.41
cpu_19: 42.69
cpu_20: 0.27
cpu_21: 49.34
cpu_22: 45.28
cpu_23: 16.95
cpu_24: 29.85
cpu_25: 46.28
cpu_26: 49.67
cpu_27: 24.73
enp130s0f0_rx_bytes: 4501491
enp130s0f1_rx_bytes: 5432311
enp4s0f0_rx_bytes: 3868106
enp4s0f1_rx_bytes: 4680450
Total_rx_bytes: 18482358
enp130s0f0_tx_bytes: 6570863863
enp130s0f1_tx_bytes: 5884063478
enp4s0f0_tx_bytes: 5879752989
enp4s0f1_tx_bytes: 6551262226
Total_tx_bytes: 24885942556
enp130s0f0_tx_bytes_phy: 6573805889
enp130s0f1_tx_bytes_phy: 5886635214
enp4s0f0_tx_bytes_phy: 5882341691
enp4s0f1_tx_bytes_phy: 6554166981
Total_tx_bytes_phy: 24896949775
enp130s0f0_rx_packets_phy: 69690
enp130s0f1_rx_packets_phy: 90099
enp4s0f0_rx_packets_phy: 60554
enp4s0f1_rx_packets_phy: 71256
Total_rx_packets_phy: 291599
enp130s0f0_rx_packets: 68204
enp130s0f1_rx_packets: 82307
enp4s0f0_rx_packets: 58607
enp4s0f1_rx_packets: 70915
Total_rx_packets: 280033
enp130s0f0_tx_packets: 728962
enp130s0f1_tx_packets: 652769
enp4s0f0_tx_packets: 652291
enp4s0f1_tx_packets: 726788
Total_tx_packets: 2760810
enp130s0f0_rx_bytes_phy: 4869434
enp130s0f1_rx_bytes_phy: 6260218
enp4s0f0_rx_bytes_phy: 4227121
enp4s0f1_rx_bytes_phy: 4985925
Total_rx_bytes_phy: 20342698
enp130s0f0_tx_packets_phy: 728965
enp130s0f1_tx_packets_phy: 652765
enp4s0f0_tx_packets_phy: 652289
enp4s0f1_tx_packets_phy: 726788
Total_tx_packets_phy: 2760807


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.23        Core1: 15.95        
Core2: 24.29        Core3: 34.20        
Core4: 15.87        Core5: 17.50        
Core6: 35.94        Core7: 19.04        
Core8: 18.96        Core9: 35.80        
Core10: 44.10        Core11: 20.06        
Core12: 18.38        Core13: 37.24        
Core14: 20.89        Core15: 18.70        
Core16: 37.03        Core17: 34.28        
Core18: 20.79        Core19: 19.69        
Core20: 30.22        Core21: 17.37        
Core22: 18.91        Core23: 21.65        
Core24: 24.11        Core25: 17.73        
Core26: 16.55        Core27: 25.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.92
Socket1: 18.64
DDR read Latency(ns)
Socket0: 648.32
Socket1: 620.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.50        Core1: 16.68        
Core2: 24.23        Core3: 36.79        
Core4: 16.45        Core5: 16.72        
Core6: 31.61        Core7: 19.34        
Core8: 19.26        Core9: 35.63        
Core10: 41.73        Core11: 20.23        
Core12: 18.59        Core13: 42.38        
Core14: 20.78        Core15: 18.90        
Core16: 32.89        Core17: 41.09        
Core18: 20.84        Core19: 19.93        
Core20: 34.87        Core21: 17.18        
Core22: 18.85        Core23: 21.56        
Core24: 24.42        Core25: 17.63        
Core26: 16.22        Core27: 25.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.05
Socket1: 18.72
DDR read Latency(ns)
Socket0: 648.69
Socket1: 605.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.08        Core1: 16.10        
Core2: 24.53        Core3: 36.25        
Core4: 16.19        Core5: 17.41        
Core6: 34.57        Core7: 19.11        
Core8: 19.41        Core9: 35.73        
Core10: 40.26        Core11: 19.99        
Core12: 18.54        Core13: 42.17        
Core14: 20.59        Core15: 18.77        
Core16: 30.51        Core17: 38.32        
Core18: 20.68        Core19: 19.72        
Core20: 27.95        Core21: 17.33        
Core22: 18.95        Core23: 21.60        
Core24: 24.38        Core25: 17.52        
Core26: 16.61        Core27: 25.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.99
Socket1: 18.67
DDR read Latency(ns)
Socket0: 641.52
Socket1: 619.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.76        Core1: 15.75        
Core2: 24.43        Core3: 36.47        
Core4: 16.08        Core5: 17.82        
Core6: 37.63        Core7: 19.05        
Core8: 19.32        Core9: 35.65        
Core10: 43.51        Core11: 19.89        
Core12: 18.41        Core13: 37.30        
Core14: 20.89        Core15: 18.65        
Core16: 35.46        Core17: 38.22        
Core18: 20.87        Core19: 19.75        
Core20: 35.56        Core21: 17.25        
Core22: 18.94        Core23: 21.73        
Core24: 24.35        Core25: 17.61        
Core26: 16.74        Core27: 25.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 18.65
DDR read Latency(ns)
Socket0: 641.09
Socket1: 627.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25218
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412309530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412313150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206223418; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206223418; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206219479; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206219479; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206216946; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206216946; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206216443; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206216443; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005176772; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5987287; Consumed Joules: 365.43; Watts: 60.86; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 4657186; Consumed DRAM Joules: 71.25; DRAM Watts: 11.87
S1P0; QPIClocks: 14412340558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412344570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206226639; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206226639; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206227248; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206227248; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206252754; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206252754; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206253087; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206253087; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005221998; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5936768; Consumed Joules: 362.35; Watts: 60.34; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4963588; Consumed DRAM Joules: 75.94; DRAM Watts: 12.65
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6354
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.16   0.25   0.65    1.20      63 M     79 M    0.21    0.33    0.04    0.05     3976    11809      465     62
   1    1     0.19   0.27   0.71    1.20      55 M     77 M    0.28    0.39    0.03    0.04     5992    11189      150     59
   2    0     0.11   0.74   0.15    0.62    3702 K   6429 K    0.42    0.39    0.00    0.01      392      322        5     61
   3    1     0.15   0.82   0.18    0.61      11 M     13 M    0.15    0.25    0.01    0.01      392      194      523     59
   4    0     0.14   0.22   0.63    1.20      52 M     71 M    0.27    0.39    0.04    0.05     5488    12735      303     62
   5    1     0.13   0.24   0.55    1.09      59 M     75 M    0.21    0.36    0.04    0.06     3248    10583       78     59
   6    0     0.05   0.65   0.07    0.60    4818 K   5937 K    0.19    0.20    0.01    0.01        0       82      169     62
   7    1     0.18   0.27   0.66    1.20      66 M     83 M    0.21    0.33    0.04    0.05     4480    10278      172     58
   8    0     0.17   0.27   0.65    1.20      65 M     81 M    0.20    0.34    0.04    0.05     4200    11204      593     61
   9    1     0.05   0.71   0.08    0.60    4854 K   6563 K    0.26    0.21    0.01    0.01      168        4      282     59
  10    0     0.00   0.23   0.00    0.60     104 K    140 K    0.26    0.07    0.03    0.04       56       13        0     61
  11    1     0.07   0.19   0.40    0.88      66 M     78 M    0.15    0.32    0.09    0.11     3976    10160       34     59
  12    0     0.18   0.27   0.67    1.20      63 M     80 M    0.22    0.36    0.03    0.04     4144    12456      240     62
  13    1     0.00   0.35   0.00    0.60      62 K     89 K    0.30    0.10    0.02    0.02       56        7        3     59
  14    0     0.08   0.19   0.40    0.89      65 M     76 M    0.15    0.31    0.09    0.10     2296    11039      177     62
  15    1     0.11   0.24   0.46    0.94      61 M     76 M    0.20    0.34    0.06    0.07     4928    10584       22     58
  16    0     0.00   0.51   0.00    0.60     116 K    153 K    0.24    0.16    0.01    0.01       56       12        1     62
  17    1     0.00   0.37   0.00    0.60      49 K     69 K    0.29    0.13    0.01    0.02       56        1        2     59
  18    0     0.10   0.22   0.44    0.94      65 M     78 M    0.17    0.31    0.07    0.08     5320    12718      153     63
  19    1     0.07   0.18   0.37    0.84      61 M     72 M    0.16    0.33    0.09    0.11     4256     9854       19     60
  20    0     0.00   0.56   0.00    0.60     107 K    145 K    0.26    0.21    0.01    0.01        0        6        1     63
  21    1     0.13   0.26   0.51    1.00      55 M     72 M    0.23    0.37    0.04    0.05     4200    10603       22     60
  22    0     0.07   0.16   0.41    0.89      61 M     73 M    0.16    0.35    0.09    0.11     4928    12444       31     63
  23    1     0.14   0.73   0.19    0.61    4251 K   5697 K    0.25    0.49    0.00    0.00      112      314       80     61
  24    0     0.22   0.80   0.28    0.72      10 M     15 M    0.33    0.43    0.00    0.01      336      388      717     63
  25    1     0.07   0.17   0.43    0.91      56 M     70 M    0.20    0.38    0.08    0.09     4928    10797       27     60
  26    0     0.14   0.22   0.62    1.19      56 M     73 M    0.24    0.37    0.04    0.05     3920    11807        2     62
  27    1     0.18   0.74   0.25    0.68    8774 K     11 M    0.21    0.45    0.00    0.01       56      181      262     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.28   0.36    1.03     511 M    643 M    0.21    0.35    0.04    0.05    35112    97035     2857     56
 SKT    1     0.11   0.31   0.34    0.94     510 M    642 M    0.21    0.35    0.03    0.04    36848    84749     1676     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.30   0.35    0.98    1022 M   1286 M    0.21    0.35    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.55 %

 C1 core residency: 43.34 %; C3 core residency: 2.64 %; C6 core residency: 18.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.30 => corresponds to 7.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       34 G     34 G   |   36%    36%   
 SKT    1       34 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  139 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    85.70    49.77     306.54      59.23         117.05
 SKT   1    88.55    52.14     303.75      63.68         116.42
---------------------------------------------------------------------------------------------------------------
       *    174.25    101.91     610.29     122.91         116.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
