
NTagTest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b75c  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  0800b9fc  0800b9fc  0001b9fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bbec  0800bbec  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800bbec  0800bbec  0001bbec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bbf4  0800bbf4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bbf4  0800bbf4  0001bbf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bbf8  0800bbf8  0001bbf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  24000000  0800bbfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c98  24000078  0800bc74  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24004d10  0800bc74  00024d10  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002dac0  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a04  00000000  00000000  0004db66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ec0  00000000  00000000  00052570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001d28  00000000  00000000  00054430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000465d6  00000000  00000000  00056158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025feb  00000000  00000000  0009c72e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001b4dcb  00000000  00000000  000c2719  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  002774e4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088dc  00000000  00000000  00277534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000078 	.word	0x24000078
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b9e4 	.word	0x0800b9e4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400007c 	.word	0x2400007c
 80002dc:	0800b9e4 	.word	0x0800b9e4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b974 	b.w	8000690 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468e      	mov	lr, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d14d      	bne.n	800046a <__udivmoddi4+0xaa>
 80003ce:	428a      	cmp	r2, r1
 80003d0:	4694      	mov	ip, r2
 80003d2:	d969      	bls.n	80004a8 <__udivmoddi4+0xe8>
 80003d4:	fab2 f282 	clz	r2, r2
 80003d8:	b152      	cbz	r2, 80003f0 <__udivmoddi4+0x30>
 80003da:	fa01 f302 	lsl.w	r3, r1, r2
 80003de:	f1c2 0120 	rsb	r1, r2, #32
 80003e2:	fa20 f101 	lsr.w	r1, r0, r1
 80003e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ea:	ea41 0e03 	orr.w	lr, r1, r3
 80003ee:	4094      	lsls	r4, r2
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	0c21      	lsrs	r1, r4, #16
 80003f6:	fbbe f6f8 	udiv	r6, lr, r8
 80003fa:	fa1f f78c 	uxth.w	r7, ip
 80003fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000402:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000406:	fb06 f107 	mul.w	r1, r6, r7
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f106 30ff 	add.w	r0, r6, #4294967295
 8000416:	f080 811f 	bcs.w	8000658 <__udivmoddi4+0x298>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 811c 	bls.w	8000658 <__udivmoddi4+0x298>
 8000420:	3e02      	subs	r6, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a5b      	subs	r3, r3, r1
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb3 f0f8 	udiv	r0, r3, r8
 800042c:	fb08 3310 	mls	r3, r8, r0, r3
 8000430:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000434:	fb00 f707 	mul.w	r7, r0, r7
 8000438:	42a7      	cmp	r7, r4
 800043a:	d90a      	bls.n	8000452 <__udivmoddi4+0x92>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 33ff 	add.w	r3, r0, #4294967295
 8000444:	f080 810a 	bcs.w	800065c <__udivmoddi4+0x29c>
 8000448:	42a7      	cmp	r7, r4
 800044a:	f240 8107 	bls.w	800065c <__udivmoddi4+0x29c>
 800044e:	4464      	add	r4, ip
 8000450:	3802      	subs	r0, #2
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	1be4      	subs	r4, r4, r7
 8000458:	2600      	movs	r6, #0
 800045a:	b11d      	cbz	r5, 8000464 <__udivmoddi4+0xa4>
 800045c:	40d4      	lsrs	r4, r2
 800045e:	2300      	movs	r3, #0
 8000460:	e9c5 4300 	strd	r4, r3, [r5]
 8000464:	4631      	mov	r1, r6
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d909      	bls.n	8000482 <__udivmoddi4+0xc2>
 800046e:	2d00      	cmp	r5, #0
 8000470:	f000 80ef 	beq.w	8000652 <__udivmoddi4+0x292>
 8000474:	2600      	movs	r6, #0
 8000476:	e9c5 0100 	strd	r0, r1, [r5]
 800047a:	4630      	mov	r0, r6
 800047c:	4631      	mov	r1, r6
 800047e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000482:	fab3 f683 	clz	r6, r3
 8000486:	2e00      	cmp	r6, #0
 8000488:	d14a      	bne.n	8000520 <__udivmoddi4+0x160>
 800048a:	428b      	cmp	r3, r1
 800048c:	d302      	bcc.n	8000494 <__udivmoddi4+0xd4>
 800048e:	4282      	cmp	r2, r0
 8000490:	f200 80f9 	bhi.w	8000686 <__udivmoddi4+0x2c6>
 8000494:	1a84      	subs	r4, r0, r2
 8000496:	eb61 0303 	sbc.w	r3, r1, r3
 800049a:	2001      	movs	r0, #1
 800049c:	469e      	mov	lr, r3
 800049e:	2d00      	cmp	r5, #0
 80004a0:	d0e0      	beq.n	8000464 <__udivmoddi4+0xa4>
 80004a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004a6:	e7dd      	b.n	8000464 <__udivmoddi4+0xa4>
 80004a8:	b902      	cbnz	r2, 80004ac <__udivmoddi4+0xec>
 80004aa:	deff      	udf	#255	; 0xff
 80004ac:	fab2 f282 	clz	r2, r2
 80004b0:	2a00      	cmp	r2, #0
 80004b2:	f040 8092 	bne.w	80005da <__udivmoddi4+0x21a>
 80004b6:	eba1 010c 	sub.w	r1, r1, ip
 80004ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004be:	fa1f fe8c 	uxth.w	lr, ip
 80004c2:	2601      	movs	r6, #1
 80004c4:	0c20      	lsrs	r0, r4, #16
 80004c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ca:	fb07 1113 	mls	r1, r7, r3, r1
 80004ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d2:	fb0e f003 	mul.w	r0, lr, r3
 80004d6:	4288      	cmp	r0, r1
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x12c>
 80004da:	eb1c 0101 	adds.w	r1, ip, r1
 80004de:	f103 38ff 	add.w	r8, r3, #4294967295
 80004e2:	d202      	bcs.n	80004ea <__udivmoddi4+0x12a>
 80004e4:	4288      	cmp	r0, r1
 80004e6:	f200 80cb 	bhi.w	8000680 <__udivmoddi4+0x2c0>
 80004ea:	4643      	mov	r3, r8
 80004ec:	1a09      	subs	r1, r1, r0
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f4:	fb07 1110 	mls	r1, r7, r0, r1
 80004f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000500:	45a6      	cmp	lr, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x156>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f100 31ff 	add.w	r1, r0, #4294967295
 800050c:	d202      	bcs.n	8000514 <__udivmoddi4+0x154>
 800050e:	45a6      	cmp	lr, r4
 8000510:	f200 80bb 	bhi.w	800068a <__udivmoddi4+0x2ca>
 8000514:	4608      	mov	r0, r1
 8000516:	eba4 040e 	sub.w	r4, r4, lr
 800051a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x9a>
 8000520:	f1c6 0720 	rsb	r7, r6, #32
 8000524:	40b3      	lsls	r3, r6
 8000526:	fa22 fc07 	lsr.w	ip, r2, r7
 800052a:	ea4c 0c03 	orr.w	ip, ip, r3
 800052e:	fa20 f407 	lsr.w	r4, r0, r7
 8000532:	fa01 f306 	lsl.w	r3, r1, r6
 8000536:	431c      	orrs	r4, r3
 8000538:	40f9      	lsrs	r1, r7
 800053a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800053e:	fa00 f306 	lsl.w	r3, r0, r6
 8000542:	fbb1 f8f9 	udiv	r8, r1, r9
 8000546:	0c20      	lsrs	r0, r4, #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fb09 1118 	mls	r1, r9, r8, r1
 8000550:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000554:	fb08 f00e 	mul.w	r0, r8, lr
 8000558:	4288      	cmp	r0, r1
 800055a:	fa02 f206 	lsl.w	r2, r2, r6
 800055e:	d90b      	bls.n	8000578 <__udivmoddi4+0x1b8>
 8000560:	eb1c 0101 	adds.w	r1, ip, r1
 8000564:	f108 3aff 	add.w	sl, r8, #4294967295
 8000568:	f080 8088 	bcs.w	800067c <__udivmoddi4+0x2bc>
 800056c:	4288      	cmp	r0, r1
 800056e:	f240 8085 	bls.w	800067c <__udivmoddi4+0x2bc>
 8000572:	f1a8 0802 	sub.w	r8, r8, #2
 8000576:	4461      	add	r1, ip
 8000578:	1a09      	subs	r1, r1, r0
 800057a:	b2a4      	uxth	r4, r4
 800057c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000580:	fb09 1110 	mls	r1, r9, r0, r1
 8000584:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000588:	fb00 fe0e 	mul.w	lr, r0, lr
 800058c:	458e      	cmp	lr, r1
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x1e2>
 8000590:	eb1c 0101 	adds.w	r1, ip, r1
 8000594:	f100 34ff 	add.w	r4, r0, #4294967295
 8000598:	d26c      	bcs.n	8000674 <__udivmoddi4+0x2b4>
 800059a:	458e      	cmp	lr, r1
 800059c:	d96a      	bls.n	8000674 <__udivmoddi4+0x2b4>
 800059e:	3802      	subs	r0, #2
 80005a0:	4461      	add	r1, ip
 80005a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005a6:	fba0 9402 	umull	r9, r4, r0, r2
 80005aa:	eba1 010e 	sub.w	r1, r1, lr
 80005ae:	42a1      	cmp	r1, r4
 80005b0:	46c8      	mov	r8, r9
 80005b2:	46a6      	mov	lr, r4
 80005b4:	d356      	bcc.n	8000664 <__udivmoddi4+0x2a4>
 80005b6:	d053      	beq.n	8000660 <__udivmoddi4+0x2a0>
 80005b8:	b15d      	cbz	r5, 80005d2 <__udivmoddi4+0x212>
 80005ba:	ebb3 0208 	subs.w	r2, r3, r8
 80005be:	eb61 010e 	sbc.w	r1, r1, lr
 80005c2:	fa01 f707 	lsl.w	r7, r1, r7
 80005c6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ca:	40f1      	lsrs	r1, r6
 80005cc:	431f      	orrs	r7, r3
 80005ce:	e9c5 7100 	strd	r7, r1, [r5]
 80005d2:	2600      	movs	r6, #0
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	40d8      	lsrs	r0, r3
 80005e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005e4:	fa21 f303 	lsr.w	r3, r1, r3
 80005e8:	4091      	lsls	r1, r2
 80005ea:	4301      	orrs	r1, r0
 80005ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005f0:	fa1f fe8c 	uxth.w	lr, ip
 80005f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005f8:	fb07 3610 	mls	r6, r7, r0, r3
 80005fc:	0c0b      	lsrs	r3, r1, #16
 80005fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000602:	fb00 f60e 	mul.w	r6, r0, lr
 8000606:	429e      	cmp	r6, r3
 8000608:	fa04 f402 	lsl.w	r4, r4, r2
 800060c:	d908      	bls.n	8000620 <__udivmoddi4+0x260>
 800060e:	eb1c 0303 	adds.w	r3, ip, r3
 8000612:	f100 38ff 	add.w	r8, r0, #4294967295
 8000616:	d22f      	bcs.n	8000678 <__udivmoddi4+0x2b8>
 8000618:	429e      	cmp	r6, r3
 800061a:	d92d      	bls.n	8000678 <__udivmoddi4+0x2b8>
 800061c:	3802      	subs	r0, #2
 800061e:	4463      	add	r3, ip
 8000620:	1b9b      	subs	r3, r3, r6
 8000622:	b289      	uxth	r1, r1
 8000624:	fbb3 f6f7 	udiv	r6, r3, r7
 8000628:	fb07 3316 	mls	r3, r7, r6, r3
 800062c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000630:	fb06 f30e 	mul.w	r3, r6, lr
 8000634:	428b      	cmp	r3, r1
 8000636:	d908      	bls.n	800064a <__udivmoddi4+0x28a>
 8000638:	eb1c 0101 	adds.w	r1, ip, r1
 800063c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000640:	d216      	bcs.n	8000670 <__udivmoddi4+0x2b0>
 8000642:	428b      	cmp	r3, r1
 8000644:	d914      	bls.n	8000670 <__udivmoddi4+0x2b0>
 8000646:	3e02      	subs	r6, #2
 8000648:	4461      	add	r1, ip
 800064a:	1ac9      	subs	r1, r1, r3
 800064c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000650:	e738      	b.n	80004c4 <__udivmoddi4+0x104>
 8000652:	462e      	mov	r6, r5
 8000654:	4628      	mov	r0, r5
 8000656:	e705      	b.n	8000464 <__udivmoddi4+0xa4>
 8000658:	4606      	mov	r6, r0
 800065a:	e6e3      	b.n	8000424 <__udivmoddi4+0x64>
 800065c:	4618      	mov	r0, r3
 800065e:	e6f8      	b.n	8000452 <__udivmoddi4+0x92>
 8000660:	454b      	cmp	r3, r9
 8000662:	d2a9      	bcs.n	80005b8 <__udivmoddi4+0x1f8>
 8000664:	ebb9 0802 	subs.w	r8, r9, r2
 8000668:	eb64 0e0c 	sbc.w	lr, r4, ip
 800066c:	3801      	subs	r0, #1
 800066e:	e7a3      	b.n	80005b8 <__udivmoddi4+0x1f8>
 8000670:	4646      	mov	r6, r8
 8000672:	e7ea      	b.n	800064a <__udivmoddi4+0x28a>
 8000674:	4620      	mov	r0, r4
 8000676:	e794      	b.n	80005a2 <__udivmoddi4+0x1e2>
 8000678:	4640      	mov	r0, r8
 800067a:	e7d1      	b.n	8000620 <__udivmoddi4+0x260>
 800067c:	46d0      	mov	r8, sl
 800067e:	e77b      	b.n	8000578 <__udivmoddi4+0x1b8>
 8000680:	3b02      	subs	r3, #2
 8000682:	4461      	add	r1, ip
 8000684:	e732      	b.n	80004ec <__udivmoddi4+0x12c>
 8000686:	4630      	mov	r0, r6
 8000688:	e709      	b.n	800049e <__udivmoddi4+0xde>
 800068a:	4464      	add	r4, ip
 800068c:	3802      	subs	r0, #2
 800068e:	e742      	b.n	8000516 <__udivmoddi4+0x156>

08000690 <__aeabi_idiv0>:
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop

08000694 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000698:	4b3d      	ldr	r3, [pc, #244]	; (8000790 <SystemInit+0xfc>)
 800069a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800069e:	4a3c      	ldr	r2, [pc, #240]	; (8000790 <SystemInit+0xfc>)
 80006a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006a8:	4b39      	ldr	r3, [pc, #228]	; (8000790 <SystemInit+0xfc>)
 80006aa:	691b      	ldr	r3, [r3, #16]
 80006ac:	4a38      	ldr	r2, [pc, #224]	; (8000790 <SystemInit+0xfc>)
 80006ae:	f043 0310 	orr.w	r3, r3, #16
 80006b2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006b4:	4b37      	ldr	r3, [pc, #220]	; (8000794 <SystemInit+0x100>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f003 030f 	and.w	r3, r3, #15
 80006bc:	2b06      	cmp	r3, #6
 80006be:	d807      	bhi.n	80006d0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006c0:	4b34      	ldr	r3, [pc, #208]	; (8000794 <SystemInit+0x100>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f023 030f 	bic.w	r3, r3, #15
 80006c8:	4a32      	ldr	r2, [pc, #200]	; (8000794 <SystemInit+0x100>)
 80006ca:	f043 0307 	orr.w	r3, r3, #7
 80006ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006d0:	4b31      	ldr	r3, [pc, #196]	; (8000798 <SystemInit+0x104>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a30      	ldr	r2, [pc, #192]	; (8000798 <SystemInit+0x104>)
 80006d6:	f043 0301 	orr.w	r3, r3, #1
 80006da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006dc:	4b2e      	ldr	r3, [pc, #184]	; (8000798 <SystemInit+0x104>)
 80006de:	2200      	movs	r2, #0
 80006e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006e2:	4b2d      	ldr	r3, [pc, #180]	; (8000798 <SystemInit+0x104>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	492c      	ldr	r1, [pc, #176]	; (8000798 <SystemInit+0x104>)
 80006e8:	4b2c      	ldr	r3, [pc, #176]	; (800079c <SystemInit+0x108>)
 80006ea:	4013      	ands	r3, r2
 80006ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ee:	4b29      	ldr	r3, [pc, #164]	; (8000794 <SystemInit+0x100>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	f003 0308 	and.w	r3, r3, #8
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d007      	beq.n	800070a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006fa:	4b26      	ldr	r3, [pc, #152]	; (8000794 <SystemInit+0x100>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	f023 030f 	bic.w	r3, r3, #15
 8000702:	4a24      	ldr	r2, [pc, #144]	; (8000794 <SystemInit+0x100>)
 8000704:	f043 0307 	orr.w	r3, r3, #7
 8000708:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800070a:	4b23      	ldr	r3, [pc, #140]	; (8000798 <SystemInit+0x104>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000710:	4b21      	ldr	r3, [pc, #132]	; (8000798 <SystemInit+0x104>)
 8000712:	2200      	movs	r2, #0
 8000714:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000716:	4b20      	ldr	r3, [pc, #128]	; (8000798 <SystemInit+0x104>)
 8000718:	2200      	movs	r2, #0
 800071a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800071c:	4b1e      	ldr	r3, [pc, #120]	; (8000798 <SystemInit+0x104>)
 800071e:	4a20      	ldr	r2, [pc, #128]	; (80007a0 <SystemInit+0x10c>)
 8000720:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000722:	4b1d      	ldr	r3, [pc, #116]	; (8000798 <SystemInit+0x104>)
 8000724:	4a1f      	ldr	r2, [pc, #124]	; (80007a4 <SystemInit+0x110>)
 8000726:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000728:	4b1b      	ldr	r3, [pc, #108]	; (8000798 <SystemInit+0x104>)
 800072a:	4a1f      	ldr	r2, [pc, #124]	; (80007a8 <SystemInit+0x114>)
 800072c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800072e:	4b1a      	ldr	r3, [pc, #104]	; (8000798 <SystemInit+0x104>)
 8000730:	2200      	movs	r2, #0
 8000732:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000734:	4b18      	ldr	r3, [pc, #96]	; (8000798 <SystemInit+0x104>)
 8000736:	4a1c      	ldr	r2, [pc, #112]	; (80007a8 <SystemInit+0x114>)
 8000738:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800073a:	4b17      	ldr	r3, [pc, #92]	; (8000798 <SystemInit+0x104>)
 800073c:	2200      	movs	r2, #0
 800073e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000740:	4b15      	ldr	r3, [pc, #84]	; (8000798 <SystemInit+0x104>)
 8000742:	4a19      	ldr	r2, [pc, #100]	; (80007a8 <SystemInit+0x114>)
 8000744:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000746:	4b14      	ldr	r3, [pc, #80]	; (8000798 <SystemInit+0x104>)
 8000748:	2200      	movs	r2, #0
 800074a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800074c:	4b12      	ldr	r3, [pc, #72]	; (8000798 <SystemInit+0x104>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a11      	ldr	r2, [pc, #68]	; (8000798 <SystemInit+0x104>)
 8000752:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000756:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <SystemInit+0x104>)
 800075a:	2200      	movs	r2, #0
 800075c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800075e:	4b13      	ldr	r3, [pc, #76]	; (80007ac <SystemInit+0x118>)
 8000760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000762:	4a12      	ldr	r2, [pc, #72]	; (80007ac <SystemInit+0x118>)
 8000764:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000768:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800076a:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <SystemInit+0x11c>)
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <SystemInit+0x120>)
 8000770:	4013      	ands	r3, r2
 8000772:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000776:	d202      	bcs.n	800077e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000778:	4b0f      	ldr	r3, [pc, #60]	; (80007b8 <SystemInit+0x124>)
 800077a:	2201      	movs	r2, #1
 800077c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800077e:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <SystemInit+0x128>)
 8000780:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000784:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000786:	bf00      	nop
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	e000ed00 	.word	0xe000ed00
 8000794:	52002000 	.word	0x52002000
 8000798:	58024400 	.word	0x58024400
 800079c:	eaf6ed7f 	.word	0xeaf6ed7f
 80007a0:	02020200 	.word	0x02020200
 80007a4:	01ff0000 	.word	0x01ff0000
 80007a8:	01010280 	.word	0x01010280
 80007ac:	580000c0 	.word	0x580000c0
 80007b0:	5c001000 	.word	0x5c001000
 80007b4:	ffff0000 	.word	0xffff0000
 80007b8:	51008108 	.word	0x51008108
 80007bc:	52004000 	.word	0x52004000

080007c0 <_ZN9NTagRC52213WriteRegisterEhh>:
#include "NTagRC522.h"
#include "cmsis_os.h"


//write 8 bits to the specified address
uint8_t NTagRC522::WriteRegister(uint8_t reg_addr, uint8_t write_data) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	460b      	mov	r3, r1
 80007ca:	70fb      	strb	r3, [r7, #3]
 80007cc:	4613      	mov	r3, r2
 80007ce:	70bb      	strb	r3, [r7, #2]
	EnableCS();
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	4798      	blx	r3
	uint8_t transmit[2];
	transmit[0] = reg_addr << 1;
 80007d6:	78fb      	ldrb	r3, [r7, #3]
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	733b      	strb	r3, [r7, #12]
	transmit[1] = write_data;
 80007de:	78bb      	ldrb	r3, [r7, #2]
 80007e0:	737b      	strb	r3, [r7, #13]

	uint8_t ret;
	ret = HAL_SPI_Transmit(SPIHandle, transmit, 2, HAL_MAX_DELAY);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6818      	ldr	r0, [r3, #0]
 80007e6:	f107 010c 	add.w	r1, r7, #12
 80007ea:	f04f 33ff 	mov.w	r3, #4294967295
 80007ee:	2202      	movs	r2, #2
 80007f0:	f004 ffae 	bl	8005750 <HAL_SPI_Transmit>
 80007f4:	4603      	mov	r3, r0
 80007f6:	73fb      	strb	r3, [r7, #15]
	//ret = HAL_I2C_Master_Transmit(I2CHandle, i2c_addr, &reg_addr, 1, HAL_MAX_DELAY);
	//if(ret != HAL_OK) panic
	DisableCS();
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	4798      	blx	r3
	return ret;
 80007fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000800:	4618      	mov	r0, r3
 8000802:	3710      	adds	r7, #16
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <_ZN9NTagRC52213WriteRegisterEhhPh>:
//write multiple bytes to the specified address. Max of 255
uint8_t NTagRC522::WriteRegister(uint8_t reg_addr, uint8_t write_len, uint8_t *write_data) {
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b0c7      	sub	sp, #284	; 0x11c
 800080c:	af00      	add	r7, sp, #0
 800080e:	f507 748c 	add.w	r4, r7, #280	; 0x118
 8000812:	f5a4 7486 	sub.w	r4, r4, #268	; 0x10c
 8000816:	6020      	str	r0, [r4, #0]
 8000818:	4608      	mov	r0, r1
 800081a:	4611      	mov	r1, r2
 800081c:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8000820:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 8000824:	6013      	str	r3, [r2, #0]
 8000826:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800082a:	f2a3 130d 	subw	r3, r3, #269	; 0x10d
 800082e:	4602      	mov	r2, r0
 8000830:	701a      	strb	r2, [r3, #0]
 8000832:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000836:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 800083a:	460a      	mov	r2, r1
 800083c:	701a      	strb	r2, [r3, #0]
	uint8_t transmit[256];
	transmit[0] = reg_addr << 1;
 800083e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000842:	f2a3 130d 	subw	r3, r3, #269	; 0x10d
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	b2da      	uxtb	r2, r3
 800084c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000850:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000854:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < write_len; i++)
 8000856:	2300      	movs	r3, #0
 8000858:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800085c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000860:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800086a:	429a      	cmp	r2, r3
 800086c:	da16      	bge.n	800089c <_ZN9NTagRC52213WriteRegisterEhhPh+0x94>
		transmit[i+1] = write_data[i];
 800086e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000872:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8000876:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 800087a:	6812      	ldr	r2, [r2, #0]
 800087c:	441a      	add	r2, r3
 800087e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000882:	3301      	adds	r3, #1
 8000884:	7811      	ldrb	r1, [r2, #0]
 8000886:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800088a:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 800088e:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < write_len; i++)
 8000890:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000894:	3301      	adds	r3, #1
 8000896:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800089a:	e7df      	b.n	800085c <_ZN9NTagRC52213WriteRegisterEhhPh+0x54>

	uint8_t ret;
	EnableCS();
 800089c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80008a0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	4798      	blx	r3
	ret = HAL_SPI_Transmit(SPIHandle, transmit, write_len+1, HAL_MAX_DELAY);
 80008aa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80008ae:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	6818      	ldr	r0, [r3, #0]
 80008b6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80008ba:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b29b      	uxth	r3, r3
 80008c2:	3301      	adds	r3, #1
 80008c4:	b29a      	uxth	r2, r3
 80008c6:	f107 0110 	add.w	r1, r7, #16
 80008ca:	f04f 33ff 	mov.w	r3, #4294967295
 80008ce:	f004 ff3f 	bl	8005750 <HAL_SPI_Transmit>
 80008d2:	4603      	mov	r3, r0
 80008d4:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
	//ret = HAL_I2C_Master_Transmit(I2CHandle, i2c_addr, &reg_addr, 1, HAL_MAX_DELAY);
	//if(ret != HAL_OK) panic
	DisableCS();
 80008d8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80008dc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	689b      	ldr	r3, [r3, #8]
 80008e4:	4798      	blx	r3
	return ret;
 80008e6:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd90      	pop	{r4, r7, pc}

080008f4 <_ZN9NTagRC52215SetBitsRegisterEhh>:
	for(uint8_t i = 0; i < write_len; i++)
		WriteRegister(reg_addr, write_data[i]);
}*/

//Set bits in mask
uint8_t NTagRC522::SetBitsRegister(uint8_t reg_addr, uint8_t mask) {
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	460b      	mov	r3, r1
 80008fe:	70fb      	strb	r3, [r7, #3]
 8000900:	4613      	mov	r3, r2
 8000902:	70bb      	strb	r3, [r7, #2]
	return WriteRegister(reg_addr, ReadRegister(reg_addr) | mask);
 8000904:	78fb      	ldrb	r3, [r7, #3]
 8000906:	4619      	mov	r1, r3
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	f000 f82f 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 800090e:	4603      	mov	r3, r0
 8000910:	461a      	mov	r2, r3
 8000912:	78bb      	ldrb	r3, [r7, #2]
 8000914:	4313      	orrs	r3, r2
 8000916:	b2da      	uxtb	r2, r3
 8000918:	78fb      	ldrb	r3, [r7, #3]
 800091a:	4619      	mov	r1, r3
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f7ff ff4f 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
 8000922:	4603      	mov	r3, r0
}
 8000924:	4618      	mov	r0, r3
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}

0800092c <_ZN9NTagRC52217ClearBitsRegisterEhh>:
//Clear bits in mask (1s in mask are cleared)
uint8_t NTagRC522::ClearBitsRegister(uint8_t reg_addr, uint8_t mask) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	460b      	mov	r3, r1
 8000936:	70fb      	strb	r3, [r7, #3]
 8000938:	4613      	mov	r3, r2
 800093a:	70bb      	strb	r3, [r7, #2]
	return WriteRegister(reg_addr, ReadRegister(reg_addr) & (~mask));
 800093c:	78fb      	ldrb	r3, [r7, #3]
 800093e:	4619      	mov	r1, r3
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f000 f813 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 8000946:	4603      	mov	r3, r0
 8000948:	b25a      	sxtb	r2, r3
 800094a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800094e:	43db      	mvns	r3, r3
 8000950:	b25b      	sxtb	r3, r3
 8000952:	4013      	ands	r3, r2
 8000954:	b25b      	sxtb	r3, r3
 8000956:	b2da      	uxtb	r2, r3
 8000958:	78fb      	ldrb	r3, [r7, #3]
 800095a:	4619      	mov	r1, r3
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f7ff ff2f 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
 8000962:	4603      	mov	r3, r0
}
 8000964:	4618      	mov	r0, r3
 8000966:	3708      	adds	r7, #8
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}

0800096c <_ZN9NTagRC52212ReadRegisterEh>:
//read 8 bits from the specified address
uint8_t NTagRC522::ReadRegister(uint8_t reg_addr) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af02      	add	r7, sp, #8
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	460b      	mov	r3, r1
 8000976:	70fb      	strb	r3, [r7, #3]
	EnableCS();
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	4798      	blx	r3
	//Since my spi is full duplex, I need two bits for send/recv. One is dummy.
	uint8_t received[2];
	uint8_t transmit[2];
	transmit[0] = (reg_addr << 1) | 0x80; //set first bit to denote read
 800097e:	78fb      	ldrb	r3, [r7, #3]
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	b25b      	sxtb	r3, r3
 8000984:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000988:	b25b      	sxtb	r3, r3
 800098a:	b2db      	uxtb	r3, r3
 800098c:	723b      	strb	r3, [r7, #8]
	transmit[1] = 0;
 800098e:	2300      	movs	r3, #0
 8000990:	727b      	strb	r3, [r7, #9]

	uint8_t error;
	error = HAL_SPI_TransmitReceive(SPIHandle, transmit, received, 2, HAL_MAX_DELAY);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6818      	ldr	r0, [r3, #0]
 8000996:	f107 020c 	add.w	r2, r7, #12
 800099a:	f107 0108 	add.w	r1, r7, #8
 800099e:	f04f 33ff 	mov.w	r3, #4294967295
 80009a2:	9300      	str	r3, [sp, #0]
 80009a4:	2302      	movs	r3, #2
 80009a6:	f005 f8c5 	bl	8005b34 <HAL_SPI_TransmitReceive>
 80009aa:	4603      	mov	r3, r0
 80009ac:	73fb      	strb	r3, [r7, #15]
	//if(error != HAL_OK) panic
	DisableCS();
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	689b      	ldr	r3, [r3, #8]
 80009b2:	4798      	blx	r3
	return received[1];
 80009b4:	7b7b      	ldrb	r3, [r7, #13]
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3710      	adds	r7, #16
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <_ZN9NTagRC52212ReadRegisterEhhPhh>:
//read multiple bytes from the specified address. Max of 255
uint8_t NTagRC522::ReadRegister(uint8_t reg_addr, uint8_t count, uint8_t *values, uint8_t rxAlign) {
 80009be:	b590      	push	{r4, r7, lr}
 80009c0:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 80009c4:	af02      	add	r7, sp, #8
 80009c6:	f507 7408 	add.w	r4, r7, #544	; 0x220
 80009ca:	f5a4 7405 	sub.w	r4, r4, #532	; 0x214
 80009ce:	6020      	str	r0, [r4, #0]
 80009d0:	4608      	mov	r0, r1
 80009d2:	4611      	mov	r1, r2
 80009d4:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80009d8:	f5a2 7207 	sub.w	r2, r2, #540	; 0x21c
 80009dc:	6013      	str	r3, [r2, #0]
 80009de:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80009e2:	f2a3 2315 	subw	r3, r3, #533	; 0x215
 80009e6:	4602      	mov	r2, r0
 80009e8:	701a      	strb	r2, [r3, #0]
 80009ea:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80009ee:	f2a3 2316 	subw	r3, r3, #534	; 0x216
 80009f2:	460a      	mov	r2, r1
 80009f4:	701a      	strb	r2, [r3, #0]
	if(count == 0)
 80009f6:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80009fa:	f2a3 2316 	subw	r3, r3, #534	; 0x216
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d101      	bne.n	8000a08 <_ZN9NTagRC52212ReadRegisterEhhPhh+0x4a>
		return 0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	e0a5      	b.n	8000b54 <_ZN9NTagRC52212ReadRegisterEhhPhh+0x196>

	uint8_t received[256];
	uint8_t transmit[256];
	for(int i = 0; i < count; i++) {
 8000a08:	2300      	movs	r3, #0
 8000a0a:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000a0e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000a12:	f2a3 2316 	subw	r3, r3, #534	; 0x216
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	da19      	bge.n	8000a54 <_ZN9NTagRC52212ReadRegisterEhhPhh+0x96>
		transmit[i] = (reg_addr << 1) | 0x80; //set first bit to denote read
 8000a20:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000a24:	f2a3 2315 	subw	r3, r3, #533	; 0x215
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	b25b      	sxtb	r3, r3
 8000a2e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000a32:	b25b      	sxtb	r3, r3
 8000a34:	b2d9      	uxtb	r1, r3
 8000a36:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000a3a:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8000a3e:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000a42:	4413      	add	r3, r2
 8000a44:	460a      	mov	r2, r1
 8000a46:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < count; i++) {
 8000a48:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000a52:	e7dc      	b.n	8000a0e <_ZN9NTagRC52212ReadRegisterEhhPhh+0x50>
	}
	transmit[count+1] = 0;
 8000a54:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000a58:	f2a3 2316 	subw	r3, r3, #534	; 0x216
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8000a64:	f5a2 7203 	sub.w	r2, r2, #524	; 0x20c
 8000a68:	2100      	movs	r1, #0
 8000a6a:	54d1      	strb	r1, [r2, r3]

	EnableCS();
 8000a6c:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000a70:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	4798      	blx	r3
	uint8_t error;
	error = HAL_SPI_TransmitReceive(SPIHandle, transmit, received, count+1, HAL_MAX_DELAY);
 8000a7a:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000a7e:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	6818      	ldr	r0, [r3, #0]
 8000a86:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000a8a:	f2a3 2316 	subw	r3, r3, #534	; 0x216
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	3301      	adds	r3, #1
 8000a94:	b29b      	uxth	r3, r3
 8000a96:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8000a9a:	f107 0114 	add.w	r1, r7, #20
 8000a9e:	f04f 34ff 	mov.w	r4, #4294967295
 8000aa2:	9400      	str	r4, [sp, #0]
 8000aa4:	f005 f846 	bl	8005b34 <HAL_SPI_TransmitReceive>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
	//if(error != HAL_OK) panic
	DisableCS();
 8000aae:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000ab2:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	689b      	ldr	r3, [r3, #8]
 8000aba:	4798      	blx	r3


	for(int i = 1; i < count; i++)
 8000abc:	2301      	movs	r3, #1
 8000abe:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8000ac2:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000ac6:	f2a3 2316 	subw	r3, r3, #534	; 0x216
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	da16      	bge.n	8000b02 <_ZN9NTagRC52212ReadRegisterEhhPhh+0x144>
		values[i] = received[i+1];
 8000ad4:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000ad8:	1c5a      	adds	r2, r3, #1
 8000ada:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000ade:	f507 7108 	add.w	r1, r7, #544	; 0x220
 8000ae2:	f5a1 7107 	sub.w	r1, r1, #540	; 0x21c
 8000ae6:	6809      	ldr	r1, [r1, #0]
 8000ae8:	440b      	add	r3, r1
 8000aea:	f507 7108 	add.w	r1, r7, #544	; 0x220
 8000aee:	f5a1 7186 	sub.w	r1, r1, #268	; 0x10c
 8000af2:	5c8a      	ldrb	r2, [r1, r2]
 8000af4:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i < count; i++)
 8000af6:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000afa:	3301      	adds	r3, #1
 8000afc:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8000b00:	e7df      	b.n	8000ac2 <_ZN9NTagRC52212ReadRegisterEhhPhh+0x104>

	//rxAlign nonsense
	uint8_t mask = (0xFF << rxAlign) & 0xFF;
 8000b02:	f897 3230 	ldrb.w	r3, [r7, #560]	; 0x230
 8000b06:	22ff      	movs	r2, #255	; 0xff
 8000b08:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0c:	f887 3216 	strb.w	r3, [r7, #534]	; 0x216
	values[0] = (values[0] & ~mask) | (received[1] & mask); //don't mess with masked out bits
 8000b10:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000b14:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	b25a      	sxtb	r2, r3
 8000b1e:	f997 3216 	ldrsb.w	r3, [r7, #534]	; 0x216
 8000b22:	43db      	mvns	r3, r3
 8000b24:	b25b      	sxtb	r3, r3
 8000b26:	4013      	ands	r3, r2
 8000b28:	b25a      	sxtb	r2, r3
 8000b2a:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000b2e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000b32:	7859      	ldrb	r1, [r3, #1]
 8000b34:	f897 3216 	ldrb.w	r3, [r7, #534]	; 0x216
 8000b38:	400b      	ands	r3, r1
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	b25b      	sxtb	r3, r3
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	b25b      	sxtb	r3, r3
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8000b48:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	701a      	strb	r2, [r3, #0]

	return error;
 8000b50:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	f507 7709 	add.w	r7, r7, #548	; 0x224
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd90      	pop	{r4, r7, pc}

08000b5e <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h>:

uint8_t NTagRC522::CommunicateWithPICC(uint8_t command, uint8_t waitIRq, uint8_t *sendData, uint8_t sendLen, uint8_t *backData,
			uint8_t *backLen, uint8_t *validBits, uint8_t rxAlign = 0) {
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b08a      	sub	sp, #40	; 0x28
 8000b62:	af02      	add	r7, sp, #8
 8000b64:	60f8      	str	r0, [r7, #12]
 8000b66:	607b      	str	r3, [r7, #4]
 8000b68:	460b      	mov	r3, r1
 8000b6a:	72fb      	strb	r3, [r7, #11]
 8000b6c:	4613      	mov	r3, r2
 8000b6e:	72bb      	strb	r3, [r7, #10]
	//prepare for BitFramingReg
	uint8_t txLastBits = validBits ? *validBits : 0;
 8000b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d002      	beq.n	8000b7c <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x1e>
 8000b76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	e000      	b.n	8000b7e <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x20>
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	76fb      	strb	r3, [r7, #27]
	uint8_t bitFraming = (rxAlign << 4) + txLastBits;		// RxAlign = BitFramingReg[6..4]. TxLastBits = BitFramingReg[2..0]
 8000b80:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000b84:	011b      	lsls	r3, r3, #4
 8000b86:	b2da      	uxtb	r2, r3
 8000b88:	7efb      	ldrb	r3, [r7, #27]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	76bb      	strb	r3, [r7, #26]

	WriteRegister(CommandReg, ComIdle);			// Stop any active command.
 8000b8e:	2200      	movs	r2, #0
 8000b90:	2101      	movs	r1, #1
 8000b92:	68f8      	ldr	r0, [r7, #12]
 8000b94:	f7ff fe14 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(ComIrqReg, 0x7F);					// Clear all seven interrupt request bits
 8000b98:	227f      	movs	r2, #127	; 0x7f
 8000b9a:	2104      	movs	r1, #4
 8000b9c:	68f8      	ldr	r0, [r7, #12]
 8000b9e:	f7ff fe0f 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(FIFOLevelReg, 0x80);				// FlushBuffer = 1, FIFO initialization
 8000ba2:	2280      	movs	r2, #128	; 0x80
 8000ba4:	210a      	movs	r1, #10
 8000ba6:	68f8      	ldr	r0, [r7, #12]
 8000ba8:	f7ff fe0a 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(FIFODataReg, sendLen, sendData);	// Write sendData to the FIFO
 8000bac:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2109      	movs	r1, #9
 8000bb4:	68f8      	ldr	r0, [r7, #12]
 8000bb6:	f7ff fe27 	bl	8000808 <_ZN9NTagRC52213WriteRegisterEhhPh>
	WriteRegister(BitFramingReg, bitFraming);		// Bit adjustments
 8000bba:	7ebb      	ldrb	r3, [r7, #26]
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	210d      	movs	r1, #13
 8000bc0:	68f8      	ldr	r0, [r7, #12]
 8000bc2:	f7ff fdfd 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(CommandReg, command);				// Execute the command
 8000bc6:	7afb      	ldrb	r3, [r7, #11]
 8000bc8:	461a      	mov	r2, r3
 8000bca:	2101      	movs	r1, #1
 8000bcc:	68f8      	ldr	r0, [r7, #12]
 8000bce:	f7ff fdf7 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	if (command == ComTransceive) {
 8000bd2:	7afb      	ldrb	r3, [r7, #11]
 8000bd4:	2b0c      	cmp	r3, #12
 8000bd6:	d104      	bne.n	8000be2 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x84>
		SetBitsRegister(BitFramingReg, 0x80);	// StartSend=1, transmission of data starts
 8000bd8:	2280      	movs	r2, #128	; 0x80
 8000bda:	210d      	movs	r1, #13
 8000bdc:	68f8      	ldr	r0, [r7, #12]
 8000bde:	f7ff fe89 	bl	80008f4 <_ZN9NTagRC52215SetBitsRegisterEhh>
	}


	//wait for the command to be completed (timer starts -> IRq bit set)
	// ComIrqReg[7..0] bits are: Set1 TxIRq RxIRq IdleIRq HiAlertIRq LoAlertIRq ErrIRq TimerIRq
	uint32_t deadline = osKernelGetTickCount() + 36; //deadline in ms
 8000be2:	f007 fc9b 	bl	800851c <osKernelGetTickCount>
 8000be6:	4603      	mov	r3, r0
 8000be8:	3324      	adds	r3, #36	; 0x24
 8000bea:	61fb      	str	r3, [r7, #28]
	while(!(ReadRegister(ComIrqReg) & waitIRq)) {
 8000bec:	2104      	movs	r1, #4
 8000bee:	68f8      	ldr	r0, [r7, #12]
 8000bf0:	f7ff febc 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	7abb      	ldrb	r3, [r7, #10]
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	bf0c      	ite	eq
 8000c02:	2301      	moveq	r3, #1
 8000c04:	2300      	movne	r3, #0
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d012      	beq.n	8000c32 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0xd4>
		osDelay(1);
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	f007 fd2c 	bl	800866a <osDelay>
		deadline--;
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	3b01      	subs	r3, #1
 8000c16:	61fb      	str	r3, [r7, #28]
		if(osKernelGetTickCount() > deadline)
 8000c18:	f007 fc80 	bl	800851c <osKernelGetTickCount>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	4293      	cmp	r3, r2
 8000c22:	bf34      	ite	cc
 8000c24:	2301      	movcc	r3, #1
 8000c26:	2300      	movcs	r3, #0
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d0de      	beq.n	8000bec <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x8e>
			//break;
			return STATUS_TIMEOUT;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	e040      	b.n	8000cb4 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x156>
	}

	//check for errors
	uint8_t error = ReadRegister(ErrorReg) & 0x13;
 8000c32:	2106      	movs	r1, #6
 8000c34:	68f8      	ldr	r0, [r7, #12]
 8000c36:	f7ff fe99 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	f003 0313 	and.w	r3, r3, #19
 8000c40:	767b      	strb	r3, [r7, #25]
	if(error)
 8000c42:	7e7b      	ldrb	r3, [r7, #25]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0xee>
		return STATUS_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e033      	b.n	8000cb4 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x156>

	uint8_t _validBits = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	763b      	strb	r3, [r7, #24]

	//send back data if desired
	if(backData && backLen) {
 8000c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d026      	beq.n	8000ca4 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x146>
 8000c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d023      	beq.n	8000ca4 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x146>
		uint8_t n = ReadRegister(FIFOLevelReg); //get number of bytes
 8000c5c:	210a      	movs	r1, #10
 8000c5e:	68f8      	ldr	r0, [r7, #12]
 8000c60:	f7ff fe84 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 8000c64:	4603      	mov	r3, r0
 8000c66:	75fb      	strb	r3, [r7, #23]
		if(n > *backLen) //error if data is larger than back buffer
 8000c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	7dfa      	ldrb	r2, [r7, #23]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d901      	bls.n	8000c76 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x118>
			return STATUS_NO_ROOM;
 8000c72:	2304      	movs	r3, #4
 8000c74:	e01e      	b.n	8000cb4 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x156>

		ReadRegister(FIFODataReg, n, backData, rxAlign);
 8000c76:	7dfa      	ldrb	r2, [r7, #23]
 8000c78:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000c7c:	9300      	str	r3, [sp, #0]
 8000c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c80:	2109      	movs	r1, #9
 8000c82:	68f8      	ldr	r0, [r7, #12]
 8000c84:	f7ff fe9b 	bl	80009be <_ZN9NTagRC52212ReadRegisterEhhPhh>
		_validBits = ReadRegister(ControlReg) & 0x07;
 8000c88:	210c      	movs	r1, #12
 8000c8a:	68f8      	ldr	r0, [r7, #12]
 8000c8c:	f7ff fe6e 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 8000c90:	4603      	mov	r3, r0
 8000c92:	f003 0307 	and.w	r3, r3, #7
 8000c96:	763b      	strb	r3, [r7, #24]
		if(validBits)
 8000c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d002      	beq.n	8000ca4 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x146>
			*validBits = _validBits;
 8000c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ca0:	7e3a      	ldrb	r2, [r7, #24]
 8000ca2:	701a      	strb	r2, [r3, #0]
	}

	//check if collision
	if(error & 0x08)
 8000ca4:	7e7b      	ldrb	r3, [r7, #25]
 8000ca6:	f003 0308 	and.w	r3, r3, #8
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x154>
		return STATUS_COLLISION;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	e000      	b.n	8000cb4 <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h+0x156>


	//CRC could be performed here.

	return STATUS_OK;
 8000cb2:	2300      	movs	r3, #0
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3720      	adds	r7, #32
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <_ZN9NTagRC52214TransceiveDataEPhhS0_S0_S0_h>:


uint8_t NTagRC522::TransceiveData(uint8_t *sendData, uint8_t sendLen, uint8_t *backData, uint8_t *backLen,
			uint8_t *validBits, uint8_t rxAlign = 0) {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b08c      	sub	sp, #48	; 0x30
 8000cc0:	af06      	add	r7, sp, #24
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	603b      	str	r3, [r7, #0]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	71fb      	strb	r3, [r7, #7]
	uint8_t waitIRq = 0x30; //RxIRq and IdleIRq
 8000ccc:	2330      	movs	r3, #48	; 0x30
 8000cce:	75fb      	strb	r3, [r7, #23]
	return CommunicateWithPICC(ComTransceive, waitIRq, sendData, sendLen, backData, backLen, validBits, rxAlign);
 8000cd0:	7dfa      	ldrb	r2, [r7, #23]
 8000cd2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000cd6:	9304      	str	r3, [sp, #16]
 8000cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cda:	9303      	str	r3, [sp, #12]
 8000cdc:	6a3b      	ldr	r3, [r7, #32]
 8000cde:	9302      	str	r3, [sp, #8]
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	9301      	str	r3, [sp, #4]
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	9300      	str	r3, [sp, #0]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	210c      	movs	r1, #12
 8000cec:	68f8      	ldr	r0, [r7, #12]
 8000cee:	f7ff ff36 	bl	8000b5e <_ZN9NTagRC52219CommunicateWithPICCEhhPhhS0_S0_S0_h>
 8000cf2:	4603      	mov	r3, r0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <_ZN9NTagRC52212CalculateCRCEPhhS0_>:

uint8_t NTagRC522::CalculateCRC(uint8_t *data, uint8_t length, uint8_t *result) {
 8000cfc:	b590      	push	{r4, r7, lr}
 8000cfe:	b087      	sub	sp, #28
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	603b      	str	r3, [r7, #0]
 8000d08:	4613      	mov	r3, r2
 8000d0a:	71fb      	strb	r3, [r7, #7]
	WriteRegister(CommandReg, ComIdle);		// Stop any active command.
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2101      	movs	r1, #1
 8000d10:	68f8      	ldr	r0, [r7, #12]
 8000d12:	f7ff fd55 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(DivIrqReg, 0x04);				// Clear the CRCIRq interrupt request bit
 8000d16:	2204      	movs	r2, #4
 8000d18:	2105      	movs	r1, #5
 8000d1a:	68f8      	ldr	r0, [r7, #12]
 8000d1c:	f7ff fd50 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(FIFOLevelReg, 0x80);			// FlushBuffer = 1, FIFO initialization
 8000d20:	2280      	movs	r2, #128	; 0x80
 8000d22:	210a      	movs	r1, #10
 8000d24:	68f8      	ldr	r0, [r7, #12]
 8000d26:	f7ff fd4b 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(FIFODataReg, length, data);	// Write data to the FIFO
 8000d2a:	79fa      	ldrb	r2, [r7, #7]
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	2109      	movs	r1, #9
 8000d30:	68f8      	ldr	r0, [r7, #12]
 8000d32:	f7ff fd69 	bl	8000808 <_ZN9NTagRC52213WriteRegisterEhhPh>
	WriteRegister(CommandReg, ComCalcCRC);		// Start the calculation
 8000d36:	2203      	movs	r2, #3
 8000d38:	2101      	movs	r1, #1
 8000d3a:	68f8      	ldr	r0, [r7, #12]
 8000d3c:	f7ff fd40 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>

	// Wait for the CRC calculation to complete. Check for the register to
	// indicate that the CRC calculation is complete in a loop. If the
	// calculation is not indicated as complete in timeout, then time out
	// the operation.
	uint8_t timeout = osKernelGetTickCount() + 15; //might need to be adjusted
 8000d40:	f007 fbec 	bl	800851c <osKernelGetTickCount>
 8000d44:	4603      	mov	r3, r0
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	330f      	adds	r3, #15
 8000d4a:	75fb      	strb	r3, [r7, #23]
	uint8_t n = 0xFF;
 8000d4c:	23ff      	movs	r3, #255	; 0xff
 8000d4e:	75bb      	strb	r3, [r7, #22]
	do {
		n = ReadRegister(DivIrqReg);
 8000d50:	2105      	movs	r1, #5
 8000d52:	68f8      	ldr	r0, [r7, #12]
 8000d54:	f7ff fe0a 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	75bb      	strb	r3, [r7, #22]
		if(n & 0x04) {	// CRCIRq bit set - calculation done
 8000d5c:	7dbb      	ldrb	r3, [r7, #22]
 8000d5e:	f003 0304 	and.w	r3, r3, #4
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d016      	beq.n	8000d94 <_ZN9NTagRC52212CalculateCRCEPhhS0_+0x98>
			WriteRegister(CommandReg, ComIdle); // Stop calculating CRC for new content in the FIFO.
 8000d66:	2200      	movs	r2, #0
 8000d68:	2101      	movs	r1, #1
 8000d6a:	68f8      	ldr	r0, [r7, #12]
 8000d6c:	f7ff fd28 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
			// Transfer the result from the registers to the result buffer
			result[0] = ReadRegister(CRCResultRegL);
 8000d70:	2122      	movs	r1, #34	; 0x22
 8000d72:	68f8      	ldr	r0, [r7, #12]
 8000d74:	f7ff fdfa 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	701a      	strb	r2, [r3, #0]
			result[1] = ReadRegister(CRCResultRegH);
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	1c5c      	adds	r4, r3, #1
 8000d84:	2121      	movs	r1, #33	; 0x21
 8000d86:	68f8      	ldr	r0, [r7, #12]
 8000d88:	f7ff fdf0 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	7023      	strb	r3, [r4, #0]
			return STATUS_OK;
 8000d90:	2300      	movs	r3, #0
 8000d92:	e00f      	b.n	8000db4 <_ZN9NTagRC52212CalculateCRCEPhhS0_+0xb8>
		}
		timeout--;
 8000d94:	7dfb      	ldrb	r3, [r7, #23]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	75fb      	strb	r3, [r7, #23]

	} while(timeout > osKernelGetTickCount());
 8000d9a:	7dfc      	ldrb	r4, [r7, #23]
 8000d9c:	f007 fbbe 	bl	800851c <osKernelGetTickCount>
 8000da0:	4603      	mov	r3, r0
 8000da2:	429c      	cmp	r4, r3
 8000da4:	bf8c      	ite	hi
 8000da6:	2301      	movhi	r3, #1
 8000da8:	2300      	movls	r3, #0
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d000      	beq.n	8000db2 <_ZN9NTagRC52212CalculateCRCEPhhS0_+0xb6>
	do {
 8000db0:	e7ce      	b.n	8000d50 <_ZN9NTagRC52212CalculateCRCEPhhS0_+0x54>

	return STATUS_TIMEOUT;
 8000db2:	2303      	movs	r3, #3
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	371c      	adds	r7, #28
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd90      	pop	{r4, r7, pc}

08000dbc <_ZN9NTagRC522C1EP19__SPI_HandleTypeDefPFvvES3_>:


//end of private functions


NTagRC522::NTagRC522(SPI_HandleTypeDef *spi, void (*EnableCSFunc)(void), void (*DisableCSFunc)(void)) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
 8000dc8:	603b      	str	r3, [r7, #0]
	this->SetSPIHandle(spi);
 8000dca:	68b9      	ldr	r1, [r7, #8]
 8000dcc:	68f8      	ldr	r0, [r7, #12]
 8000dce:	f000 f80b 	bl	8000de8 <_ZN9NTagRC52212SetSPIHandleEP19__SPI_HandleTypeDef>
	this->EnableCS = EnableCSFunc;
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	605a      	str	r2, [r3, #4]
	this->DisableCS = DisableCSFunc;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	683a      	ldr	r2, [r7, #0]
 8000ddc:	609a      	str	r2, [r3, #8]
}
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	4618      	mov	r0, r3
 8000de2:	3710      	adds	r7, #16
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <_ZN9NTagRC52212SetSPIHandleEP19__SPI_HandleTypeDef>:
void NTagRC522::SetSPIHandle(SPI_HandleTypeDef *spi) {
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
	SPIHandle = spi;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	683a      	ldr	r2, [r7, #0]
 8000df6:	601a      	str	r2, [r3, #0]
}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <_ZN9NTagRC5224InitEv>:
//setup the dumb thing to operate. Run after any resetting.
void NTagRC522::Init() {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
	SoftReset();
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f000 fa32 	bl	8001276 <_ZN9NTagRC5229SoftResetEv>

	//Reset baud rates
	WriteRegister(TxModeReg, 0x00);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2112      	movs	r1, #18
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff fcd2 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(RxModeReg, 0x00);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2113      	movs	r1, #19
 8000e20:	6878      	ldr	r0, [r7, #4]
 8000e22:	f7ff fccd 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	//Reset ModWidthReg
	WriteRegister(ModWidthReg, 0x26);
 8000e26:	2226      	movs	r2, #38	; 0x26
 8000e28:	2124      	movs	r1, #36	; 0x24
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff fcc8 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>

	//Set a timeout
	//f_timer = 13.56 MHz / (2*TPreScaler+1) where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo].
	//TPrescaler_Hi are the four low bits in TModeReg. TPrescaler_Lo is TPrescalerReg.
	WriteRegister(TModeReg, 0x80);			// TAuto=1; timer starts automatically at the end of the transmission in all communication modes at all speeds
 8000e30:	2280      	movs	r2, #128	; 0x80
 8000e32:	212a      	movs	r1, #42	; 0x2a
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff fcc3 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(TPrescalerReg, 0xA9);		// TPreScaler = TModeReg[3..0]:TPrescalerReg, ie 0x0A9 = 169 => f_timer=40kHz, ie a timer period of 25s.
 8000e3a:	22a9      	movs	r2, #169	; 0xa9
 8000e3c:	212b      	movs	r1, #43	; 0x2b
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff fcbe 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(TReloadRegH, 0x03);		// Reload timer with 0x3E8 = 1000, ie ~8ms before timeout.
 8000e44:	2203      	movs	r2, #3
 8000e46:	212c      	movs	r1, #44	; 0x2c
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f7ff fcb9 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(TReloadRegL, 0xE8);
 8000e4e:	22e8      	movs	r2, #232	; 0xe8
 8000e50:	212d      	movs	r1, #45	; 0x2d
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f7ff fcb4 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>

	WriteRegister(TxASKReg, 0x40);		// Default 0x00. Force a 100 % ASK modulation independent of the ModGsPReg register setting
 8000e58:	2240      	movs	r2, #64	; 0x40
 8000e5a:	2115      	movs	r1, #21
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f7ff fcaf 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(ModeReg, 0x3D);		// Default 0x3F. Set the preset value for the CRC coprocessor for the CalcCRC command to 0x6363 (ISO 14443-3 part 6.2.4)
 8000e62:	223d      	movs	r2, #61	; 0x3d
 8000e64:	2111      	movs	r1, #17
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f7ff fcaa 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	EnableAntenna();					// Enable the antenna driver pins TX1 and TX2 (they were disabled by the reset)
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f000 f804 	bl	8000e7a <_ZN9NTagRC52213EnableAntennaEv>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <_ZN9NTagRC52213EnableAntennaEv>:
//Enable output signal on Tx1 and Tx2
uint8_t NTagRC522::EnableAntenna() {
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
	return SetBitsRegister(TxControlReg, 0x03);
 8000e82:	2203      	movs	r2, #3
 8000e84:	2114      	movs	r1, #20
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f7ff fd34 	bl	80008f4 <_ZN9NTagRC52215SetBitsRegisterEhh>
 8000e8c:	4603      	mov	r3, r0
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <_ZN9NTagRC52214SetAntennaGainEh>:
//Disable output signal on Tx1 and Tx2
uint8_t NTagRC522::DisableAntenna() {
	return ClearBitsRegister(TxControlReg, 0x03);
}
//set antenna gain
uint8_t NTagRC522::SetAntennaGain(uint8_t gain) {
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
 8000e9e:	460b      	mov	r3, r1
 8000ea0:	70fb      	strb	r3, [r7, #3]
	ClearBitsRegister(RFCfgReg, (0x07<<4));
 8000ea2:	2270      	movs	r2, #112	; 0x70
 8000ea4:	2126      	movs	r1, #38	; 0x26
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f7ff fd40 	bl	800092c <_ZN9NTagRC52217ClearBitsRegisterEhh>
	return SetBitsRegister(RFCfgReg, gain & (0x07<<4));
 8000eac:	78fb      	ldrb	r3, [r7, #3]
 8000eae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	2126      	movs	r1, #38	; 0x26
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f7ff fd1b 	bl	80008f4 <_ZN9NTagRC52215SetBitsRegisterEhh>
 8000ebe:	4603      	mov	r3, r0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <_ZN9NTagRC5227WakeUpAEPhS0_>:

uint8_t NTagRC522::WakeUpA(uint8_t *AToReq, uint8_t *bufferSize) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	; 0x28
 8000ecc:	af04      	add	r7, sp, #16
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]
	uint8_t validBits, error;
	//set to clear bits after a collision
	ClearBitsRegister(CollReg, 0x80);
 8000ed4:	2280      	movs	r2, #128	; 0x80
 8000ed6:	210e      	movs	r1, #14
 8000ed8:	68f8      	ldr	r0, [r7, #12]
 8000eda:	f7ff fd27 	bl	800092c <_ZN9NTagRC52217ClearBitsRegisterEhh>

	validBits = 7;
 8000ede:	2307      	movs	r3, #7
 8000ee0:	75bb      	strb	r3, [r7, #22]

	uint8_t command = PICC_CMD_WUPA;
 8000ee2:	2352      	movs	r3, #82	; 0x52
 8000ee4:	757b      	strb	r3, [r7, #21]
	//uint8_t command = PICC_CMD_REQA;
	error = TransceiveData(&command, 1, AToReq, bufferSize, &validBits);
 8000ee6:	f107 0115 	add.w	r1, r7, #21
 8000eea:	2300      	movs	r3, #0
 8000eec:	9302      	str	r3, [sp, #8]
 8000eee:	f107 0316 	add.w	r3, r7, #22
 8000ef2:	9301      	str	r3, [sp, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	9300      	str	r3, [sp, #0]
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	2201      	movs	r2, #1
 8000efc:	68f8      	ldr	r0, [r7, #12]
 8000efe:	f7ff fedd 	bl	8000cbc <_ZN9NTagRC52214TransceiveDataEPhhS0_S0_S0_h>
 8000f02:	4603      	mov	r3, r0
 8000f04:	75fb      	strb	r3, [r7, #23]
	//if(error)
		//__asm__("bkpt");

	return error;
 8000f06:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <_ZN9NTagRC5225HaltAEv>:

uint8_t NTagRC522::HaltA() {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af04      	add	r7, sp, #16
 8000f16:	6078      	str	r0, [r7, #4]
	uint8_t result;
	uint8_t buffer[4];

	// Build command buffer
	buffer[0] = PICC_CMD_HLTA;
 8000f18:	2350      	movs	r3, #80	; 0x50
 8000f1a:	723b      	strb	r3, [r7, #8]
	buffer[1] = 0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	727b      	strb	r3, [r7, #9]
	// Calculate CRC_A
	result = CalculateCRC(buffer, 2, &buffer[2]);
 8000f20:	f107 0308 	add.w	r3, r7, #8
 8000f24:	3302      	adds	r3, #2
 8000f26:	f107 0108 	add.w	r1, r7, #8
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff fee5 	bl	8000cfc <_ZN9NTagRC52212CalculateCRCEPhhS0_>
 8000f32:	4603      	mov	r3, r0
 8000f34:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) {
 8000f36:	7bfb      	ldrb	r3, [r7, #15]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <_ZN9NTagRC5225HaltAEv+0x30>
		return result;
 8000f3c:	7bfb      	ldrb	r3, [r7, #15]
 8000f3e:	e019      	b.n	8000f74 <_ZN9NTagRC5225HaltAEv+0x64>
	// Send the command.
	// The standard says:
	//		If the PICC responds with any modulation during a period of 1 ms after the end of the frame containing the
	//		HLTA command, this response shall be interpreted as 'not acknowledge'.
	// We interpret that this way: Only STATUS_TIMEOUT is a success.
	result = TransceiveData(buffer, sizeof(buffer), nullptr, nullptr, nullptr);
 8000f40:	f107 0108 	add.w	r1, r7, #8
 8000f44:	2300      	movs	r3, #0
 8000f46:	9302      	str	r3, [sp, #8]
 8000f48:	2300      	movs	r3, #0
 8000f4a:	9301      	str	r3, [sp, #4]
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	2300      	movs	r3, #0
 8000f52:	2204      	movs	r2, #4
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f7ff feb1 	bl	8000cbc <_ZN9NTagRC52214TransceiveDataEPhhS0_S0_S0_h>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	73fb      	strb	r3, [r7, #15]
	if (result == STATUS_TIMEOUT) {
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	2b03      	cmp	r3, #3
 8000f62:	d101      	bne.n	8000f68 <_ZN9NTagRC5225HaltAEv+0x58>
		return STATUS_OK;
 8000f64:	2300      	movs	r3, #0
 8000f66:	e005      	b.n	8000f74 <_ZN9NTagRC5225HaltAEv+0x64>
	}
	if (result == STATUS_OK) { // That is ironically NOT ok in this case ;-)
 8000f68:	7bfb      	ldrb	r3, [r7, #15]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d101      	bne.n	8000f72 <_ZN9NTagRC5225HaltAEv+0x62>
		return STATUS_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <_ZN9NTagRC5225HaltAEv+0x64>
	}
	return result;
 8000f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3710      	adds	r7, #16
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh>:
	uid->size = 3 * cascadeLevel + 1;

	return STATUS_OK;
}

uint8_t NTagRC522::SelectPICCCas2(Uid *uid, uint8_t validBits, uint8_t *response) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b092      	sub	sp, #72	; 0x48
 8000f80:	af04      	add	r7, sp, #16
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	603b      	str	r3, [r7, #0]
 8000f88:	4613      	mov	r3, r2
 8000f8a:	71fb      	strb	r3, [r7, #7]
	bool uidComplete, selectDone, useCascadeTag;
	uint8_t cascadeLevel = 2;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	//		10 bytes		1			CT		uid0	uid1	uid2
	//						2			CT		uid3	uid4	uid5
	//						3			uid6	uid7	uid8	uid9

	// Sanity checks
	if (validBits > 80) {
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	2b50      	cmp	r3, #80	; 0x50
 8000f96:	d901      	bls.n	8000f9c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x20>
		return 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	e13f      	b.n	800121c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x2a0>
	}

	buffer[0] = PICC_CMD_SEL_CL1;
 8000f9c:	2393      	movs	r3, #147	; 0x93
 8000f9e:	763b      	strb	r3, [r7, #24]
	buffer[1] = 0x20;
 8000fa0:	2320      	movs	r3, #32
 8000fa2:	767b      	strb	r3, [r7, #25]
	TransceiveData(buffer, 2, response, &responseLen, &validBits);
 8000fa4:	f107 0118 	add.w	r1, r7, #24
 8000fa8:	2300      	movs	r3, #0
 8000faa:	9302      	str	r3, [sp, #8]
 8000fac:	1dfb      	adds	r3, r7, #7
 8000fae:	9301      	str	r3, [sp, #4]
 8000fb0:	f107 0317 	add.w	r3, r7, #23
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	2202      	movs	r2, #2
 8000fba:	68f8      	ldr	r0, [r7, #12]
 8000fbc:	f7ff fe7e 	bl	8000cbc <_ZN9NTagRC52214TransceiveDataEPhhS0_S0_S0_h>
	uint8_t lastByte = 4;
 8000fc0:	2304      	movs	r3, #4
 8000fc2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	for(int i = 0; i < 4; i++)
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	633b      	str	r3, [r7, #48]	; 0x30
 8000fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fcc:	2b03      	cmp	r3, #3
 8000fce:	dc0d      	bgt.n	8000fec <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x70>
		if(response[i] == 0) {
 8000fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fd2:	683a      	ldr	r2, [r7, #0]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d103      	bne.n	8000fe4 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x68>
			lastByte = i;
 8000fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fde:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			break;
 8000fe2:	e003      	b.n	8000fec <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x70>
	for(int i = 0; i < 4; i++)
 8000fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	633b      	str	r3, [r7, #48]	; 0x30
 8000fea:	e7ee      	b.n	8000fca <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x4e>
		}

	//temporary. Deal with collisions later.
	if(lastByte != 4)
 8000fec:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000ff0:	2b04      	cmp	r3, #4
 8000ff2:	d001      	beq.n	8000ff8 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x7c>
		return responseLen;
 8000ff4:	7dfb      	ldrb	r3, [r7, #23]
 8000ff6:	e111      	b.n	800121c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x2a0>

	uid->uidByte[0] = response[1];
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	785a      	ldrb	r2, [r3, #1]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	705a      	strb	r2, [r3, #1]
	uid->uidByte[1] = response[2];
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	789a      	ldrb	r2, [r3, #2]
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	709a      	strb	r2, [r3, #2]
	uid->uidByte[2] = response[3];
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	78da      	ldrb	r2, [r3, #3]
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	70da      	strb	r2, [r3, #3]

	buffer[0] = PICC_CMD_SEL_CL1;
 8001010:	2393      	movs	r3, #147	; 0x93
 8001012:	763b      	strb	r3, [r7, #24]
	buffer[1] = 0x70; //all bytes ok
 8001014:	2370      	movs	r3, #112	; 0x70
 8001016:	767b      	strb	r3, [r7, #25]
	for(uint8_t i = 0; i < 5; i++)
 8001018:	2300      	movs	r3, #0
 800101a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800101e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001022:	2b04      	cmp	r3, #4
 8001024:	d811      	bhi.n	800104a <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0xce>
		buffer[i+2] = response[i];
 8001026:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800102a:	683a      	ldr	r2, [r7, #0]
 800102c:	441a      	add	r2, r3
 800102e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001032:	3302      	adds	r3, #2
 8001034:	7812      	ldrb	r2, [r2, #0]
 8001036:	3338      	adds	r3, #56	; 0x38
 8001038:	443b      	add	r3, r7
 800103a:	f803 2c20 	strb.w	r2, [r3, #-32]
	for(uint8_t i = 0; i < 5; i++)
 800103e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001042:	3301      	adds	r3, #1
 8001044:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001048:	e7e9      	b.n	800101e <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0xa2>

	//clear response
	for(uint8_t i = 0; i < responseLen; i++)
 800104a:	2300      	movs	r3, #0
 800104c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001050:	7dfb      	ldrb	r3, [r7, #23]
 8001052:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8001056:	429a      	cmp	r2, r3
 8001058:	d20b      	bcs.n	8001072 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0xf6>
		response[i] = 0;
 800105a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800105e:	683a      	ldr	r2, [r7, #0]
 8001060:	4413      	add	r3, r2
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < responseLen; i++)
 8001066:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800106a:	3301      	adds	r3, #1
 800106c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001070:	e7ee      	b.n	8001050 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0xd4>

	CalculateCRC(buffer, 7, buffer+7);
 8001072:	f107 0318 	add.w	r3, r7, #24
 8001076:	3307      	adds	r3, #7
 8001078:	f107 0118 	add.w	r1, r7, #24
 800107c:	2207      	movs	r2, #7
 800107e:	68f8      	ldr	r0, [r7, #12]
 8001080:	f7ff fe3c 	bl	8000cfc <_ZN9NTagRC52212CalculateCRCEPhhS0_>


	uint8_t err = TransceiveData(buffer, 9, response, &responseLen, &validBits);
 8001084:	f107 0118 	add.w	r1, r7, #24
 8001088:	2300      	movs	r3, #0
 800108a:	9302      	str	r3, [sp, #8]
 800108c:	1dfb      	adds	r3, r7, #7
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	f107 0317 	add.w	r3, r7, #23
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	2209      	movs	r2, #9
 800109a:	68f8      	ldr	r0, [r7, #12]
 800109c:	f7ff fe0e 	bl	8000cbc <_ZN9NTagRC52214TransceiveDataEPhhS0_S0_S0_h>
 80010a0:	4603      	mov	r3, r0
 80010a2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	if(err != STATUS_OK)
 80010a6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d002      	beq.n	80010b4 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x138>
		return err;
 80010ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80010b2:	e0b3      	b.n	800121c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x2a0>
	//check for NAK
	if(!response[0])
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x144>
		return STATUS_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e0ad      	b.n	800121c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x2a0>

	//cascade level 2
	//clear response
	for(uint8_t i = 0; i < responseLen; i++)
 80010c0:	2300      	movs	r3, #0
 80010c2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80010c6:	7dfb      	ldrb	r3, [r7, #23]
 80010c8:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d20b      	bcs.n	80010e8 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x16c>
		response[i] = 0;
 80010d0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	4413      	add	r3, r2
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < responseLen; i++)
 80010dc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80010e0:	3301      	adds	r3, #1
 80010e2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80010e6:	e7ee      	b.n	80010c6 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x14a>

	buffer[0] = PICC_CMD_SEL_CL2;
 80010e8:	2395      	movs	r3, #149	; 0x95
 80010ea:	763b      	strb	r3, [r7, #24]
	buffer[1] = 0x20;
 80010ec:	2320      	movs	r3, #32
 80010ee:	767b      	strb	r3, [r7, #25]

	TransceiveData(buffer, 2, response, &responseLen, &validBits);
 80010f0:	f107 0118 	add.w	r1, r7, #24
 80010f4:	2300      	movs	r3, #0
 80010f6:	9302      	str	r3, [sp, #8]
 80010f8:	1dfb      	adds	r3, r7, #7
 80010fa:	9301      	str	r3, [sp, #4]
 80010fc:	f107 0317 	add.w	r3, r7, #23
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	2202      	movs	r2, #2
 8001106:	68f8      	ldr	r0, [r7, #12]
 8001108:	f7ff fdd8 	bl	8000cbc <_ZN9NTagRC52214TransceiveDataEPhhS0_S0_S0_h>

	lastByte = 4;
 800110c:	2304      	movs	r3, #4
 800110e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	for(int i = 0; i < 4; i++)
 8001112:	2300      	movs	r3, #0
 8001114:	62bb      	str	r3, [r7, #40]	; 0x28
 8001116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001118:	2b03      	cmp	r3, #3
 800111a:	dc0d      	bgt.n	8001138 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x1bc>
		if(response[i] == 0) {
 800111c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	4413      	add	r3, r2
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d103      	bne.n	8001130 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x1b4>
			lastByte = i;
 8001128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800112a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			break;
 800112e:	e003      	b.n	8001138 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x1bc>
	for(int i = 0; i < 4; i++)
 8001130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001132:	3301      	adds	r3, #1
 8001134:	62bb      	str	r3, [r7, #40]	; 0x28
 8001136:	e7ee      	b.n	8001116 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x19a>
		}
	//temporary. Deal with collisions later.
	if(lastByte != 4)
 8001138:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800113c:	2b04      	cmp	r3, #4
 800113e:	d001      	beq.n	8001144 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x1c8>
		return responseLen;
 8001140:	7dfb      	ldrb	r3, [r7, #23]
 8001142:	e06b      	b.n	800121c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x2a0>

	uid->uidByte[3] = response[0];
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	781a      	ldrb	r2, [r3, #0]
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	711a      	strb	r2, [r3, #4]
	uid->uidByte[4] = response[1];
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	785a      	ldrb	r2, [r3, #1]
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	715a      	strb	r2, [r3, #5]
	uid->uidByte[5] = response[2];
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	789a      	ldrb	r2, [r3, #2]
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	719a      	strb	r2, [r3, #6]
	uid->uidByte[6] = response[3];
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	78da      	ldrb	r2, [r3, #3]
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	71da      	strb	r2, [r3, #7]

	buffer[0] = PICC_CMD_SEL_CL2;
 8001164:	2395      	movs	r3, #149	; 0x95
 8001166:	763b      	strb	r3, [r7, #24]
	buffer[1] = 0x70; //all bytes ok
 8001168:	2370      	movs	r3, #112	; 0x70
 800116a:	767b      	strb	r3, [r7, #25]
	for(uint8_t i = 0; i < 5; i++)
 800116c:	2300      	movs	r3, #0
 800116e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001172:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001176:	2b04      	cmp	r3, #4
 8001178:	d811      	bhi.n	800119e <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x222>
		buffer[i+2] = response[i];
 800117a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	441a      	add	r2, r3
 8001182:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001186:	3302      	adds	r3, #2
 8001188:	7812      	ldrb	r2, [r2, #0]
 800118a:	3338      	adds	r3, #56	; 0x38
 800118c:	443b      	add	r3, r7
 800118e:	f803 2c20 	strb.w	r2, [r3, #-32]
	for(uint8_t i = 0; i < 5; i++)
 8001192:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001196:	3301      	adds	r3, #1
 8001198:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800119c:	e7e9      	b.n	8001172 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x1f6>

	//clear response
	for(uint8_t i = 0; i < responseLen; i++)
 800119e:	2300      	movs	r3, #0
 80011a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80011a4:	7dfb      	ldrb	r3, [r7, #23]
 80011a6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d20b      	bcs.n	80011c6 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x24a>
		response[i] = 0;
 80011ae:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011b2:	683a      	ldr	r2, [r7, #0]
 80011b4:	4413      	add	r3, r2
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < responseLen; i++)
 80011ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011be:	3301      	adds	r3, #1
 80011c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80011c4:	e7ee      	b.n	80011a4 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x228>

	CalculateCRC(buffer, 7, buffer+7);
 80011c6:	f107 0318 	add.w	r3, r7, #24
 80011ca:	3307      	adds	r3, #7
 80011cc:	f107 0118 	add.w	r1, r7, #24
 80011d0:	2207      	movs	r2, #7
 80011d2:	68f8      	ldr	r0, [r7, #12]
 80011d4:	f7ff fd92 	bl	8000cfc <_ZN9NTagRC52212CalculateCRCEPhhS0_>

	err = TransceiveData(buffer, 9, response, &responseLen, &validBits);
 80011d8:	f107 0118 	add.w	r1, r7, #24
 80011dc:	2300      	movs	r3, #0
 80011de:	9302      	str	r3, [sp, #8]
 80011e0:	1dfb      	adds	r3, r7, #7
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	f107 0317 	add.w	r3, r7, #23
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	2209      	movs	r2, #9
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f7ff fd64 	bl	8000cbc <_ZN9NTagRC52214TransceiveDataEPhhS0_S0_S0_h>
 80011f4:	4603      	mov	r3, r0
 80011f6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	if(err != STATUS_OK)
 80011fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d002      	beq.n	8001208 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x28c>
		return err;
 8001202:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001206:	e009      	b.n	800121c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x2a0>
	//check for SAK = 0
	if(response[0])
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x298>
		return STATUS_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e003      	b.n	800121c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh+0x2a0>


	// Set correct uid->size
	uid->size = 7;
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	2207      	movs	r2, #7
 8001218:	701a      	strb	r2, [r3, #0]

	return STATUS_OK;
 800121a:	2300      	movs	r3, #0
}
 800121c:	4618      	mov	r0, r3
 800121e:	3738      	adds	r7, #56	; 0x38
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <_ZN9NTagRC52213IsCardPresentEv>:

bool NTagRC522::IsCardPresent() {
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	uint8_t AToReq[2];
	uint8_t bufferSize = sizeof(AToReq);
 800122c:	2302      	movs	r3, #2
 800122e:	72fb      	strb	r3, [r7, #11]

	// Reset baud rates
	WriteRegister(TxModeReg, 0x00);
 8001230:	2200      	movs	r2, #0
 8001232:	2112      	movs	r1, #18
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff fac3 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	WriteRegister(RxModeReg, 0x00);
 800123a:	2200      	movs	r2, #0
 800123c:	2113      	movs	r1, #19
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f7ff fabe 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
	// Reset ModWidthReg
	WriteRegister(ModWidthReg, 0x26);
 8001244:	2226      	movs	r2, #38	; 0x26
 8001246:	2124      	movs	r1, #36	; 0x24
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff fab9 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>

	uint8_t result = WakeUpA(AToReq,&bufferSize);
 800124e:	f107 020b 	add.w	r2, r7, #11
 8001252:	f107 030c 	add.w	r3, r7, #12
 8001256:	4619      	mov	r1, r3
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff fe35 	bl	8000ec8 <_ZN9NTagRC5227WakeUpAEPhS0_>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
	return !(result);
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	2b00      	cmp	r3, #0
 8001266:	bf0c      	ite	eq
 8001268:	2301      	moveq	r3, #1
 800126a:	2300      	movne	r3, #0
 800126c:	b2db      	uxtb	r3, r3
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <_ZN9NTagRC5229SoftResetEv>:

//perform soft reset
uint8_t NTagRC522::SoftReset() {
 8001276:	b580      	push	{r7, lr}
 8001278:	b084      	sub	sp, #16
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
	uint8_t error = WriteRegister(CommandReg, ComSoftReset);
 800127e:	220f      	movs	r2, #15
 8001280:	2101      	movs	r1, #1
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff fa9c 	bl	80007c0 <_ZN9NTagRC52213WriteRegisterEhh>
 8001288:	4603      	mov	r3, r0
 800128a:	73fb      	strb	r3, [r7, #15]
	osDelay(10); //might need adjusting
 800128c:	200a      	movs	r0, #10
 800128e:	f007 f9ec 	bl	800866a <osDelay>
	//wait for reset bit to be cleared
	while((ReadRegister(CommandReg) & (1 << 4)))
 8001292:	2101      	movs	r1, #1
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff fb69 	bl	800096c <_ZN9NTagRC52212ReadRegisterEh>
 800129a:	4603      	mov	r3, r0
 800129c:	f003 0310 	and.w	r3, r3, #16
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	bf14      	ite	ne
 80012a4:	2301      	movne	r3, #1
 80012a6:	2300      	moveq	r3, #0
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d003      	beq.n	80012b6 <_ZN9NTagRC5229SoftResetEv+0x40>
		osDelay(1);
 80012ae:	2001      	movs	r0, #1
 80012b0:	f007 f9db 	bl	800866a <osDelay>
	while((ReadRegister(CommandReg) & (1 << 4)))
 80012b4:	e7ed      	b.n	8001292 <_ZN9NTagRC5229SoftResetEv+0x1c>
	return error;
 80012b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3710      	adds	r7, #16
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <_ZN9NTagRC52210StopCryptoEv>:

	// Start the authentication.
	return CommunicateWithPICC(ComMFAuthent, waitIRq, &sendData[0], sizeof(sendData), nullptr, nullptr, nullptr);
}
//run after done communicating with a authenticated picc
uint8_t NTagRC522::StopCrypto() {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	ClearBitsRegister(Status2Reg, 0x08);
 80012c8:	2208      	movs	r2, #8
 80012ca:	2108      	movs	r1, #8
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff fb2d 	bl	800092c <_ZN9NTagRC52217ClearBitsRegisterEhh>
}
 80012d2:	bf00      	nop
 80012d4:	4618      	mov	r0, r3
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <_ZN9NTagRC52211MIFARE_ReadEhPhS0_>:


uint8_t NTagRC522::MIFARE_Read(uint8_t blockAddr, uint8_t *buffer, uint8_t *bufferSize) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af04      	add	r7, sp, #16
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	607a      	str	r2, [r7, #4]
 80012e6:	603b      	str	r3, [r7, #0]
 80012e8:	460b      	mov	r3, r1
 80012ea:	72fb      	strb	r3, [r7, #11]
	buffer[0] = PICC_CMD_MF_READ;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2230      	movs	r2, #48	; 0x30
 80012f0:	701a      	strb	r2, [r3, #0]
	buffer[1] = blockAddr;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3301      	adds	r3, #1
 80012f6:	7afa      	ldrb	r2, [r7, #11]
 80012f8:	701a      	strb	r2, [r3, #0]

	CalculateCRC(buffer, 2, buffer+2);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3302      	adds	r3, #2
 80012fe:	2202      	movs	r2, #2
 8001300:	6879      	ldr	r1, [r7, #4]
 8001302:	68f8      	ldr	r0, [r7, #12]
 8001304:	f7ff fcfa 	bl	8000cfc <_ZN9NTagRC52212CalculateCRCEPhhS0_>

	return TransceiveData(buffer, 4, buffer, bufferSize, nullptr, 0);
 8001308:	2300      	movs	r3, #0
 800130a:	9302      	str	r3, [sp, #8]
 800130c:	2300      	movs	r3, #0
 800130e:	9301      	str	r3, [sp, #4]
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2204      	movs	r2, #4
 8001318:	6879      	ldr	r1, [r7, #4]
 800131a:	68f8      	ldr	r0, [r7, #12]
 800131c:	f7ff fcce 	bl	8000cbc <_ZN9NTagRC52214TransceiveDataEPhhS0_S0_S0_h>
 8001320:	4603      	mov	r3, r0
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <_Z6vprintPKcSt9__va_list>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void vprint(const char *fmt, va_list argp)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b0b4      	sub	sp, #208	; 0xd0
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
    char string[200];
    if(0 < vsprintf(string,fmt,argp)) // build string
 8001336:	f107 0308 	add.w	r3, r7, #8
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	6879      	ldr	r1, [r7, #4]
 800133e:	4618      	mov	r0, r3
 8001340:	f009 ffac 	bl	800b29c <vsiprintf>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	bfcc      	ite	gt
 800134a:	2301      	movgt	r3, #1
 800134c:	2300      	movle	r3, #0
 800134e:	b2db      	uxtb	r3, r3
 8001350:	2b00      	cmp	r3, #0
 8001352:	d00c      	beq.n	800136e <_Z6vprintPKcSt9__va_list+0x42>
    {
        HAL_UART_Transmit(&huart1, (uint8_t*)string, strlen(string), 10); // send message via UART
 8001354:	f107 0308 	add.w	r3, r7, #8
 8001358:	4618      	mov	r0, r3
 800135a:	f7fe ffc1 	bl	80002e0 <strlen>
 800135e:	4603      	mov	r3, r0
 8001360:	b29a      	uxth	r2, r3
 8001362:	f107 0108 	add.w	r1, r7, #8
 8001366:	230a      	movs	r3, #10
 8001368:	4803      	ldr	r0, [pc, #12]	; (8001378 <_Z6vprintPKcSt9__va_list+0x4c>)
 800136a:	f005 ff92 	bl	8007292 <HAL_UART_Transmit>
    }
}
 800136e:	bf00      	nop
 8001370:	37d0      	adds	r7, #208	; 0xd0
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	24000200 	.word	0x24000200

0800137c <_Z7vprintfPKcz>:

void vprintf(const char *fmt, ...) // custom printf() function
{
 800137c:	b40f      	push	{r0, r1, r2, r3}
 800137e:	b580      	push	{r7, lr}
 8001380:	b082      	sub	sp, #8
 8001382:	af00      	add	r7, sp, #0
    va_list argp;
    va_start(argp, fmt);
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	607b      	str	r3, [r7, #4]
    vprint(fmt, argp);
 800138a:	6879      	ldr	r1, [r7, #4]
 800138c:	6938      	ldr	r0, [r7, #16]
 800138e:	f7ff ffcd 	bl	800132c <_Z6vprintPKcSt9__va_list>
    va_end(argp);
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800139c:	b004      	add	sp, #16
 800139e:	4770      	bx	lr

080013a0 <_Z8EnableCSv>:

void EnableCS() {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	//vprintf("Enabling CS\r\n");
	HAL_GPIO_WritePin(CSTest_GPIO_Port, CSTest_Pin, GPIO_PIN_RESET);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2101      	movs	r1, #1
 80013a8:	4802      	ldr	r0, [pc, #8]	; (80013b4 <_Z8EnableCSv+0x14>)
 80013aa:	f001 fb0b 	bl	80029c4 <HAL_GPIO_WritePin>
	//osDelay(1);
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	58022400 	.word	0x58022400

080013b8 <_Z9DisableCSv>:
void DisableCS() {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
	//vprintf("Disabling CS\r\n");
	HAL_GPIO_WritePin(CSTest_GPIO_Port, CSTest_Pin, GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	2101      	movs	r1, #1
 80013c0:	4802      	ldr	r0, [pc, #8]	; (80013cc <_Z9DisableCSv+0x14>)
 80013c2:	f001 faff 	bl	80029c4 <HAL_GPIO_WritePin>
	//osDelay(1);
}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	58022400 	.word	0x58022400

080013d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80013d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013da:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80013dc:	4b39      	ldr	r3, [pc, #228]	; (80014c4 <main+0xf4>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d006      	beq.n	80013f6 <main+0x26>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	1e5a      	subs	r2, r3, #1
 80013ec:	607a      	str	r2, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	dd01      	ble.n	80013f6 <main+0x26>
 80013f2:	2301      	movs	r3, #1
 80013f4:	e000      	b.n	80013f8 <main+0x28>
 80013f6:	2300      	movs	r3, #0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d000      	beq.n	80013fe <main+0x2e>
 80013fc:	e7ee      	b.n	80013dc <main+0xc>
  if ( timeout < 0 )
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	da01      	bge.n	8001408 <main+0x38>
  {
  Error_Handler();
 8001404:	f000 fcc8 	bl	8001d98 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001408:	f000 ffe4 	bl	80023d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800140c:	f000 f86e 	bl	80014ec <_Z18SystemClock_Configv>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001410:	f000 f90c 	bl	800162c <_Z24PeriphCommonClock_Configv>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001414:	4b2b      	ldr	r3, [pc, #172]	; (80014c4 <main+0xf4>)
 8001416:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800141a:	4a2a      	ldr	r2, [pc, #168]	; (80014c4 <main+0xf4>)
 800141c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001420:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001424:	4b27      	ldr	r3, [pc, #156]	; (80014c4 <main+0xf4>)
 8001426:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800142a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800142e:	603b      	str	r3, [r7, #0]
 8001430:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001432:	2000      	movs	r0, #0
 8001434:	f001 fae0 	bl	80029f8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8001438:	2100      	movs	r1, #0
 800143a:	2000      	movs	r0, #0
 800143c:	f001 faf6 	bl	8002a2c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8001440:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001444:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8001446:	4b1f      	ldr	r3, [pc, #124]	; (80014c4 <main+0xf4>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d106      	bne.n	8001460 <main+0x90>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	1e5a      	subs	r2, r3, #1
 8001456:	607a      	str	r2, [r7, #4]
 8001458:	2b00      	cmp	r3, #0
 800145a:	dd01      	ble.n	8001460 <main+0x90>
 800145c:	2301      	movs	r3, #1
 800145e:	e000      	b.n	8001462 <main+0x92>
 8001460:	2300      	movs	r3, #0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d000      	beq.n	8001468 <main+0x98>
 8001466:	e7ee      	b.n	8001446 <main+0x76>
if ( timeout < 0 )
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2b00      	cmp	r3, #0
 800146c:	da01      	bge.n	8001472 <main+0xa2>
{
Error_Handler();
 800146e:	f000 fc93 	bl	8001d98 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001472:	f000 fac1 	bl	80019f8 <_ZL12MX_GPIO_Initv>
  MX_USART1_UART_Init();
 8001476:	f000 fa5f 	bl	8001938 <_ZL19MX_USART1_UART_Initv>
  MX_I2C1_Init();
 800147a:	f000 f909 	bl	8001690 <_ZL12MX_I2C1_Initv>
  MX_I2C4_Init();
 800147e:	f000 f955 	bl	800172c <_ZL12MX_I2C4_Initv>
  MX_SPI5_Init();
 8001482:	f000 f9a1 	bl	80017c8 <_ZL12MX_SPI5_Initv>
  MX_TIM13_Init();
 8001486:	f000 f9fb 	bl	8001880 <_ZL13MX_TIM13_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800148a:	f006 fffd 	bl	8008488 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800148e:	4a0e      	ldr	r2, [pc, #56]	; (80014c8 <main+0xf8>)
 8001490:	2100      	movs	r1, #0
 8001492:	480e      	ldr	r0, [pc, #56]	; (80014cc <main+0xfc>)
 8001494:	f007 f857 	bl	8008546 <osThreadNew>
 8001498:	4603      	mov	r3, r0
 800149a:	4a0d      	ldr	r2, [pc, #52]	; (80014d0 <main+0x100>)
 800149c:	6013      	str	r3, [r2, #0]

  /* creation of NTagTask */
  NTagTaskHandle = osThreadNew(StartNTagTask, NULL, &NTagTask_attributes);
 800149e:	4a0d      	ldr	r2, [pc, #52]	; (80014d4 <main+0x104>)
 80014a0:	2100      	movs	r1, #0
 80014a2:	480d      	ldr	r0, [pc, #52]	; (80014d8 <main+0x108>)
 80014a4:	f007 f84f 	bl	8008546 <osThreadNew>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4a0c      	ldr	r2, [pc, #48]	; (80014dc <main+0x10c>)
 80014ac:	6013      	str	r3, [r2, #0]

  /* creation of GrantTask */
  GrantTaskHandle = osThreadNew(GrantTaskEntry, NULL, &GrantTask_attributes);
 80014ae:	4a0c      	ldr	r2, [pc, #48]	; (80014e0 <main+0x110>)
 80014b0:	2100      	movs	r1, #0
 80014b2:	480c      	ldr	r0, [pc, #48]	; (80014e4 <main+0x114>)
 80014b4:	f007 f847 	bl	8008546 <osThreadNew>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a0b      	ldr	r2, [pc, #44]	; (80014e8 <main+0x118>)
 80014bc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80014be:	f007 f807 	bl	80084d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014c2:	e7fe      	b.n	80014c2 <main+0xf2>
 80014c4:	58024400 	.word	0x58024400
 80014c8:	0800bac4 	.word	0x0800bac4
 80014cc:	08001b85 	.word	0x08001b85
 80014d0:	24000290 	.word	0x24000290
 80014d4:	0800bae8 	.word	0x0800bae8
 80014d8:	08001b95 	.word	0x08001b95
 80014dc:	24000294 	.word	0x24000294
 80014e0:	0800bb0c 	.word	0x0800bb0c
 80014e4:	08001d2d 	.word	0x08001d2d
 80014e8:	24000298 	.word	0x24000298

080014ec <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b09c      	sub	sp, #112	; 0x70
 80014f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f6:	224c      	movs	r2, #76	; 0x4c
 80014f8:	2100      	movs	r1, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f009 fda2 	bl	800b044 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001500:	1d3b      	adds	r3, r7, #4
 8001502:	2220      	movs	r2, #32
 8001504:	2100      	movs	r1, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f009 fd9c 	bl	800b044 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800150c:	2004      	movs	r0, #4
 800150e:	f001 fbc9 	bl	8002ca4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001512:	2300      	movs	r3, #0
 8001514:	603b      	str	r3, [r7, #0]
 8001516:	4b42      	ldr	r3, [pc, #264]	; (8001620 <_Z18SystemClock_Configv+0x134>)
 8001518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800151a:	4a41      	ldr	r2, [pc, #260]	; (8001620 <_Z18SystemClock_Configv+0x134>)
 800151c:	f023 0301 	bic.w	r3, r3, #1
 8001520:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001522:	4b3f      	ldr	r3, [pc, #252]	; (8001620 <_Z18SystemClock_Configv+0x134>)
 8001524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	603b      	str	r3, [r7, #0]
 800152c:	4b3d      	ldr	r3, [pc, #244]	; (8001624 <_Z18SystemClock_Configv+0x138>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	4a3c      	ldr	r2, [pc, #240]	; (8001624 <_Z18SystemClock_Configv+0x138>)
 8001532:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001536:	6193      	str	r3, [r2, #24]
 8001538:	4b3a      	ldr	r3, [pc, #232]	; (8001624 <_Z18SystemClock_Configv+0x138>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001540:	603b      	str	r3, [r7, #0]
 8001542:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001544:	4b37      	ldr	r3, [pc, #220]	; (8001624 <_Z18SystemClock_Configv+0x138>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800154c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001550:	bf14      	ite	ne
 8001552:	2301      	movne	r3, #1
 8001554:	2300      	moveq	r3, #0
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b00      	cmp	r3, #0
 800155a:	d000      	beq.n	800155e <_Z18SystemClock_Configv+0x72>
 800155c:	e7f2      	b.n	8001544 <_Z18SystemClock_Configv+0x58>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800155e:	4b32      	ldr	r3, [pc, #200]	; (8001628 <_Z18SystemClock_Configv+0x13c>)
 8001560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001562:	f023 0303 	bic.w	r3, r3, #3
 8001566:	4a30      	ldr	r2, [pc, #192]	; (8001628 <_Z18SystemClock_Configv+0x13c>)
 8001568:	f043 0302 	orr.w	r3, r3, #2
 800156c:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 800156e:	230b      	movs	r3, #11
 8001570:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001572:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001578:	2301      	movs	r3, #1
 800157a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800157c:	2340      	movs	r3, #64	; 0x40
 800157e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001580:	2301      	movs	r3, #1
 8001582:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001584:	2302      	movs	r3, #2
 8001586:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001588:	2302      	movs	r3, #2
 800158a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800158c:	2302      	movs	r3, #2
 800158e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001590:	2340      	movs	r3, #64	; 0x40
 8001592:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001594:	2302      	movs	r3, #2
 8001596:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 13;
 8001598:	230d      	movs	r3, #13
 800159a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800159c:	2302      	movs	r3, #2
 800159e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80015a0:	230c      	movs	r3, #12
 80015a2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80015a4:	2300      	movs	r3, #0
 80015a6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b0:	4618      	mov	r0, r3
 80015b2:	f001 fbd1 	bl	8002d58 <HAL_RCC_OscConfig>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	bf14      	ite	ne
 80015bc:	2301      	movne	r3, #1
 80015be:	2300      	moveq	r3, #0
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <_Z18SystemClock_Configv+0xde>
  {
    Error_Handler();
 80015c6:	f000 fbe7 	bl	8001d98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ca:	233f      	movs	r3, #63	; 0x3f
 80015cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ce:	2303      	movs	r3, #3
 80015d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80015d6:	2308      	movs	r3, #8
 80015d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80015da:	2340      	movs	r3, #64	; 0x40
 80015dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80015de:	2340      	movs	r3, #64	; 0x40
 80015e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80015e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015e6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80015e8:	2340      	movs	r3, #64	; 0x40
 80015ea:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	2102      	movs	r1, #2
 80015f0:	4618      	mov	r0, r3
 80015f2:	f001 ffdf 	bl	80035b4 <HAL_RCC_ClockConfig>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	bf14      	ite	ne
 80015fc:	2301      	movne	r3, #1
 80015fe:	2300      	moveq	r3, #0
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <_Z18SystemClock_Configv+0x11e>
  {
    Error_Handler();
 8001606:	f000 fbc7 	bl	8001d98 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800160a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800160e:	2100      	movs	r1, #0
 8001610:	2000      	movs	r0, #0
 8001612:	f002 f985 	bl	8003920 <HAL_RCC_MCOConfig>
}
 8001616:	bf00      	nop
 8001618:	3770      	adds	r7, #112	; 0x70
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	58000400 	.word	0x58000400
 8001624:	58024800 	.word	0x58024800
 8001628:	58024400 	.word	0x58024400

0800162c <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b0b0      	sub	sp, #192	; 0xc0
 8001630:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001632:	463b      	mov	r3, r7
 8001634:	22c0      	movs	r2, #192	; 0xc0
 8001636:	2100      	movs	r1, #0
 8001638:	4618      	mov	r0, r3
 800163a:	f009 fd03 	bl	800b044 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800163e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001642:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8001644:	2302      	movs	r3, #2
 8001646:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001648:	230c      	movs	r3, #12
 800164a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 1;
 800164c:	2301      	movs	r3, #1
 800164e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001650:	2302      	movs	r3, #2
 8001652:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001654:	2302      	movs	r3, #2
 8001656:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001658:	23c0      	movs	r3, #192	; 0xc0
 800165a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800165c:	2320      	movs	r3, #32
 800165e:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001664:	2300      	movs	r3, #0
 8001666:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800166a:	463b      	mov	r3, r7
 800166c:	4618      	mov	r0, r3
 800166e:	f002 fbd9 	bl	8003e24 <HAL_RCCEx_PeriphCLKConfig>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	bf14      	ite	ne
 8001678:	2301      	movne	r3, #1
 800167a:	2300      	moveq	r3, #0
 800167c:	b2db      	uxtb	r3, r3
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <_Z24PeriphCommonClock_Configv+0x5a>
  {
    Error_Handler();
 8001682:	f000 fb89 	bl	8001d98 <Error_Handler>
  }
}
 8001686:	bf00      	nop
 8001688:	37c0      	adds	r7, #192	; 0xc0
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001694:	4b22      	ldr	r3, [pc, #136]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 8001696:	4a23      	ldr	r2, [pc, #140]	; (8001724 <_ZL12MX_I2C1_Initv+0x94>)
 8001698:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 800169a:	4b21      	ldr	r3, [pc, #132]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 800169c:	4a22      	ldr	r2, [pc, #136]	; (8001728 <_ZL12MX_I2C1_Initv+0x98>)
 800169e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016a0:	4b1f      	ldr	r3, [pc, #124]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016a6:	4b1e      	ldr	r3, [pc, #120]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016ac:	4b1c      	ldr	r3, [pc, #112]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016b2:	4b1b      	ldr	r3, [pc, #108]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016b8:	4b19      	ldr	r3, [pc, #100]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016be:	4b18      	ldr	r3, [pc, #96]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c4:	4b16      	ldr	r3, [pc, #88]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016ca:	4815      	ldr	r0, [pc, #84]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 80016cc:	f001 f9c2 	bl	8002a54 <HAL_I2C_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	bf14      	ite	ne
 80016d6:	2301      	movne	r3, #1
 80016d8:	2300      	moveq	r3, #0
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 80016e0:	f000 fb5a 	bl	8001d98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016e4:	2100      	movs	r1, #0
 80016e6:	480e      	ldr	r0, [pc, #56]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 80016e8:	f001 fa44 	bl	8002b74 <HAL_I2CEx_ConfigAnalogFilter>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	bf14      	ite	ne
 80016f2:	2301      	movne	r3, #1
 80016f4:	2300      	moveq	r3, #0
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 80016fc:	f000 fb4c 	bl	8001d98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001700:	2100      	movs	r1, #0
 8001702:	4807      	ldr	r0, [pc, #28]	; (8001720 <_ZL12MX_I2C1_Initv+0x90>)
 8001704:	f001 fa81 	bl	8002c0a <HAL_I2CEx_ConfigDigitalFilter>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	bf14      	ite	ne
 800170e:	2301      	movne	r3, #1
 8001710:	2300      	moveq	r3, #0
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8001718:	f000 fb3e 	bl	8001d98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	24000094 	.word	0x24000094
 8001724:	40005400 	.word	0x40005400
 8001728:	10c0ecff 	.word	0x10c0ecff

0800172c <_ZL12MX_I2C4_Initv>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001730:	4b22      	ldr	r3, [pc, #136]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 8001732:	4a23      	ldr	r2, [pc, #140]	; (80017c0 <_ZL12MX_I2C4_Initv+0x94>)
 8001734:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x10C0ECFF;
 8001736:	4b21      	ldr	r3, [pc, #132]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 8001738:	4a22      	ldr	r2, [pc, #136]	; (80017c4 <_ZL12MX_I2C4_Initv+0x98>)
 800173a:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 800173c:	4b1f      	ldr	r3, [pc, #124]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 800173e:	2200      	movs	r2, #0
 8001740:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001742:	4b1e      	ldr	r3, [pc, #120]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 8001744:	2201      	movs	r2, #1
 8001746:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001748:	4b1c      	ldr	r3, [pc, #112]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 800174a:	2200      	movs	r2, #0
 800174c:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 800174e:	4b1b      	ldr	r3, [pc, #108]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 8001750:	2200      	movs	r2, #0
 8001752:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001754:	4b19      	ldr	r3, [pc, #100]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 8001756:	2200      	movs	r2, #0
 8001758:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800175a:	4b18      	ldr	r3, [pc, #96]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 800175c:	2200      	movs	r2, #0
 800175e:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001760:	4b16      	ldr	r3, [pc, #88]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 8001762:	2200      	movs	r2, #0
 8001764:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001766:	4815      	ldr	r0, [pc, #84]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 8001768:	f001 f974 	bl	8002a54 <HAL_I2C_Init>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	bf14      	ite	ne
 8001772:	2301      	movne	r3, #1
 8001774:	2300      	moveq	r3, #0
 8001776:	b2db      	uxtb	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <_ZL12MX_I2C4_Initv+0x54>
  {
    Error_Handler();
 800177c:	f000 fb0c 	bl	8001d98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001780:	2100      	movs	r1, #0
 8001782:	480e      	ldr	r0, [pc, #56]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 8001784:	f001 f9f6 	bl	8002b74 <HAL_I2CEx_ConfigAnalogFilter>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	bf14      	ite	ne
 800178e:	2301      	movne	r3, #1
 8001790:	2300      	moveq	r3, #0
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <_ZL12MX_I2C4_Initv+0x70>
  {
    Error_Handler();
 8001798:	f000 fafe 	bl	8001d98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 800179c:	2100      	movs	r1, #0
 800179e:	4807      	ldr	r0, [pc, #28]	; (80017bc <_ZL12MX_I2C4_Initv+0x90>)
 80017a0:	f001 fa33 	bl	8002c0a <HAL_I2CEx_ConfigDigitalFilter>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	bf14      	ite	ne
 80017aa:	2301      	movne	r3, #1
 80017ac:	2300      	moveq	r3, #0
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <_ZL12MX_I2C4_Initv+0x8c>
  {
    Error_Handler();
 80017b4:	f000 faf0 	bl	8001d98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	240000e0 	.word	0x240000e0
 80017c0:	58001c00 	.word	0x58001c00
 80017c4:	10c0ecff 	.word	0x10c0ecff

080017c8 <_ZL12MX_SPI5_Initv>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80017cc:	4b2a      	ldr	r3, [pc, #168]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 80017ce:	4a2b      	ldr	r2, [pc, #172]	; (800187c <_ZL12MX_SPI5_Initv+0xb4>)
 80017d0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80017d2:	4b29      	ldr	r3, [pc, #164]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 80017d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80017d8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80017da:	4b27      	ldr	r3, [pc, #156]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80017e0:	4b25      	ldr	r3, [pc, #148]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 80017e2:	2207      	movs	r2, #7
 80017e4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017e6:	4b24      	ldr	r3, [pc, #144]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017ec:	4b22      	ldr	r3, [pc, #136]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80017f2:	4b21      	ldr	r3, [pc, #132]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 80017f4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80017f8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80017fa:	4b1f      	ldr	r3, [pc, #124]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 80017fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001800:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001802:	4b1d      	ldr	r3, [pc, #116]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 8001804:	2200      	movs	r2, #0
 8001806:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001808:	4b1b      	ldr	r3, [pc, #108]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 800180a:	2200      	movs	r2, #0
 800180c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800180e:	4b1a      	ldr	r3, [pc, #104]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 8001810:	2200      	movs	r2, #0
 8001812:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8001814:	4b18      	ldr	r3, [pc, #96]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 8001816:	2200      	movs	r2, #0
 8001818:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800181a:	4b17      	ldr	r3, [pc, #92]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 800181c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001820:	635a      	str	r2, [r3, #52]	; 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 8001824:	2200      	movs	r2, #0
 8001826:	639a      	str	r2, [r3, #56]	; 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001828:	4b13      	ldr	r3, [pc, #76]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 800182a:	2200      	movs	r2, #0
 800182c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800182e:	4b12      	ldr	r3, [pc, #72]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 8001830:	2200      	movs	r2, #0
 8001832:	641a      	str	r2, [r3, #64]	; 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001834:	4b10      	ldr	r3, [pc, #64]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 8001836:	2200      	movs	r2, #0
 8001838:	645a      	str	r2, [r3, #68]	; 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 800183c:	2200      	movs	r2, #0
 800183e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001840:	4b0d      	ldr	r3, [pc, #52]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 8001842:	2200      	movs	r2, #0
 8001844:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 8001848:	2200      	movs	r2, #0
 800184a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800184c:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 800184e:	2200      	movs	r2, #0
 8001850:	655a      	str	r2, [r3, #84]	; 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 8001854:	2200      	movs	r2, #0
 8001856:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001858:	4807      	ldr	r0, [pc, #28]	; (8001878 <_ZL12MX_SPI5_Initv+0xb0>)
 800185a:	f003 fe73 	bl	8005544 <HAL_SPI_Init>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	bf14      	ite	ne
 8001864:	2301      	movne	r3, #1
 8001866:	2300      	moveq	r3, #0
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <_ZL12MX_SPI5_Initv+0xaa>
  {
    Error_Handler();
 800186e:	f000 fa93 	bl	8001d98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	2400012c 	.word	0x2400012c
 800187c:	40015000 	.word	0x40015000

08001880 <_ZL13MX_TIM13_Initv>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b088      	sub	sp, #32
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001886:	1d3b      	adds	r3, r7, #4
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
 8001894:	615a      	str	r2, [r3, #20]
 8001896:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001898:	4b25      	ldr	r3, [pc, #148]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 800189a:	4a26      	ldr	r2, [pc, #152]	; (8001934 <_ZL13MX_TIM13_Initv+0xb4>)
 800189c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 16;
 800189e:	4b24      	ldr	r3, [pc, #144]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 80018a0:	2210      	movs	r2, #16
 80018a2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a4:	4b22      	ldr	r3, [pc, #136]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 80018aa:	4b21      	ldr	r3, [pc, #132]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 80018ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018b0:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018b2:	4b1f      	ldr	r3, [pc, #124]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b8:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80018be:	481c      	ldr	r0, [pc, #112]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 80018c0:	f004 fc49 	bl	8006156 <HAL_TIM_Base_Init>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	bf14      	ite	ne
 80018ca:	2301      	movne	r3, #1
 80018cc:	2300      	moveq	r3, #0
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <_ZL13MX_TIM13_Initv+0x58>
  {
    Error_Handler();
 80018d4:	f000 fa60 	bl	8001d98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80018d8:	4815      	ldr	r0, [pc, #84]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 80018da:	f004 fd0b 	bl	80062f4 <HAL_TIM_PWM_Init>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	bf14      	ite	ne
 80018e4:	2301      	movne	r3, #1
 80018e6:	2300      	moveq	r3, #0
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <_ZL13MX_TIM13_Initv+0x72>
  {
    Error_Handler();
 80018ee:	f000 fa53 	bl	8001d98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018f2:	2360      	movs	r3, #96	; 0x60
 80018f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001902:	1d3b      	adds	r3, r7, #4
 8001904:	2200      	movs	r2, #0
 8001906:	4619      	mov	r1, r3
 8001908:	4809      	ldr	r0, [pc, #36]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 800190a:	f004 ff83 	bl	8006814 <HAL_TIM_PWM_ConfigChannel>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	bf14      	ite	ne
 8001914:	2301      	movne	r3, #1
 8001916:	2300      	moveq	r3, #0
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <_ZL13MX_TIM13_Initv+0xa2>
  {
    Error_Handler();
 800191e:	f000 fa3b 	bl	8001d98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001922:	4803      	ldr	r0, [pc, #12]	; (8001930 <_ZL13MX_TIM13_Initv+0xb0>)
 8001924:	f000 fbd2 	bl	80020cc <HAL_TIM_MspPostInit>

}
 8001928:	bf00      	nop
 800192a:	3720      	adds	r7, #32
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	240001b4 	.word	0x240001b4
 8001934:	40001c00 	.word	0x40001c00

08001938 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800193c:	4b2c      	ldr	r3, [pc, #176]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800193e:	4a2d      	ldr	r2, [pc, #180]	; (80019f4 <_ZL19MX_USART1_UART_Initv+0xbc>)
 8001940:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001942:	4b2b      	ldr	r3, [pc, #172]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8001944:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001948:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800194a:	4b29      	ldr	r3, [pc, #164]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001950:	4b27      	ldr	r3, [pc, #156]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8001952:	2200      	movs	r2, #0
 8001954:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001956:	4b26      	ldr	r3, [pc, #152]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8001958:	2200      	movs	r2, #0
 800195a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800195c:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800195e:	220c      	movs	r2, #12
 8001960:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001962:	4b23      	ldr	r3, [pc, #140]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8001964:	2200      	movs	r2, #0
 8001966:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001968:	4b21      	ldr	r3, [pc, #132]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800196a:	2200      	movs	r2, #0
 800196c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800196e:	4b20      	ldr	r3, [pc, #128]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8001970:	2200      	movs	r2, #0
 8001972:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001974:	4b1e      	ldr	r3, [pc, #120]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8001976:	2200      	movs	r2, #0
 8001978:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800197a:	4b1d      	ldr	r3, [pc, #116]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800197c:	2200      	movs	r2, #0
 800197e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001980:	481b      	ldr	r0, [pc, #108]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 8001982:	f005 fc36 	bl	80071f2 <HAL_UART_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	bf14      	ite	ne
 800198c:	2301      	movne	r3, #1
 800198e:	2300      	moveq	r3, #0
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <_ZL19MX_USART1_UART_Initv+0x62>
  {
    Error_Handler();
 8001996:	f000 f9ff 	bl	8001d98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800199a:	2100      	movs	r1, #0
 800199c:	4814      	ldr	r0, [pc, #80]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 800199e:	f006 fc65 	bl	800826c <HAL_UARTEx_SetTxFifoThreshold>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	bf14      	ite	ne
 80019a8:	2301      	movne	r3, #1
 80019aa:	2300      	moveq	r3, #0
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <_ZL19MX_USART1_UART_Initv+0x7e>
  {
    Error_Handler();
 80019b2:	f000 f9f1 	bl	8001d98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019b6:	2100      	movs	r1, #0
 80019b8:	480d      	ldr	r0, [pc, #52]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 80019ba:	f006 fc95 	bl	80082e8 <HAL_UARTEx_SetRxFifoThreshold>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	bf14      	ite	ne
 80019c4:	2301      	movne	r3, #1
 80019c6:	2300      	moveq	r3, #0
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <_ZL19MX_USART1_UART_Initv+0x9a>
  {
    Error_Handler();
 80019ce:	f000 f9e3 	bl	8001d98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80019d2:	4807      	ldr	r0, [pc, #28]	; (80019f0 <_ZL19MX_USART1_UART_Initv+0xb8>)
 80019d4:	f006 fc11 	bl	80081fa <HAL_UARTEx_DisableFifoMode>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	bf14      	ite	ne
 80019de:	2301      	movne	r3, #1
 80019e0:	2300      	moveq	r3, #0
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <_ZL19MX_USART1_UART_Initv+0xb4>
  {
    Error_Handler();
 80019e8:	f000 f9d6 	bl	8001d98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019ec:	bf00      	nop
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	24000200 	.word	0x24000200
 80019f4:	40011000 	.word	0x40011000

080019f8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08e      	sub	sp, #56	; 0x38
 80019fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
 8001a0a:	60da      	str	r2, [r3, #12]
 8001a0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a0e:	4b59      	ldr	r3, [pc, #356]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a14:	4a57      	ldr	r2, [pc, #348]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a16:	f043 0308 	orr.w	r3, r3, #8
 8001a1a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a1e:	4b55      	ldr	r3, [pc, #340]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a24:	f003 0308 	and.w	r3, r3, #8
 8001a28:	623b      	str	r3, [r7, #32]
 8001a2a:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2c:	4b51      	ldr	r3, [pc, #324]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a32:	4a50      	ldr	r2, [pc, #320]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a34:	f043 0304 	orr.w	r3, r3, #4
 8001a38:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a3c:	4b4d      	ldr	r3, [pc, #308]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a42:	f003 0304 	and.w	r3, r3, #4
 8001a46:	61fb      	str	r3, [r7, #28]
 8001a48:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4a:	4b4a      	ldr	r3, [pc, #296]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a50:	4a48      	ldr	r2, [pc, #288]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a52:	f043 0302 	orr.w	r3, r3, #2
 8001a56:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a5a:	4b46      	ldr	r3, [pc, #280]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a68:	4b42      	ldr	r3, [pc, #264]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a6e:	4a41      	ldr	r2, [pc, #260]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a78:	4b3e      	ldr	r3, [pc, #248]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a86:	4b3b      	ldr	r3, [pc, #236]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a8c:	4a39      	ldr	r2, [pc, #228]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a96:	4b37      	ldr	r3, [pc, #220]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001a98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aa0:	613b      	str	r3, [r7, #16]
 8001aa2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001aa4:	4b33      	ldr	r3, [pc, #204]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001aaa:	4a32      	ldr	r2, [pc, #200]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001aac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ab0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ab4:	4b2f      	ldr	r3, [pc, #188]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ac2:	4b2c      	ldr	r3, [pc, #176]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001ac4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ac8:	4a2a      	ldr	r2, [pc, #168]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001aca:	f043 0320 	orr.w	r3, r3, #32
 8001ace:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ad2:	4b28      	ldr	r3, [pc, #160]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ad8:	f003 0320 	and.w	r3, r3, #32
 8001adc:	60bb      	str	r3, [r7, #8]
 8001ade:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001ae0:	4b24      	ldr	r3, [pc, #144]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001ae2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ae6:	4a23      	ldr	r2, [pc, #140]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001ae8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001af0:	4b20      	ldr	r3, [pc, #128]	; (8001b74 <_ZL12MX_GPIO_Initv+0x17c>)
 8001af2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001af6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001afa:	607b      	str	r3, [r7, #4]
 8001afc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2108      	movs	r1, #8
 8001b02:	481d      	ldr	r0, [pc, #116]	; (8001b78 <_ZL12MX_GPIO_Initv+0x180>)
 8001b04:	f000 ff5e 	bl	80029c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSTest_GPIO_Port, CSTest_Pin, GPIO_PIN_SET);
 8001b08:	2201      	movs	r2, #1
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	481b      	ldr	r0, [pc, #108]	; (8001b7c <_ZL12MX_GPIO_Initv+0x184>)
 8001b0e:	f000 ff59 	bl	80029c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b12:	2308      	movs	r3, #8
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b16:	2301      	movs	r3, #1
 8001b18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b26:	4619      	mov	r1, r3
 8001b28:	4813      	ldr	r0, [pc, #76]	; (8001b78 <_ZL12MX_GPIO_Initv+0x180>)
 8001b2a:	f000 fd9b 	bl	8002664 <HAL_GPIO_Init>

  /*Configure GPIO pin : CEC_CK_MCO1_Pin */
  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 8001b2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b34:	2302      	movs	r3, #2
 8001b36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001b40:	2300      	movs	r3, #0
 8001b42:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 8001b44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b48:	4619      	mov	r1, r3
 8001b4a:	480d      	ldr	r0, [pc, #52]	; (8001b80 <_ZL12MX_GPIO_Initv+0x188>)
 8001b4c:	f000 fd8a 	bl	8002664 <HAL_GPIO_Init>

  /*Configure GPIO pin : CSTest_Pin */
  GPIO_InitStruct.Pin = CSTest_Pin;
 8001b50:	2301      	movs	r3, #1
 8001b52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b54:	2301      	movs	r3, #1
 8001b56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CSTest_GPIO_Port, &GPIO_InitStruct);
 8001b60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b64:	4619      	mov	r1, r3
 8001b66:	4805      	ldr	r0, [pc, #20]	; (8001b7c <_ZL12MX_GPIO_Initv+0x184>)
 8001b68:	f000 fd7c 	bl	8002664 <HAL_GPIO_Init>

}
 8001b6c:	bf00      	nop
 8001b6e:	3738      	adds	r7, #56	; 0x38
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	58024400 	.word	0x58024400
 8001b78:	58020c00 	.word	0x58020c00
 8001b7c:	58022400 	.word	0x58022400
 8001b80:	58020000 	.word	0x58020000

08001b84 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(200);
 8001b8c:	20c8      	movs	r0, #200	; 0xc8
 8001b8e:	f006 fd6c 	bl	800866a <osDelay>
 8001b92:	e7fb      	b.n	8001b8c <_Z16StartDefaultTaskPv+0x8>

08001b94 <_Z13StartNTagTaskPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartNTagTask */
void StartNTagTask(void *argument)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b098      	sub	sp, #96	; 0x60
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartNTagTask */
	/* Infinite loop */
		NTagRC522 ntag = NTagRC522(&hspi5, EnableCS, DisableCS);
 8001b9c:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001ba0:	4b57      	ldr	r3, [pc, #348]	; (8001d00 <_Z13StartNTagTaskPv+0x16c>)
 8001ba2:	4a58      	ldr	r2, [pc, #352]	; (8001d04 <_Z13StartNTagTaskPv+0x170>)
 8001ba4:	4958      	ldr	r1, [pc, #352]	; (8001d08 <_Z13StartNTagTaskPv+0x174>)
 8001ba6:	f7ff f909 	bl	8000dbc <_ZN9NTagRC522C1EP19__SPI_HandleTypeDefPFvvES3_>
		ntag.Init();
 8001baa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff f928 	bl	8000e04 <_ZN9NTagRC5224InitEv>
		ntag.SetAntennaGain(ntag.RxGain_max);
 8001bb4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001bb8:	2170      	movs	r1, #112	; 0x70
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff f96b 	bl	8000e96 <_ZN9NTagRC52214SetAntennaGainEh>
		//ntag.SetSPIHandle(&hspi5);
		//MFRC522 ntag = MFRC522(&hspi5, EnableCS, DisableCS);
		//ntag.PCD_Init();
		//ntag.PCD_SetAntennaGain(ntag.RxGain_avg);

		vprintf("Start\r\n");
 8001bc0:	4852      	ldr	r0, [pc, #328]	; (8001d0c <_Z13StartNTagTaskPv+0x178>)
 8001bc2:	f7ff fbdb 	bl	800137c <_Z7vprintfPKcz>
		osDelay(1000);
 8001bc6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bca:	f006 fd4e 	bl	800866a <osDelay>
		for(;;)
		{
			//uint8_t test = ntag.SanityCheck(0x28);
			//vprintf("Version: %d\r\n", test);
			uint8_t read_result, ret;
			uint8_t versreg = 0x37;
 8001bce:	2337      	movs	r3, #55	; 0x37
 8001bd0:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
			//osDelay(100);

			//ret = ntag.SetWaterLevel(0x01);
			//read_result = ntag.GetWaterLevel();
			//vprintf("WaterLevel 1: %d\r\n", read_result);
			ntag.HaltA();
 8001bd4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff f999 	bl	8000f10 <_ZN9NTagRC5225HaltAEv>
			ntag.StopCrypto();
 8001bde:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fb6c 	bl	80012c0 <_ZN9NTagRC52210StopCryptoEv>
			if(ntag.IsCardPresent())
 8001be8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fb19 	bl	8001224 <_ZN9NTagRC52213IsCardPresentEv>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d07b      	beq.n	8001cf0 <_Z13StartNTagTaskPv+0x15c>
			{
				vprintf("PICC is present!\r\n");
 8001bf8:	4845      	ldr	r0, [pc, #276]	; (8001d10 <_Z13StartNTagTaskPv+0x17c>)
 8001bfa:	f7ff fbbf 	bl	800137c <_Z7vprintfPKcz>
				NTagRC522::Uid uid;
				uint8_t response[50] = {};
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	f107 0310 	add.w	r3, r7, #16
 8001c06:	222e      	movs	r2, #46	; 0x2e
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f009 fa1a 	bl	800b044 <memset>
				if(ntag.SelectPICCCas2(&uid, 0, response) == ntag.STATUS_OK) {
 8001c10:	f107 030c 	add.w	r3, r7, #12
 8001c14:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001c18:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f7ff f9ad 	bl	8000f7c <_ZN9NTagRC52214SelectPICCCas2EPNS_3UidEhPh>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	bf0c      	ite	eq
 8001c28:	2301      	moveq	r3, #1
 8001c2a:	2300      	movne	r3, #0
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d061      	beq.n	8001cf6 <_Z13StartNTagTaskPv+0x162>
					vprintf("PICC selected! UID:0x", uid.sak);
 8001c32:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001c36:	4619      	mov	r1, r3
 8001c38:	4836      	ldr	r0, [pc, #216]	; (8001d14 <_Z13StartNTagTaskPv+0x180>)
 8001c3a:	f7ff fb9f 	bl	800137c <_Z7vprintfPKcz>
					for(int i = 0; i < uid.size; i++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c42:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001c46:	461a      	mov	r2, r3
 8001c48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	da0c      	bge.n	8001c68 <_Z13StartNTagTaskPv+0xd4>
						vprintf("%.2X ", uid.uidByte[i]);
 8001c4e:	f107 0241 	add.w	r2, r7, #65	; 0x41
 8001c52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c54:	4413      	add	r3, r2
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	4619      	mov	r1, r3
 8001c5a:	482f      	ldr	r0, [pc, #188]	; (8001d18 <_Z13StartNTagTaskPv+0x184>)
 8001c5c:	f7ff fb8e 	bl	800137c <_Z7vprintfPKcz>
					for(int i = 0; i < uid.size; i++)
 8001c60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c62:	3301      	adds	r3, #1
 8001c64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c66:	e7ec      	b.n	8001c42 <_Z13StartNTagTaskPv+0xae>
					vprintf("\r\n");
 8001c68:	482c      	ldr	r0, [pc, #176]	; (8001d1c <_Z13StartNTagTaskPv+0x188>)
 8001c6a:	f7ff fb87 	bl	800137c <_Z7vprintfPKcz>

					uint8_t responseSize = 50;
 8001c6e:	2332      	movs	r3, #50	; 0x32
 8001c70:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					uint8_t pageAddr = 0x04;
 8001c74:	2304      	movs	r3, #4
 8001c76:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
					uint8_t status = ntag.MIFARE_Read(pageAddr, response, &responseSize);
 8001c7a:	f107 033f 	add.w	r3, r7, #63	; 0x3f
 8001c7e:	f107 020c 	add.w	r2, r7, #12
 8001c82:	f897 1059 	ldrb.w	r1, [r7, #89]	; 0x59
 8001c86:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001c8a:	f7ff fb27 	bl	80012dc <_ZN9NTagRC52211MIFARE_ReadEhPhS0_>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
					if(status == ntag.STATUS_OK) {
 8001c94:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d122      	bne.n	8001ce2 <_Z13StartNTagTaskPv+0x14e>
						vprintf("Data at block %.2X: ", pageAddr);
 8001c9c:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	481f      	ldr	r0, [pc, #124]	; (8001d20 <_Z13StartNTagTaskPv+0x18c>)
 8001ca4:	f7ff fb6a 	bl	800137c <_Z7vprintfPKcz>
						for(uint8_t i = 0; i < responseSize; i++)
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 8001cae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001cb2:	f897 205b 	ldrb.w	r2, [r7, #91]	; 0x5b
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d20f      	bcs.n	8001cda <_Z13StartNTagTaskPv+0x146>
							vprintf("%.2X ", response[i]);
 8001cba:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001cbe:	3360      	adds	r3, #96	; 0x60
 8001cc0:	443b      	add	r3, r7
 8001cc2:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4813      	ldr	r0, [pc, #76]	; (8001d18 <_Z13StartNTagTaskPv+0x184>)
 8001cca:	f7ff fb57 	bl	800137c <_Z7vprintfPKcz>
						for(uint8_t i = 0; i < responseSize; i++)
 8001cce:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 8001cd8:	e7e9      	b.n	8001cae <_Z13StartNTagTaskPv+0x11a>
						vprintf("\r\n");
 8001cda:	4810      	ldr	r0, [pc, #64]	; (8001d1c <_Z13StartNTagTaskPv+0x188>)
 8001cdc:	f7ff fb4e 	bl	800137c <_Z7vprintfPKcz>
 8001ce0:	e009      	b.n	8001cf6 <_Z13StartNTagTaskPv+0x162>
					}
					else
						vprintf("Read Error: %s\r\n", status);
 8001ce2:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	480e      	ldr	r0, [pc, #56]	; (8001d24 <_Z13StartNTagTaskPv+0x190>)
 8001cea:	f7ff fb47 	bl	800137c <_Z7vprintfPKcz>
 8001cee:	e002      	b.n	8001cf6 <_Z13StartNTagTaskPv+0x162>
					vprintf("BAD CRC\r\n");
				else
					vprintf("Other Error: %d\r\n", status);*/
			}
			else
				vprintf("No PICC...\r\n");
 8001cf0:	480d      	ldr	r0, [pc, #52]	; (8001d28 <_Z13StartNTagTaskPv+0x194>)
 8001cf2:	f7ff fb43 	bl	800137c <_Z7vprintfPKcz>
				vprintf("No PICC...\r\n");

			vprintf("Version: %d\r\n", ntag.PCD_ReadRegister(ntag.VersionReg));
			ntag.PCD_WriteRegister(ntag.WaterLevelReg, 0x00);*/

			osDelay(400);
 8001cf6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001cfa:	f006 fcb6 	bl	800866a <osDelay>


		}
 8001cfe:	e766      	b.n	8001bce <_Z13StartNTagTaskPv+0x3a>
 8001d00:	080013b9 	.word	0x080013b9
 8001d04:	080013a1 	.word	0x080013a1
 8001d08:	2400012c 	.word	0x2400012c
 8001d0c:	0800ba20 	.word	0x0800ba20
 8001d10:	0800ba28 	.word	0x0800ba28
 8001d14:	0800ba3c 	.word	0x0800ba3c
 8001d18:	0800ba54 	.word	0x0800ba54
 8001d1c:	0800ba5c 	.word	0x0800ba5c
 8001d20:	0800ba60 	.word	0x0800ba60
 8001d24:	0800ba78 	.word	0x0800ba78
 8001d28:	0800ba8c 	.word	0x0800ba8c

08001d2c <_Z14GrantTaskEntryPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GrantTaskEntry */
void GrantTaskEntry(void *argument)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GrantTaskEntry */
	htim13.Instance->CCR1 = 32000;
 8001d34:	4b0e      	ldr	r3, [pc, #56]	; (8001d70 <_Z14GrantTaskEntryPv+0x44>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001d3c:	635a      	str	r2, [r3, #52]	; 0x34
htim13.Instance->CCR2 = 20;
 8001d3e:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <_Z14GrantTaskEntryPv+0x44>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2214      	movs	r2, #20
 8001d44:	639a      	str	r2, [r3, #56]	; 0x38
	osDelay(200);
 8001d46:	20c8      	movs	r0, #200	; 0xc8
 8001d48:	f006 fc8f 	bl	800866a <osDelay>
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001d4c:	2100      	movs	r1, #0
 8001d4e:	4808      	ldr	r0, [pc, #32]	; (8001d70 <_Z14GrantTaskEntryPv+0x44>)
 8001d50:	f004 fb32 	bl	80063b8 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  for(;;)
  {
	  htim13.Instance->CCR1 = 0xFFFF;
 8001d54:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <_Z14GrantTaskEntryPv+0x44>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d5c:	635a      	str	r2, [r3, #52]	; 0x34
	  htim13.Instance->CCR2 = 0;
 8001d5e:	4b04      	ldr	r3, [pc, #16]	; (8001d70 <_Z14GrantTaskEntryPv+0x44>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2200      	movs	r2, #0
 8001d64:	639a      	str	r2, [r3, #56]	; 0x38
	  //HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
    osDelay(2000);
 8001d66:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001d6a:	f006 fc7e 	bl	800866a <osDelay>
	  htim13.Instance->CCR1 = 0xFFFF;
 8001d6e:	e7f1      	b.n	8001d54 <_Z14GrantTaskEntryPv+0x28>
 8001d70:	240001b4 	.word	0x240001b4

08001d74 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a04      	ldr	r2, [pc, #16]	; (8001d94 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d101      	bne.n	8001d8a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d86:	f000 fb61 	bl	800244c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40010000 	.word	0x40010000

08001d98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d9c:	b672      	cpsid	i
}
 8001d9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001da0:	e7fe      	b.n	8001da0 <Error_Handler+0x8>
	...

08001da4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <HAL_MspInit+0x38>)
 8001dac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001db0:	4a0a      	ldr	r2, [pc, #40]	; (8001ddc <HAL_MspInit+0x38>)
 8001db2:	f043 0302 	orr.w	r3, r3, #2
 8001db6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001dba:	4b08      	ldr	r3, [pc, #32]	; (8001ddc <HAL_MspInit+0x38>)
 8001dbc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	607b      	str	r3, [r7, #4]
 8001dc6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	210f      	movs	r1, #15
 8001dcc:	f06f 0001 	mvn.w	r0, #1
 8001dd0:	f000 fc20 	bl	8002614 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	58024400 	.word	0x58024400

08001de0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b0bc      	sub	sp, #240	; 0xf0
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	60da      	str	r2, [r3, #12]
 8001df6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001df8:	f107 031c 	add.w	r3, r7, #28
 8001dfc:	22c0      	movs	r2, #192	; 0xc0
 8001dfe:	2100      	movs	r1, #0
 8001e00:	4618      	mov	r0, r3
 8001e02:	f009 f91f 	bl	800b044 <memset>
  if(hi2c->Instance==I2C1)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a54      	ldr	r2, [pc, #336]	; (8001f5c <HAL_I2C_MspInit+0x17c>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d158      	bne.n	8001ec2 <HAL_I2C_MspInit+0xe2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001e10:	2308      	movs	r3, #8
 8001e12:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001e14:	2300      	movs	r3, #0
 8001e16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e1a:	f107 031c 	add.w	r3, r7, #28
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f002 f800 	bl	8003e24 <HAL_RCCEx_PeriphCLKConfig>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001e2a:	f7ff ffb5 	bl	8001d98 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2e:	4b4c      	ldr	r3, [pc, #304]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e34:	4a4a      	ldr	r2, [pc, #296]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001e36:	f043 0302 	orr.w	r3, r3, #2
 8001e3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001e3e:	4b48      	ldr	r3, [pc, #288]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	61bb      	str	r3, [r7, #24]
 8001e4a:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e4c:	2380      	movs	r3, #128	; 0x80
 8001e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e52:	2312      	movs	r3, #18
 8001e54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e64:	2304      	movs	r3, #4
 8001e66:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e6a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001e6e:	4619      	mov	r1, r3
 8001e70:	483c      	ldr	r0, [pc, #240]	; (8001f64 <HAL_I2C_MspInit+0x184>)
 8001e72:	f000 fbf7 	bl	8002664 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e7a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e7e:	2312      	movs	r3, #18
 8001e80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e90:	2304      	movs	r3, #4
 8001e92:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e96:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4831      	ldr	r0, [pc, #196]	; (8001f64 <HAL_I2C_MspInit+0x184>)
 8001e9e:	f000 fbe1 	bl	8002664 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ea2:	4b2f      	ldr	r3, [pc, #188]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001ea4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001ea8:	4a2d      	ldr	r2, [pc, #180]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001eaa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001eae:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001eb2:	4b2b      	ldr	r3, [pc, #172]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001eb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001eb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8001ec0:	e047      	b.n	8001f52 <HAL_I2C_MspInit+0x172>
  else if(hi2c->Instance==I2C4)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a28      	ldr	r2, [pc, #160]	; (8001f68 <HAL_I2C_MspInit+0x188>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d142      	bne.n	8001f52 <HAL_I2C_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001ecc:	2310      	movs	r3, #16
 8001ece:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ed6:	f107 031c 	add.w	r3, r7, #28
 8001eda:	4618      	mov	r0, r3
 8001edc:	f001 ffa2 	bl	8003e24 <HAL_RCCEx_PeriphCLKConfig>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_I2C_MspInit+0x10a>
      Error_Handler();
 8001ee6:	f7ff ff57 	bl	8001d98 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eea:	4b1d      	ldr	r3, [pc, #116]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001eec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ef0:	4a1b      	ldr	r2, [pc, #108]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001ef2:	f043 0308 	orr.w	r3, r3, #8
 8001ef6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001efa:	4b19      	ldr	r3, [pc, #100]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001efc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f00:	f003 0308 	and.w	r3, r3, #8
 8001f04:	613b      	str	r3, [r7, #16]
 8001f06:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001f08:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001f0c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f10:	2312      	movs	r3, #18
 8001f12:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001f22:	2304      	movs	r3, #4
 8001f24:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f28:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	480f      	ldr	r0, [pc, #60]	; (8001f6c <HAL_I2C_MspInit+0x18c>)
 8001f30:	f000 fb98 	bl	8002664 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001f34:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001f36:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f3a:	4a09      	ldr	r2, [pc, #36]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f40:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001f44:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <HAL_I2C_MspInit+0x180>)
 8001f46:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
}
 8001f52:	bf00      	nop
 8001f54:	37f0      	adds	r7, #240	; 0xf0
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40005400 	.word	0x40005400
 8001f60:	58024400 	.word	0x58024400
 8001f64:	58020400 	.word	0x58020400
 8001f68:	58001c00 	.word	0x58001c00
 8001f6c:	58020c00 	.word	0x58020c00

08001f70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0ba      	sub	sp, #232	; 0xe8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f78:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	22c0      	movs	r2, #192	; 0xc0
 8001f8e:	2100      	movs	r1, #0
 8001f90:	4618      	mov	r0, r3
 8001f92:	f009 f857 	bl	800b044 <memset>
  if(hspi->Instance==SPI5)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a37      	ldr	r2, [pc, #220]	; (8002078 <HAL_SPI_MspInit+0x108>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d166      	bne.n	800206e <HAL_SPI_MspInit+0xfe>

  /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8001fa0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fa4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f001 ff38 	bl	8003e24 <HAL_RCCEx_PeriphCLKConfig>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8001fba:	f7ff feed 	bl	8001d98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001fbe:	4b2f      	ldr	r3, [pc, #188]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001fc4:	4a2d      	ldr	r2, [pc, #180]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fca:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001fce:	4b2b      	ldr	r3, [pc, #172]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001fd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 8001fdc:	4b27      	ldr	r3, [pc, #156]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001fe2:	4a26      	ldr	r2, [pc, #152]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fe4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fe8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001fec:	4b23      	ldr	r3, [pc, #140]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001fee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ff2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001ffa:	4b20      	ldr	r3, [pc, #128]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8001ffc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002000:	4a1e      	ldr	r2, [pc, #120]	; (800207c <HAL_SPI_MspInit+0x10c>)
 8002002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002006:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800200a:	4b1c      	ldr	r3, [pc, #112]	; (800207c <HAL_SPI_MspInit+0x10c>)
 800200c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002010:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002014:	60bb      	str	r3, [r7, #8]
 8002016:	68bb      	ldr	r3, [r7, #8]
    PK0     ------> SPI5_SCK
    PK1     ------> SPI5_NSS
    PJ11     ------> SPI5_MISO
    PJ10     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D10_Pin;
 8002018:	2303      	movs	r3, #3
 800201a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201e:	2302      	movs	r3, #2
 8002020:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202a:	2300      	movs	r3, #0
 800202c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002030:	2305      	movs	r3, #5
 8002032:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002036:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800203a:	4619      	mov	r1, r3
 800203c:	4810      	ldr	r0, [pc, #64]	; (8002080 <HAL_SPI_MspInit+0x110>)
 800203e:	f000 fb11 	bl	8002664 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8002042:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002046:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204a:	2302      	movs	r3, #2
 800204c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002056:	2300      	movs	r3, #0
 8002058:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800205c:	2305      	movs	r3, #5
 800205e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002062:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002066:	4619      	mov	r1, r3
 8002068:	4806      	ldr	r0, [pc, #24]	; (8002084 <HAL_SPI_MspInit+0x114>)
 800206a:	f000 fafb 	bl	8002664 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 800206e:	bf00      	nop
 8002070:	37e8      	adds	r7, #232	; 0xe8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40015000 	.word	0x40015000
 800207c:	58024400 	.word	0x58024400
 8002080:	58022800 	.word	0x58022800
 8002084:	58022400 	.word	0x58022400

08002088 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a0b      	ldr	r2, [pc, #44]	; (80020c4 <HAL_TIM_Base_MspInit+0x3c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d10e      	bne.n	80020b8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800209a:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <HAL_TIM_Base_MspInit+0x40>)
 800209c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020a0:	4a09      	ldr	r2, [pc, #36]	; (80020c8 <HAL_TIM_Base_MspInit+0x40>)
 80020a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020a6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80020aa:	4b07      	ldr	r3, [pc, #28]	; (80020c8 <HAL_TIM_Base_MspInit+0x40>)
 80020ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80020b8:	bf00      	nop
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	40001c00 	.word	0x40001c00
 80020c8:	58024400 	.word	0x58024400

080020cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b088      	sub	sp, #32
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d4:	f107 030c 	add.w	r3, r7, #12
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a13      	ldr	r2, [pc, #76]	; (8002138 <HAL_TIM_MspPostInit+0x6c>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d11f      	bne.n	800212e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80020ee:	4b13      	ldr	r3, [pc, #76]	; (800213c <HAL_TIM_MspPostInit+0x70>)
 80020f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020f4:	4a11      	ldr	r2, [pc, #68]	; (800213c <HAL_TIM_MspPostInit+0x70>)
 80020f6:	f043 0320 	orr.w	r3, r3, #32
 80020fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020fe:	4b0f      	ldr	r3, [pc, #60]	; (800213c <HAL_TIM_MspPostInit+0x70>)
 8002100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002104:	f003 0320 	and.w	r3, r3, #32
 8002108:	60bb      	str	r3, [r7, #8]
 800210a:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = PMOD_14_ARD_D3_Pin;
 800210c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002110:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002112:	2302      	movs	r3, #2
 8002114:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	2300      	movs	r3, #0
 8002118:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211a:	2300      	movs	r3, #0
 800211c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 800211e:	2309      	movs	r3, #9
 8002120:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PMOD_14_ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8002122:	f107 030c 	add.w	r3, r7, #12
 8002126:	4619      	mov	r1, r3
 8002128:	4805      	ldr	r0, [pc, #20]	; (8002140 <HAL_TIM_MspPostInit+0x74>)
 800212a:	f000 fa9b 	bl	8002664 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 800212e:	bf00      	nop
 8002130:	3720      	adds	r7, #32
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	40001c00 	.word	0x40001c00
 800213c:	58024400 	.word	0x58024400
 8002140:	58021400 	.word	0x58021400

08002144 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b0ba      	sub	sp, #232	; 0xe8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]
 8002154:	605a      	str	r2, [r3, #4]
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800215c:	f107 0314 	add.w	r3, r7, #20
 8002160:	22c0      	movs	r2, #192	; 0xc0
 8002162:	2100      	movs	r1, #0
 8002164:	4618      	mov	r0, r3
 8002166:	f008 ff6d 	bl	800b044 <memset>
  if(huart->Instance==USART1)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a25      	ldr	r2, [pc, #148]	; (8002204 <HAL_UART_MspInit+0xc0>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d142      	bne.n	80021fa <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002174:	2301      	movs	r3, #1
 8002176:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8002178:	2300      	movs	r3, #0
 800217a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800217e:	f107 0314 	add.w	r3, r7, #20
 8002182:	4618      	mov	r0, r3
 8002184:	f001 fe4e 	bl	8003e24 <HAL_RCCEx_PeriphCLKConfig>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800218e:	f7ff fe03 	bl	8001d98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002192:	4b1d      	ldr	r3, [pc, #116]	; (8002208 <HAL_UART_MspInit+0xc4>)
 8002194:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002198:	4a1b      	ldr	r2, [pc, #108]	; (8002208 <HAL_UART_MspInit+0xc4>)
 800219a:	f043 0310 	orr.w	r3, r3, #16
 800219e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80021a2:	4b19      	ldr	r3, [pc, #100]	; (8002208 <HAL_UART_MspInit+0xc4>)
 80021a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80021a8:	f003 0310 	and.w	r3, r3, #16
 80021ac:	613b      	str	r3, [r7, #16]
 80021ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b0:	4b15      	ldr	r3, [pc, #84]	; (8002208 <HAL_UART_MspInit+0xc4>)
 80021b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021b6:	4a14      	ldr	r2, [pc, #80]	; (8002208 <HAL_UART_MspInit+0xc4>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021c0:	4b11      	ldr	r3, [pc, #68]	; (8002208 <HAL_UART_MspInit+0xc4>)
 80021c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 80021ce:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80021d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d6:	2302      	movs	r3, #2
 80021d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e2:	2300      	movs	r3, #0
 80021e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021e8:	2307      	movs	r3, #7
 80021ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ee:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80021f2:	4619      	mov	r1, r3
 80021f4:	4805      	ldr	r0, [pc, #20]	; (800220c <HAL_UART_MspInit+0xc8>)
 80021f6:	f000 fa35 	bl	8002664 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80021fa:	bf00      	nop
 80021fc:	37e8      	adds	r7, #232	; 0xe8
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40011000 	.word	0x40011000
 8002208:	58024400 	.word	0x58024400
 800220c:	58020000 	.word	0x58020000

08002210 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b08e      	sub	sp, #56	; 0x38
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b0f      	cmp	r3, #15
 800221c:	d844      	bhi.n	80022a8 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 800221e:	2200      	movs	r2, #0
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	2019      	movs	r0, #25
 8002224:	f000 f9f6 	bl	8002614 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002228:	2019      	movs	r0, #25
 800222a:	f000 fa0d 	bl	8002648 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800222e:	4a24      	ldr	r2, [pc, #144]	; (80022c0 <HAL_InitTick+0xb0>)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002234:	4b23      	ldr	r3, [pc, #140]	; (80022c4 <HAL_InitTick+0xb4>)
 8002236:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800223a:	4a22      	ldr	r2, [pc, #136]	; (80022c4 <HAL_InitTick+0xb4>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002244:	4b1f      	ldr	r3, [pc, #124]	; (80022c4 <HAL_InitTick+0xb4>)
 8002246:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	60bb      	str	r3, [r7, #8]
 8002250:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002252:	f107 020c 	add.w	r2, r7, #12
 8002256:	f107 0310 	add.w	r3, r7, #16
 800225a:	4611      	mov	r1, r2
 800225c:	4618      	mov	r0, r3
 800225e:	f001 fd9f 	bl	8003da0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002262:	f001 fd87 	bl	8003d74 <HAL_RCC_GetPCLK2Freq>
 8002266:	4603      	mov	r3, r0
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800226c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800226e:	4a16      	ldr	r2, [pc, #88]	; (80022c8 <HAL_InitTick+0xb8>)
 8002270:	fba2 2303 	umull	r2, r3, r2, r3
 8002274:	0c9b      	lsrs	r3, r3, #18
 8002276:	3b01      	subs	r3, #1
 8002278:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800227a:	4b14      	ldr	r3, [pc, #80]	; (80022cc <HAL_InitTick+0xbc>)
 800227c:	4a14      	ldr	r2, [pc, #80]	; (80022d0 <HAL_InitTick+0xc0>)
 800227e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002280:	4b12      	ldr	r3, [pc, #72]	; (80022cc <HAL_InitTick+0xbc>)
 8002282:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002286:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002288:	4a10      	ldr	r2, [pc, #64]	; (80022cc <HAL_InitTick+0xbc>)
 800228a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800228c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800228e:	4b0f      	ldr	r3, [pc, #60]	; (80022cc <HAL_InitTick+0xbc>)
 8002290:	2200      	movs	r2, #0
 8002292:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002294:	4b0d      	ldr	r3, [pc, #52]	; (80022cc <HAL_InitTick+0xbc>)
 8002296:	2200      	movs	r2, #0
 8002298:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800229a:	480c      	ldr	r0, [pc, #48]	; (80022cc <HAL_InitTick+0xbc>)
 800229c:	f003 ff5b 	bl	8006156 <HAL_TIM_Base_Init>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d107      	bne.n	80022b6 <HAL_InitTick+0xa6>
 80022a6:	e001      	b.n	80022ac <HAL_InitTick+0x9c>
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e005      	b.n	80022b8 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80022ac:	4807      	ldr	r0, [pc, #28]	; (80022cc <HAL_InitTick+0xbc>)
 80022ae:	f003 ffa9 	bl	8006204 <HAL_TIM_Base_Start_IT>
 80022b2:	4603      	mov	r3, r0
 80022b4:	e000      	b.n	80022b8 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3738      	adds	r7, #56	; 0x38
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	24000008 	.word	0x24000008
 80022c4:	58024400 	.word	0x58024400
 80022c8:	431bde83 	.word	0x431bde83
 80022cc:	2400029c 	.word	0x2400029c
 80022d0:	40010000 	.word	0x40010000

080022d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022d8:	e7fe      	b.n	80022d8 <NMI_Handler+0x4>

080022da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022de:	e7fe      	b.n	80022de <HardFault_Handler+0x4>

080022e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <MemManage_Handler+0x4>

080022e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ea:	e7fe      	b.n	80022ea <BusFault_Handler+0x4>

080022ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022f0:	e7fe      	b.n	80022f0 <UsageFault_Handler+0x4>

080022f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022f2:	b480      	push	{r7}
 80022f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002304:	4802      	ldr	r0, [pc, #8]	; (8002310 <TIM1_UP_IRQHandler+0x10>)
 8002306:	f004 f965 	bl	80065d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	2400029c 	.word	0x2400029c

08002314 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800231c:	4a14      	ldr	r2, [pc, #80]	; (8002370 <_sbrk+0x5c>)
 800231e:	4b15      	ldr	r3, [pc, #84]	; (8002374 <_sbrk+0x60>)
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002328:	4b13      	ldr	r3, [pc, #76]	; (8002378 <_sbrk+0x64>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d102      	bne.n	8002336 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002330:	4b11      	ldr	r3, [pc, #68]	; (8002378 <_sbrk+0x64>)
 8002332:	4a12      	ldr	r2, [pc, #72]	; (800237c <_sbrk+0x68>)
 8002334:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002336:	4b10      	ldr	r3, [pc, #64]	; (8002378 <_sbrk+0x64>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4413      	add	r3, r2
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	429a      	cmp	r2, r3
 8002342:	d207      	bcs.n	8002354 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002344:	f008 fe44 	bl	800afd0 <__errno>
 8002348:	4603      	mov	r3, r0
 800234a:	220c      	movs	r2, #12
 800234c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800234e:	f04f 33ff 	mov.w	r3, #4294967295
 8002352:	e009      	b.n	8002368 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002354:	4b08      	ldr	r3, [pc, #32]	; (8002378 <_sbrk+0x64>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800235a:	4b07      	ldr	r3, [pc, #28]	; (8002378 <_sbrk+0x64>)
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4413      	add	r3, r2
 8002362:	4a05      	ldr	r2, [pc, #20]	; (8002378 <_sbrk+0x64>)
 8002364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002366:	68fb      	ldr	r3, [r7, #12]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	24080000 	.word	0x24080000
 8002374:	00000400 	.word	0x00000400
 8002378:	240002e8 	.word	0x240002e8
 800237c:	24004d10 	.word	0x24004d10

08002380 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002380:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023b8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002384:	f7fe f986 	bl	8000694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002388:	480c      	ldr	r0, [pc, #48]	; (80023bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800238a:	490d      	ldr	r1, [pc, #52]	; (80023c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800238c:	4a0d      	ldr	r2, [pc, #52]	; (80023c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800238e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002390:	e002      	b.n	8002398 <LoopCopyDataInit>

08002392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002396:	3304      	adds	r3, #4

08002398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800239a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800239c:	d3f9      	bcc.n	8002392 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800239e:	4a0a      	ldr	r2, [pc, #40]	; (80023c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023a0:	4c0a      	ldr	r4, [pc, #40]	; (80023cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80023a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a4:	e001      	b.n	80023aa <LoopFillZerobss>

080023a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023a8:	3204      	adds	r2, #4

080023aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ac:	d3fb      	bcc.n	80023a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023ae:	f008 fe15 	bl	800afdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023b2:	f7ff f80d 	bl	80013d0 <main>
  bx  lr
 80023b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023b8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80023bc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80023c0:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 80023c4:	0800bbfc 	.word	0x0800bbfc
  ldr r2, =_sbss
 80023c8:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 80023cc:	24004d10 	.word	0x24004d10

080023d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023d0:	e7fe      	b.n	80023d0 <ADC3_IRQHandler>
	...

080023d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023da:	2003      	movs	r0, #3
 80023dc:	f000 f90f 	bl	80025fe <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80023e0:	f001 fb08 	bl	80039f4 <HAL_RCC_GetSysClockFreq>
 80023e4:	4602      	mov	r2, r0
 80023e6:	4b15      	ldr	r3, [pc, #84]	; (800243c <HAL_Init+0x68>)
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	0a1b      	lsrs	r3, r3, #8
 80023ec:	f003 030f 	and.w	r3, r3, #15
 80023f0:	4913      	ldr	r1, [pc, #76]	; (8002440 <HAL_Init+0x6c>)
 80023f2:	5ccb      	ldrb	r3, [r1, r3]
 80023f4:	f003 031f 	and.w	r3, r3, #31
 80023f8:	fa22 f303 	lsr.w	r3, r2, r3
 80023fc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80023fe:	4b0f      	ldr	r3, [pc, #60]	; (800243c <HAL_Init+0x68>)
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	f003 030f 	and.w	r3, r3, #15
 8002406:	4a0e      	ldr	r2, [pc, #56]	; (8002440 <HAL_Init+0x6c>)
 8002408:	5cd3      	ldrb	r3, [r2, r3]
 800240a:	f003 031f 	and.w	r3, r3, #31
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	fa22 f303 	lsr.w	r3, r2, r3
 8002414:	4a0b      	ldr	r2, [pc, #44]	; (8002444 <HAL_Init+0x70>)
 8002416:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002418:	4a0b      	ldr	r2, [pc, #44]	; (8002448 <HAL_Init+0x74>)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800241e:	200f      	movs	r0, #15
 8002420:	f7ff fef6 	bl	8002210 <HAL_InitTick>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e002      	b.n	8002434 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800242e:	f7ff fcb9 	bl	8001da4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	58024400 	.word	0x58024400
 8002440:	0800bab4 	.word	0x0800bab4
 8002444:	24000004 	.word	0x24000004
 8002448:	24000000 	.word	0x24000000

0800244c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002450:	4b06      	ldr	r3, [pc, #24]	; (800246c <HAL_IncTick+0x20>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	4b06      	ldr	r3, [pc, #24]	; (8002470 <HAL_IncTick+0x24>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4413      	add	r3, r2
 800245c:	4a04      	ldr	r2, [pc, #16]	; (8002470 <HAL_IncTick+0x24>)
 800245e:	6013      	str	r3, [r2, #0]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	2400000c 	.word	0x2400000c
 8002470:	240002ec 	.word	0x240002ec

08002474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  return uwTick;
 8002478:	4b03      	ldr	r3, [pc, #12]	; (8002488 <HAL_GetTick+0x14>)
 800247a:	681b      	ldr	r3, [r3, #0]
}
 800247c:	4618      	mov	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	240002ec 	.word	0x240002ec

0800248c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002490:	4b03      	ldr	r3, [pc, #12]	; (80024a0 <HAL_GetREVID+0x14>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	0c1b      	lsrs	r3, r3, #16
}
 8002496:	4618      	mov	r0, r3
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	5c001000 	.word	0x5c001000

080024a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b4:	4b0b      	ldr	r3, [pc, #44]	; (80024e4 <__NVIC_SetPriorityGrouping+0x40>)
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ba:	68ba      	ldr	r2, [r7, #8]
 80024bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024c0:	4013      	ands	r3, r2
 80024c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024cc:	4b06      	ldr	r3, [pc, #24]	; (80024e8 <__NVIC_SetPriorityGrouping+0x44>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024d2:	4a04      	ldr	r2, [pc, #16]	; (80024e4 <__NVIC_SetPriorityGrouping+0x40>)
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	60d3      	str	r3, [r2, #12]
}
 80024d8:	bf00      	nop
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	e000ed00 	.word	0xe000ed00
 80024e8:	05fa0000 	.word	0x05fa0000

080024ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024f0:	4b04      	ldr	r3, [pc, #16]	; (8002504 <__NVIC_GetPriorityGrouping+0x18>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	0a1b      	lsrs	r3, r3, #8
 80024f6:	f003 0307 	and.w	r3, r3, #7
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002512:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002516:	2b00      	cmp	r3, #0
 8002518:	db0b      	blt.n	8002532 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800251a:	88fb      	ldrh	r3, [r7, #6]
 800251c:	f003 021f 	and.w	r2, r3, #31
 8002520:	4907      	ldr	r1, [pc, #28]	; (8002540 <__NVIC_EnableIRQ+0x38>)
 8002522:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002526:	095b      	lsrs	r3, r3, #5
 8002528:	2001      	movs	r0, #1
 800252a:	fa00 f202 	lsl.w	r2, r0, r2
 800252e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	e000e100 	.word	0xe000e100

08002544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	6039      	str	r1, [r7, #0]
 800254e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002550:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002554:	2b00      	cmp	r3, #0
 8002556:	db0a      	blt.n	800256e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	b2da      	uxtb	r2, r3
 800255c:	490c      	ldr	r1, [pc, #48]	; (8002590 <__NVIC_SetPriority+0x4c>)
 800255e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002562:	0112      	lsls	r2, r2, #4
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	440b      	add	r3, r1
 8002568:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800256c:	e00a      	b.n	8002584 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	b2da      	uxtb	r2, r3
 8002572:	4908      	ldr	r1, [pc, #32]	; (8002594 <__NVIC_SetPriority+0x50>)
 8002574:	88fb      	ldrh	r3, [r7, #6]
 8002576:	f003 030f 	and.w	r3, r3, #15
 800257a:	3b04      	subs	r3, #4
 800257c:	0112      	lsls	r2, r2, #4
 800257e:	b2d2      	uxtb	r2, r2
 8002580:	440b      	add	r3, r1
 8002582:	761a      	strb	r2, [r3, #24]
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	e000e100 	.word	0xe000e100
 8002594:	e000ed00 	.word	0xe000ed00

08002598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002598:	b480      	push	{r7}
 800259a:	b089      	sub	sp, #36	; 0x24
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f003 0307 	and.w	r3, r3, #7
 80025aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	f1c3 0307 	rsb	r3, r3, #7
 80025b2:	2b04      	cmp	r3, #4
 80025b4:	bf28      	it	cs
 80025b6:	2304      	movcs	r3, #4
 80025b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	3304      	adds	r3, #4
 80025be:	2b06      	cmp	r3, #6
 80025c0:	d902      	bls.n	80025c8 <NVIC_EncodePriority+0x30>
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	3b03      	subs	r3, #3
 80025c6:	e000      	b.n	80025ca <NVIC_EncodePriority+0x32>
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025cc:	f04f 32ff 	mov.w	r2, #4294967295
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43da      	mvns	r2, r3
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	401a      	ands	r2, r3
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025e0:	f04f 31ff 	mov.w	r1, #4294967295
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ea:	43d9      	mvns	r1, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f0:	4313      	orrs	r3, r2
         );
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3724      	adds	r7, #36	; 0x24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b082      	sub	sp, #8
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7ff ff4c 	bl	80024a4 <__NVIC_SetPriorityGrouping>
}
 800260c:	bf00      	nop
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
 8002620:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002622:	f7ff ff63 	bl	80024ec <__NVIC_GetPriorityGrouping>
 8002626:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	68b9      	ldr	r1, [r7, #8]
 800262c:	6978      	ldr	r0, [r7, #20]
 800262e:	f7ff ffb3 	bl	8002598 <NVIC_EncodePriority>
 8002632:	4602      	mov	r2, r0
 8002634:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff ff82 	bl	8002544 <__NVIC_SetPriority>
}
 8002640:	bf00      	nop
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002652:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff ff56 	bl	8002508 <__NVIC_EnableIRQ>
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002664:	b480      	push	{r7}
 8002666:	b089      	sub	sp, #36	; 0x24
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800266e:	2300      	movs	r3, #0
 8002670:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002672:	4b89      	ldr	r3, [pc, #548]	; (8002898 <HAL_GPIO_Init+0x234>)
 8002674:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002676:	e194      	b.n	80029a2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	2101      	movs	r1, #1
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	fa01 f303 	lsl.w	r3, r1, r3
 8002684:	4013      	ands	r3, r2
 8002686:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	2b00      	cmp	r3, #0
 800268c:	f000 8186 	beq.w	800299c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 0303 	and.w	r3, r3, #3
 8002698:	2b01      	cmp	r3, #1
 800269a:	d005      	beq.n	80026a8 <HAL_GPIO_Init+0x44>
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f003 0303 	and.w	r3, r3, #3
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d130      	bne.n	800270a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	2203      	movs	r2, #3
 80026b4:	fa02 f303 	lsl.w	r3, r2, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	4013      	ands	r3, r2
 80026be:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	68da      	ldr	r2, [r3, #12]
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026de:	2201      	movs	r2, #1
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4013      	ands	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	091b      	lsrs	r3, r3, #4
 80026f4:	f003 0201 	and.w	r2, r3, #1
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4313      	orrs	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f003 0303 	and.w	r3, r3, #3
 8002712:	2b03      	cmp	r3, #3
 8002714:	d017      	beq.n	8002746 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	2203      	movs	r2, #3
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43db      	mvns	r3, r3
 8002728:	69ba      	ldr	r2, [r7, #24]
 800272a:	4013      	ands	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d123      	bne.n	800279a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	08da      	lsrs	r2, r3, #3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3208      	adds	r2, #8
 800275a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800275e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f003 0307 	and.w	r3, r3, #7
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	220f      	movs	r2, #15
 800276a:	fa02 f303 	lsl.w	r3, r2, r3
 800276e:	43db      	mvns	r3, r3
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	4013      	ands	r3, r2
 8002774:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	691a      	ldr	r2, [r3, #16]
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	f003 0307 	and.w	r3, r3, #7
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	69ba      	ldr	r2, [r7, #24]
 8002788:	4313      	orrs	r3, r2
 800278a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	08da      	lsrs	r2, r3, #3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3208      	adds	r2, #8
 8002794:	69b9      	ldr	r1, [r7, #24]
 8002796:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	2203      	movs	r2, #3
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43db      	mvns	r3, r3
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	4013      	ands	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f003 0203 	and.w	r2, r3, #3
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	fa02 f303 	lsl.w	r3, r2, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f000 80e0 	beq.w	800299c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027dc:	4b2f      	ldr	r3, [pc, #188]	; (800289c <HAL_GPIO_Init+0x238>)
 80027de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80027e2:	4a2e      	ldr	r2, [pc, #184]	; (800289c <HAL_GPIO_Init+0x238>)
 80027e4:	f043 0302 	orr.w	r3, r3, #2
 80027e8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80027ec:	4b2b      	ldr	r3, [pc, #172]	; (800289c <HAL_GPIO_Init+0x238>)
 80027ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027fa:	4a29      	ldr	r2, [pc, #164]	; (80028a0 <HAL_GPIO_Init+0x23c>)
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	089b      	lsrs	r3, r3, #2
 8002800:	3302      	adds	r3, #2
 8002802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002806:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	f003 0303 	and.w	r3, r3, #3
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	220f      	movs	r2, #15
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43db      	mvns	r3, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4013      	ands	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	4a20      	ldr	r2, [pc, #128]	; (80028a4 <HAL_GPIO_Init+0x240>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d052      	beq.n	80028cc <HAL_GPIO_Init+0x268>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a1f      	ldr	r2, [pc, #124]	; (80028a8 <HAL_GPIO_Init+0x244>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d031      	beq.n	8002892 <HAL_GPIO_Init+0x22e>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a1e      	ldr	r2, [pc, #120]	; (80028ac <HAL_GPIO_Init+0x248>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d02b      	beq.n	800288e <HAL_GPIO_Init+0x22a>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4a1d      	ldr	r2, [pc, #116]	; (80028b0 <HAL_GPIO_Init+0x24c>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d025      	beq.n	800288a <HAL_GPIO_Init+0x226>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a1c      	ldr	r2, [pc, #112]	; (80028b4 <HAL_GPIO_Init+0x250>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d01f      	beq.n	8002886 <HAL_GPIO_Init+0x222>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a1b      	ldr	r2, [pc, #108]	; (80028b8 <HAL_GPIO_Init+0x254>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d019      	beq.n	8002882 <HAL_GPIO_Init+0x21e>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a1a      	ldr	r2, [pc, #104]	; (80028bc <HAL_GPIO_Init+0x258>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d013      	beq.n	800287e <HAL_GPIO_Init+0x21a>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a19      	ldr	r2, [pc, #100]	; (80028c0 <HAL_GPIO_Init+0x25c>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d00d      	beq.n	800287a <HAL_GPIO_Init+0x216>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a18      	ldr	r2, [pc, #96]	; (80028c4 <HAL_GPIO_Init+0x260>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d007      	beq.n	8002876 <HAL_GPIO_Init+0x212>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a17      	ldr	r2, [pc, #92]	; (80028c8 <HAL_GPIO_Init+0x264>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d101      	bne.n	8002872 <HAL_GPIO_Init+0x20e>
 800286e:	2309      	movs	r3, #9
 8002870:	e02d      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 8002872:	230a      	movs	r3, #10
 8002874:	e02b      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 8002876:	2308      	movs	r3, #8
 8002878:	e029      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 800287a:	2307      	movs	r3, #7
 800287c:	e027      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 800287e:	2306      	movs	r3, #6
 8002880:	e025      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 8002882:	2305      	movs	r3, #5
 8002884:	e023      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 8002886:	2304      	movs	r3, #4
 8002888:	e021      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 800288a:	2303      	movs	r3, #3
 800288c:	e01f      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 800288e:	2302      	movs	r3, #2
 8002890:	e01d      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 8002892:	2301      	movs	r3, #1
 8002894:	e01b      	b.n	80028ce <HAL_GPIO_Init+0x26a>
 8002896:	bf00      	nop
 8002898:	58000080 	.word	0x58000080
 800289c:	58024400 	.word	0x58024400
 80028a0:	58000400 	.word	0x58000400
 80028a4:	58020000 	.word	0x58020000
 80028a8:	58020400 	.word	0x58020400
 80028ac:	58020800 	.word	0x58020800
 80028b0:	58020c00 	.word	0x58020c00
 80028b4:	58021000 	.word	0x58021000
 80028b8:	58021400 	.word	0x58021400
 80028bc:	58021800 	.word	0x58021800
 80028c0:	58021c00 	.word	0x58021c00
 80028c4:	58022000 	.word	0x58022000
 80028c8:	58022400 	.word	0x58022400
 80028cc:	2300      	movs	r3, #0
 80028ce:	69fa      	ldr	r2, [r7, #28]
 80028d0:	f002 0203 	and.w	r2, r2, #3
 80028d4:	0092      	lsls	r2, r2, #2
 80028d6:	4093      	lsls	r3, r2
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	4313      	orrs	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028de:	4938      	ldr	r1, [pc, #224]	; (80029c0 <HAL_GPIO_Init+0x35c>)
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	089b      	lsrs	r3, r3, #2
 80028e4:	3302      	adds	r3, #2
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80028ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	43db      	mvns	r3, r3
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	4013      	ands	r3, r2
 80028fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	4313      	orrs	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002912:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800291a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	43db      	mvns	r3, r3
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	4013      	ands	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d003      	beq.n	8002940 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	4313      	orrs	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002940:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	43db      	mvns	r3, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4013      	ands	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	43db      	mvns	r3, r3
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	4013      	ands	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	3301      	adds	r3, #1
 80029a0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	fa22 f303 	lsr.w	r3, r2, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f47f ae63 	bne.w	8002678 <HAL_GPIO_Init+0x14>
  }
}
 80029b2:	bf00      	nop
 80029b4:	bf00      	nop
 80029b6:	3724      	adds	r7, #36	; 0x24
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	58000400 	.word	0x58000400

080029c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	460b      	mov	r3, r1
 80029ce:	807b      	strh	r3, [r7, #2]
 80029d0:	4613      	mov	r3, r2
 80029d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029d4:	787b      	ldrb	r3, [r7, #1]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029da:	887a      	ldrh	r2, [r7, #2]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80029e0:	e003      	b.n	80029ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80029e2:	887b      	ldrh	r3, [r7, #2]
 80029e4:	041a      	lsls	r2, r3, #16
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	619a      	str	r2, [r3, #24]
}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
	...

080029f8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002a00:	4a08      	ldr	r2, [pc, #32]	; (8002a24 <HAL_HSEM_FastTake+0x2c>)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3320      	adds	r3, #32
 8002a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a0a:	4a07      	ldr	r2, [pc, #28]	; (8002a28 <HAL_HSEM_FastTake+0x30>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d101      	bne.n	8002a14 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002a10:	2300      	movs	r3, #0
 8002a12:	e000      	b.n	8002a16 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	58026400 	.word	0x58026400
 8002a28:	80000300 	.word	0x80000300

08002a2c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002a36:	4906      	ldr	r1, [pc, #24]	; (8002a50 <HAL_HSEM_Release+0x24>)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002a44:	bf00      	nop
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr
 8002a50:	58026400 	.word	0x58026400

08002a54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e07f      	b.n	8002b66 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff f9b0 	bl	8001de0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2224      	movs	r2, #36	; 0x24
 8002a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0201 	bic.w	r2, r2, #1
 8002a96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002aa4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ab4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d107      	bne.n	8002ace <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	e006      	b.n	8002adc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002ada:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d104      	bne.n	8002aee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002aec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	6859      	ldr	r1, [r3, #4]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4b1d      	ldr	r3, [pc, #116]	; (8002b70 <HAL_I2C_Init+0x11c>)
 8002afa:	430b      	orrs	r3, r1
 8002afc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68da      	ldr	r2, [r3, #12]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691a      	ldr	r2, [r3, #16]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	430a      	orrs	r2, r1
 8002b26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69d9      	ldr	r1, [r3, #28]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a1a      	ldr	r2, [r3, #32]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	430a      	orrs	r2, r1
 8002b36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f042 0201 	orr.w	r2, r2, #1
 8002b46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2220      	movs	r2, #32
 8002b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	02008000 	.word	0x02008000

08002b74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b20      	cmp	r3, #32
 8002b88:	d138      	bne.n	8002bfc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d101      	bne.n	8002b98 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002b94:	2302      	movs	r3, #2
 8002b96:	e032      	b.n	8002bfe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2224      	movs	r2, #36	; 0x24
 8002ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f022 0201 	bic.w	r2, r2, #1
 8002bb6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002bc6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6819      	ldr	r1, [r3, #0]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f042 0201 	orr.w	r2, r2, #1
 8002be6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2220      	movs	r2, #32
 8002bec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	e000      	b.n	8002bfe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002bfc:	2302      	movs	r3, #2
  }
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b085      	sub	sp, #20
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
 8002c12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b20      	cmp	r3, #32
 8002c1e:	d139      	bne.n	8002c94 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d101      	bne.n	8002c2e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	e033      	b.n	8002c96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2224      	movs	r2, #36	; 0x24
 8002c3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0201 	bic.w	r2, r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c5c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	021b      	lsls	r3, r3, #8
 8002c62:	68fa      	ldr	r2, [r7, #12]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68fa      	ldr	r2, [r7, #12]
 8002c6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f042 0201 	orr.w	r2, r2, #1
 8002c7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2220      	movs	r2, #32
 8002c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c90:	2300      	movs	r3, #0
 8002c92:	e000      	b.n	8002c96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002c94:	2302      	movs	r3, #2
  }
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3714      	adds	r7, #20
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
	...

08002ca4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002cac:	4b29      	ldr	r3, [pc, #164]	; (8002d54 <HAL_PWREx_ConfigSupply+0xb0>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	2b06      	cmp	r3, #6
 8002cb6:	d00a      	beq.n	8002cce <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002cb8:	4b26      	ldr	r3, [pc, #152]	; (8002d54 <HAL_PWREx_ConfigSupply+0xb0>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d001      	beq.n	8002cca <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e040      	b.n	8002d4c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e03e      	b.n	8002d4c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002cce:	4b21      	ldr	r3, [pc, #132]	; (8002d54 <HAL_PWREx_ConfigSupply+0xb0>)
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002cd6:	491f      	ldr	r1, [pc, #124]	; (8002d54 <HAL_PWREx_ConfigSupply+0xb0>)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002cde:	f7ff fbc9 	bl	8002474 <HAL_GetTick>
 8002ce2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002ce4:	e009      	b.n	8002cfa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002ce6:	f7ff fbc5 	bl	8002474 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002cf4:	d901      	bls.n	8002cfa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e028      	b.n	8002d4c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002cfa:	4b16      	ldr	r3, [pc, #88]	; (8002d54 <HAL_PWREx_ConfigSupply+0xb0>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d06:	d1ee      	bne.n	8002ce6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2b1e      	cmp	r3, #30
 8002d0c:	d008      	beq.n	8002d20 <HAL_PWREx_ConfigSupply+0x7c>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2b2e      	cmp	r3, #46	; 0x2e
 8002d12:	d005      	beq.n	8002d20 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b1d      	cmp	r3, #29
 8002d18:	d002      	beq.n	8002d20 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2b2d      	cmp	r3, #45	; 0x2d
 8002d1e:	d114      	bne.n	8002d4a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002d20:	f7ff fba8 	bl	8002474 <HAL_GetTick>
 8002d24:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002d26:	e009      	b.n	8002d3c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002d28:	f7ff fba4 	bl	8002474 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d36:	d901      	bls.n	8002d3c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e007      	b.n	8002d4c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002d3c:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <HAL_PWREx_ConfigSupply+0xb0>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d48:	d1ee      	bne.n	8002d28 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	58024800 	.word	0x58024800

08002d58 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b08c      	sub	sp, #48	; 0x30
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d102      	bne.n	8002d6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	f000 bc1d 	b.w	80035a6 <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f000 8087 	beq.w	8002e88 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d7a:	4b99      	ldr	r3, [pc, #612]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d82:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d84:	4b96      	ldr	r3, [pc, #600]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d88:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d8c:	2b10      	cmp	r3, #16
 8002d8e:	d007      	beq.n	8002da0 <HAL_RCC_OscConfig+0x48>
 8002d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d92:	2b18      	cmp	r3, #24
 8002d94:	d110      	bne.n	8002db8 <HAL_RCC_OscConfig+0x60>
 8002d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d98:	f003 0303 	and.w	r3, r3, #3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d10b      	bne.n	8002db8 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da0:	4b8f      	ldr	r3, [pc, #572]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d06c      	beq.n	8002e86 <HAL_RCC_OscConfig+0x12e>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d168      	bne.n	8002e86 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e3f6      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dc0:	d106      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x78>
 8002dc2:	4b87      	ldr	r3, [pc, #540]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a86      	ldr	r2, [pc, #536]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002dc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dcc:	6013      	str	r3, [r2, #0]
 8002dce:	e02e      	b.n	8002e2e <HAL_RCC_OscConfig+0xd6>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d10c      	bne.n	8002df2 <HAL_RCC_OscConfig+0x9a>
 8002dd8:	4b81      	ldr	r3, [pc, #516]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a80      	ldr	r2, [pc, #512]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002de2:	6013      	str	r3, [r2, #0]
 8002de4:	4b7e      	ldr	r3, [pc, #504]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a7d      	ldr	r2, [pc, #500]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dee:	6013      	str	r3, [r2, #0]
 8002df0:	e01d      	b.n	8002e2e <HAL_RCC_OscConfig+0xd6>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dfa:	d10c      	bne.n	8002e16 <HAL_RCC_OscConfig+0xbe>
 8002dfc:	4b78      	ldr	r3, [pc, #480]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a77      	ldr	r2, [pc, #476]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e06:	6013      	str	r3, [r2, #0]
 8002e08:	4b75      	ldr	r3, [pc, #468]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a74      	ldr	r2, [pc, #464]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e12:	6013      	str	r3, [r2, #0]
 8002e14:	e00b      	b.n	8002e2e <HAL_RCC_OscConfig+0xd6>
 8002e16:	4b72      	ldr	r3, [pc, #456]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a71      	ldr	r2, [pc, #452]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e20:	6013      	str	r3, [r2, #0]
 8002e22:	4b6f      	ldr	r3, [pc, #444]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a6e      	ldr	r2, [pc, #440]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e2c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d013      	beq.n	8002e5e <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e36:	f7ff fb1d 	bl	8002474 <HAL_GetTick>
 8002e3a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e3e:	f7ff fb19 	bl	8002474 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b64      	cmp	r3, #100	; 0x64
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e3aa      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e50:	4b63      	ldr	r3, [pc, #396]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0f0      	beq.n	8002e3e <HAL_RCC_OscConfig+0xe6>
 8002e5c:	e014      	b.n	8002e88 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5e:	f7ff fb09 	bl	8002474 <HAL_GetTick>
 8002e62:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e64:	e008      	b.n	8002e78 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e66:	f7ff fb05 	bl	8002474 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b64      	cmp	r3, #100	; 0x64
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e396      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e78:	4b59      	ldr	r3, [pc, #356]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1f0      	bne.n	8002e66 <HAL_RCC_OscConfig+0x10e>
 8002e84:	e000      	b.n	8002e88 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e86:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 80cb 	beq.w	800302c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e96:	4b52      	ldr	r3, [pc, #328]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e9e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ea0:	4b4f      	ldr	r3, [pc, #316]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea4:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002ea6:	6a3b      	ldr	r3, [r7, #32]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d007      	beq.n	8002ebc <HAL_RCC_OscConfig+0x164>
 8002eac:	6a3b      	ldr	r3, [r7, #32]
 8002eae:	2b18      	cmp	r3, #24
 8002eb0:	d156      	bne.n	8002f60 <HAL_RCC_OscConfig+0x208>
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	f003 0303 	and.w	r3, r3, #3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d151      	bne.n	8002f60 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ebc:	4b48      	ldr	r3, [pc, #288]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0304 	and.w	r3, r3, #4
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d005      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x17c>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e368      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ed4:	4b42      	ldr	r3, [pc, #264]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f023 0219 	bic.w	r2, r3, #25
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	493f      	ldr	r1, [pc, #252]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ee6:	f7ff fac5 	bl	8002474 <HAL_GetTick>
 8002eea:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002eec:	e008      	b.n	8002f00 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eee:	f7ff fac1 	bl	8002474 <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e352      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f00:	4b37      	ldr	r3, [pc, #220]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d0f0      	beq.n	8002eee <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f0c:	f7ff fabe 	bl	800248c <HAL_GetREVID>
 8002f10:	4603      	mov	r3, r0
 8002f12:	f241 0203 	movw	r2, #4099	; 0x1003
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d817      	bhi.n	8002f4a <HAL_RCC_OscConfig+0x1f2>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	2b40      	cmp	r3, #64	; 0x40
 8002f20:	d108      	bne.n	8002f34 <HAL_RCC_OscConfig+0x1dc>
 8002f22:	4b2f      	ldr	r3, [pc, #188]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002f2a:	4a2d      	ldr	r2, [pc, #180]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f30:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f32:	e07b      	b.n	800302c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f34:	4b2a      	ldr	r3, [pc, #168]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	031b      	lsls	r3, r3, #12
 8002f42:	4927      	ldr	r1, [pc, #156]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f48:	e070      	b.n	800302c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f4a:	4b25      	ldr	r3, [pc, #148]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	061b      	lsls	r3, r3, #24
 8002f58:	4921      	ldr	r1, [pc, #132]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f5e:	e065      	b.n	800302c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d048      	beq.n	8002ffa <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002f68:	4b1d      	ldr	r3, [pc, #116]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f023 0219 	bic.w	r2, r3, #25
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	491a      	ldr	r1, [pc, #104]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7a:	f7ff fa7b 	bl	8002474 <HAL_GetTick>
 8002f7e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f80:	e008      	b.n	8002f94 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f82:	f7ff fa77 	bl	8002474 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e308      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f94:	4b12      	ldr	r3, [pc, #72]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0f0      	beq.n	8002f82 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa0:	f7ff fa74 	bl	800248c <HAL_GetREVID>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	f241 0203 	movw	r2, #4099	; 0x1003
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d81a      	bhi.n	8002fe4 <HAL_RCC_OscConfig+0x28c>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	2b40      	cmp	r3, #64	; 0x40
 8002fb4:	d108      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x270>
 8002fb6:	4b0a      	ldr	r3, [pc, #40]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002fbe:	4a08      	ldr	r2, [pc, #32]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fc4:	6053      	str	r3, [r2, #4]
 8002fc6:	e031      	b.n	800302c <HAL_RCC_OscConfig+0x2d4>
 8002fc8:	4b05      	ldr	r3, [pc, #20]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	031b      	lsls	r3, r3, #12
 8002fd6:	4902      	ldr	r1, [pc, #8]	; (8002fe0 <HAL_RCC_OscConfig+0x288>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	604b      	str	r3, [r1, #4]
 8002fdc:	e026      	b.n	800302c <HAL_RCC_OscConfig+0x2d4>
 8002fde:	bf00      	nop
 8002fe0:	58024400 	.word	0x58024400
 8002fe4:	4b9a      	ldr	r3, [pc, #616]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	061b      	lsls	r3, r3, #24
 8002ff2:	4997      	ldr	r1, [pc, #604]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	604b      	str	r3, [r1, #4]
 8002ff8:	e018      	b.n	800302c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ffa:	4b95      	ldr	r3, [pc, #596]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a94      	ldr	r2, [pc, #592]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003000:	f023 0301 	bic.w	r3, r3, #1
 8003004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003006:	f7ff fa35 	bl	8002474 <HAL_GetTick>
 800300a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800300c:	e008      	b.n	8003020 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800300e:	f7ff fa31 	bl	8002474 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d901      	bls.n	8003020 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e2c2      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003020:	4b8b      	ldr	r3, [pc, #556]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1f0      	bne.n	800300e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0310 	and.w	r3, r3, #16
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 80a9 	beq.w	800318c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800303a:	4b85      	ldr	r3, [pc, #532]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003042:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003044:	4b82      	ldr	r3, [pc, #520]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003048:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	2b08      	cmp	r3, #8
 800304e:	d007      	beq.n	8003060 <HAL_RCC_OscConfig+0x308>
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	2b18      	cmp	r3, #24
 8003054:	d13a      	bne.n	80030cc <HAL_RCC_OscConfig+0x374>
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	2b01      	cmp	r3, #1
 800305e:	d135      	bne.n	80030cc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003060:	4b7b      	ldr	r3, [pc, #492]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003068:	2b00      	cmp	r3, #0
 800306a:	d005      	beq.n	8003078 <HAL_RCC_OscConfig+0x320>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	69db      	ldr	r3, [r3, #28]
 8003070:	2b80      	cmp	r3, #128	; 0x80
 8003072:	d001      	beq.n	8003078 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e296      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003078:	f7ff fa08 	bl	800248c <HAL_GetREVID>
 800307c:	4603      	mov	r3, r0
 800307e:	f241 0203 	movw	r2, #4099	; 0x1003
 8003082:	4293      	cmp	r3, r2
 8003084:	d817      	bhi.n	80030b6 <HAL_RCC_OscConfig+0x35e>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a1b      	ldr	r3, [r3, #32]
 800308a:	2b20      	cmp	r3, #32
 800308c:	d108      	bne.n	80030a0 <HAL_RCC_OscConfig+0x348>
 800308e:	4b70      	ldr	r3, [pc, #448]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003096:	4a6e      	ldr	r2, [pc, #440]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003098:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800309c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800309e:	e075      	b.n	800318c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80030a0:	4b6b      	ldr	r3, [pc, #428]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	069b      	lsls	r3, r3, #26
 80030ae:	4968      	ldr	r1, [pc, #416]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80030b4:	e06a      	b.n	800318c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80030b6:	4b66      	ldr	r3, [pc, #408]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	061b      	lsls	r3, r3, #24
 80030c4:	4962      	ldr	r1, [pc, #392]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80030ca:	e05f      	b.n	800318c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	69db      	ldr	r3, [r3, #28]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d042      	beq.n	800315a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80030d4:	4b5e      	ldr	r3, [pc, #376]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a5d      	ldr	r2, [pc, #372]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80030da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e0:	f7ff f9c8 	bl	8002474 <HAL_GetTick>
 80030e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80030e8:	f7ff f9c4 	bl	8002474 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e255      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80030fa:	4b55      	ldr	r3, [pc, #340]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003102:	2b00      	cmp	r3, #0
 8003104:	d0f0      	beq.n	80030e8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003106:	f7ff f9c1 	bl	800248c <HAL_GetREVID>
 800310a:	4603      	mov	r3, r0
 800310c:	f241 0203 	movw	r2, #4099	; 0x1003
 8003110:	4293      	cmp	r3, r2
 8003112:	d817      	bhi.n	8003144 <HAL_RCC_OscConfig+0x3ec>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	2b20      	cmp	r3, #32
 800311a:	d108      	bne.n	800312e <HAL_RCC_OscConfig+0x3d6>
 800311c:	4b4c      	ldr	r3, [pc, #304]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003124:	4a4a      	ldr	r2, [pc, #296]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003126:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800312a:	6053      	str	r3, [r2, #4]
 800312c:	e02e      	b.n	800318c <HAL_RCC_OscConfig+0x434>
 800312e:	4b48      	ldr	r3, [pc, #288]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	069b      	lsls	r3, r3, #26
 800313c:	4944      	ldr	r1, [pc, #272]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 800313e:	4313      	orrs	r3, r2
 8003140:	604b      	str	r3, [r1, #4]
 8003142:	e023      	b.n	800318c <HAL_RCC_OscConfig+0x434>
 8003144:	4b42      	ldr	r3, [pc, #264]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	061b      	lsls	r3, r3, #24
 8003152:	493f      	ldr	r1, [pc, #252]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003154:	4313      	orrs	r3, r2
 8003156:	60cb      	str	r3, [r1, #12]
 8003158:	e018      	b.n	800318c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800315a:	4b3d      	ldr	r3, [pc, #244]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a3c      	ldr	r2, [pc, #240]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003160:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003164:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003166:	f7ff f985 	bl	8002474 <HAL_GetTick>
 800316a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800316c:	e008      	b.n	8003180 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800316e:	f7ff f981 	bl	8002474 <HAL_GetTick>
 8003172:	4602      	mov	r2, r0
 8003174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	2b02      	cmp	r3, #2
 800317a:	d901      	bls.n	8003180 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e212      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003180:	4b33      	ldr	r3, [pc, #204]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003188:	2b00      	cmp	r3, #0
 800318a:	d1f0      	bne.n	800316e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0308 	and.w	r3, r3, #8
 8003194:	2b00      	cmp	r3, #0
 8003196:	d036      	beq.n	8003206 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d019      	beq.n	80031d4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031a0:	4b2b      	ldr	r3, [pc, #172]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80031a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031a4:	4a2a      	ldr	r2, [pc, #168]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80031a6:	f043 0301 	orr.w	r3, r3, #1
 80031aa:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ac:	f7ff f962 	bl	8002474 <HAL_GetTick>
 80031b0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031b4:	f7ff f95e 	bl	8002474 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e1ef      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80031c6:	4b22      	ldr	r3, [pc, #136]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80031c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d0f0      	beq.n	80031b4 <HAL_RCC_OscConfig+0x45c>
 80031d2:	e018      	b.n	8003206 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031d4:	4b1e      	ldr	r3, [pc, #120]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80031d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031d8:	4a1d      	ldr	r2, [pc, #116]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80031da:	f023 0301 	bic.w	r3, r3, #1
 80031de:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e0:	f7ff f948 	bl	8002474 <HAL_GetTick>
 80031e4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80031e6:	e008      	b.n	80031fa <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031e8:	f7ff f944 	bl	8002474 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d901      	bls.n	80031fa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e1d5      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80031fa:	4b15      	ldr	r3, [pc, #84]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 80031fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1f0      	bne.n	80031e8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0320 	and.w	r3, r3, #32
 800320e:	2b00      	cmp	r3, #0
 8003210:	d039      	beq.n	8003286 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d01c      	beq.n	8003254 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800321a:	4b0d      	ldr	r3, [pc, #52]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a0c      	ldr	r2, [pc, #48]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003220:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003224:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003226:	f7ff f925 	bl	8002474 <HAL_GetTick>
 800322a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800322e:	f7ff f921 	bl	8002474 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e1b2      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003240:	4b03      	ldr	r3, [pc, #12]	; (8003250 <HAL_RCC_OscConfig+0x4f8>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x4d6>
 800324c:	e01b      	b.n	8003286 <HAL_RCC_OscConfig+0x52e>
 800324e:	bf00      	nop
 8003250:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003254:	4b9b      	ldr	r3, [pc, #620]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a9a      	ldr	r2, [pc, #616]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800325a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800325e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003260:	f7ff f908 	bl	8002474 <HAL_GetTick>
 8003264:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003268:	f7ff f904 	bl	8002474 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e195      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800327a:	4b92      	ldr	r3, [pc, #584]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1f0      	bne.n	8003268 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0304 	and.w	r3, r3, #4
 800328e:	2b00      	cmp	r3, #0
 8003290:	f000 8081 	beq.w	8003396 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003294:	4b8c      	ldr	r3, [pc, #560]	; (80034c8 <HAL_RCC_OscConfig+0x770>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a8b      	ldr	r2, [pc, #556]	; (80034c8 <HAL_RCC_OscConfig+0x770>)
 800329a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800329e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032a0:	f7ff f8e8 	bl	8002474 <HAL_GetTick>
 80032a4:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80032a8:	f7ff f8e4 	bl	8002474 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b64      	cmp	r3, #100	; 0x64
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e175      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032ba:	4b83      	ldr	r3, [pc, #524]	; (80034c8 <HAL_RCC_OscConfig+0x770>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d106      	bne.n	80032dc <HAL_RCC_OscConfig+0x584>
 80032ce:	4b7d      	ldr	r3, [pc, #500]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80032d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032d2:	4a7c      	ldr	r2, [pc, #496]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	6713      	str	r3, [r2, #112]	; 0x70
 80032da:	e02d      	b.n	8003338 <HAL_RCC_OscConfig+0x5e0>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d10c      	bne.n	80032fe <HAL_RCC_OscConfig+0x5a6>
 80032e4:	4b77      	ldr	r3, [pc, #476]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80032e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032e8:	4a76      	ldr	r2, [pc, #472]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80032ea:	f023 0301 	bic.w	r3, r3, #1
 80032ee:	6713      	str	r3, [r2, #112]	; 0x70
 80032f0:	4b74      	ldr	r3, [pc, #464]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80032f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032f4:	4a73      	ldr	r2, [pc, #460]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80032f6:	f023 0304 	bic.w	r3, r3, #4
 80032fa:	6713      	str	r3, [r2, #112]	; 0x70
 80032fc:	e01c      	b.n	8003338 <HAL_RCC_OscConfig+0x5e0>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	2b05      	cmp	r3, #5
 8003304:	d10c      	bne.n	8003320 <HAL_RCC_OscConfig+0x5c8>
 8003306:	4b6f      	ldr	r3, [pc, #444]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800330a:	4a6e      	ldr	r2, [pc, #440]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800330c:	f043 0304 	orr.w	r3, r3, #4
 8003310:	6713      	str	r3, [r2, #112]	; 0x70
 8003312:	4b6c      	ldr	r3, [pc, #432]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003316:	4a6b      	ldr	r2, [pc, #428]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003318:	f043 0301 	orr.w	r3, r3, #1
 800331c:	6713      	str	r3, [r2, #112]	; 0x70
 800331e:	e00b      	b.n	8003338 <HAL_RCC_OscConfig+0x5e0>
 8003320:	4b68      	ldr	r3, [pc, #416]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003324:	4a67      	ldr	r2, [pc, #412]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003326:	f023 0301 	bic.w	r3, r3, #1
 800332a:	6713      	str	r3, [r2, #112]	; 0x70
 800332c:	4b65      	ldr	r3, [pc, #404]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800332e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003330:	4a64      	ldr	r2, [pc, #400]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003332:	f023 0304 	bic.w	r3, r3, #4
 8003336:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d015      	beq.n	800336c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003340:	f7ff f898 	bl	8002474 <HAL_GetTick>
 8003344:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003346:	e00a      	b.n	800335e <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003348:	f7ff f894 	bl	8002474 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	f241 3288 	movw	r2, #5000	; 0x1388
 8003356:	4293      	cmp	r3, r2
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e123      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800335e:	4b59      	ldr	r3, [pc, #356]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003360:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d0ee      	beq.n	8003348 <HAL_RCC_OscConfig+0x5f0>
 800336a:	e014      	b.n	8003396 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336c:	f7ff f882 	bl	8002474 <HAL_GetTick>
 8003370:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003372:	e00a      	b.n	800338a <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003374:	f7ff f87e 	bl	8002474 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003382:	4293      	cmp	r3, r2
 8003384:	d901      	bls.n	800338a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e10d      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800338a:	4b4e      	ldr	r3, [pc, #312]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800338c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1ee      	bne.n	8003374 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 8102 	beq.w	80035a4 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80033a0:	4b48      	ldr	r3, [pc, #288]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033a8:	2b18      	cmp	r3, #24
 80033aa:	f000 80bd 	beq.w	8003528 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	f040 809e 	bne.w	80034f4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033b8:	4b42      	ldr	r3, [pc, #264]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a41      	ldr	r2, [pc, #260]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80033be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c4:	f7ff f856 	bl	8002474 <HAL_GetTick>
 80033c8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033cc:	f7ff f852 	bl	8002474 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e0e3      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80033de:	4b39      	ldr	r3, [pc, #228]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1f0      	bne.n	80033cc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ea:	4b36      	ldr	r3, [pc, #216]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80033ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033ee:	4b37      	ldr	r3, [pc, #220]	; (80034cc <HAL_RCC_OscConfig+0x774>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80033fa:	0112      	lsls	r2, r2, #4
 80033fc:	430a      	orrs	r2, r1
 80033fe:	4931      	ldr	r1, [pc, #196]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003400:	4313      	orrs	r3, r2
 8003402:	628b      	str	r3, [r1, #40]	; 0x28
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003408:	3b01      	subs	r3, #1
 800340a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003412:	3b01      	subs	r3, #1
 8003414:	025b      	lsls	r3, r3, #9
 8003416:	b29b      	uxth	r3, r3
 8003418:	431a      	orrs	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341e:	3b01      	subs	r3, #1
 8003420:	041b      	lsls	r3, r3, #16
 8003422:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003426:	431a      	orrs	r2, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800342c:	3b01      	subs	r3, #1
 800342e:	061b      	lsls	r3, r3, #24
 8003430:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003434:	4923      	ldr	r1, [pc, #140]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003436:	4313      	orrs	r3, r2
 8003438:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800343a:	4b22      	ldr	r3, [pc, #136]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800343c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343e:	4a21      	ldr	r2, [pc, #132]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003440:	f023 0301 	bic.w	r3, r3, #1
 8003444:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003446:	4b1f      	ldr	r3, [pc, #124]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003448:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800344a:	4b21      	ldr	r3, [pc, #132]	; (80034d0 <HAL_RCC_OscConfig+0x778>)
 800344c:	4013      	ands	r3, r2
 800344e:	687a      	ldr	r2, [r7, #4]
 8003450:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003452:	00d2      	lsls	r2, r2, #3
 8003454:	491b      	ldr	r1, [pc, #108]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003456:	4313      	orrs	r3, r2
 8003458:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800345a:	4b1a      	ldr	r3, [pc, #104]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800345c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800345e:	f023 020c 	bic.w	r2, r3, #12
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	4917      	ldr	r1, [pc, #92]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003468:	4313      	orrs	r3, r2
 800346a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800346c:	4b15      	ldr	r3, [pc, #84]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800346e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003470:	f023 0202 	bic.w	r2, r3, #2
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003478:	4912      	ldr	r1, [pc, #72]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800347a:	4313      	orrs	r3, r2
 800347c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800347e:	4b11      	ldr	r3, [pc, #68]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003482:	4a10      	ldr	r2, [pc, #64]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003488:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800348a:	4b0e      	ldr	r3, [pc, #56]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800348c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348e:	4a0d      	ldr	r2, [pc, #52]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003494:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003496:	4b0b      	ldr	r3, [pc, #44]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 8003498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800349a:	4a0a      	ldr	r2, [pc, #40]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 800349c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034a0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80034a2:	4b08      	ldr	r3, [pc, #32]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80034a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a6:	4a07      	ldr	r2, [pc, #28]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80034a8:	f043 0301 	orr.w	r3, r3, #1
 80034ac:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034ae:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a04      	ldr	r2, [pc, #16]	; (80034c4 <HAL_RCC_OscConfig+0x76c>)
 80034b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ba:	f7fe ffdb 	bl	8002474 <HAL_GetTick>
 80034be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034c0:	e011      	b.n	80034e6 <HAL_RCC_OscConfig+0x78e>
 80034c2:	bf00      	nop
 80034c4:	58024400 	.word	0x58024400
 80034c8:	58024800 	.word	0x58024800
 80034cc:	fffffc0c 	.word	0xfffffc0c
 80034d0:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034d4:	f7fe ffce 	bl	8002474 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e05f      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034e6:	4b32      	ldr	r3, [pc, #200]	; (80035b0 <HAL_RCC_OscConfig+0x858>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0f0      	beq.n	80034d4 <HAL_RCC_OscConfig+0x77c>
 80034f2:	e057      	b.n	80035a4 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f4:	4b2e      	ldr	r3, [pc, #184]	; (80035b0 <HAL_RCC_OscConfig+0x858>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a2d      	ldr	r2, [pc, #180]	; (80035b0 <HAL_RCC_OscConfig+0x858>)
 80034fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003500:	f7fe ffb8 	bl	8002474 <HAL_GetTick>
 8003504:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003508:	f7fe ffb4 	bl	8002474 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e045      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800351a:	4b25      	ldr	r3, [pc, #148]	; (80035b0 <HAL_RCC_OscConfig+0x858>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1f0      	bne.n	8003508 <HAL_RCC_OscConfig+0x7b0>
 8003526:	e03d      	b.n	80035a4 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003528:	4b21      	ldr	r3, [pc, #132]	; (80035b0 <HAL_RCC_OscConfig+0x858>)
 800352a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800352e:	4b20      	ldr	r3, [pc, #128]	; (80035b0 <HAL_RCC_OscConfig+0x858>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003532:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003538:	2b01      	cmp	r3, #1
 800353a:	d031      	beq.n	80035a0 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	f003 0203 	and.w	r2, r3, #3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003546:	429a      	cmp	r2, r3
 8003548:	d12a      	bne.n	80035a0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	091b      	lsrs	r3, r3, #4
 800354e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003556:	429a      	cmp	r2, r3
 8003558:	d122      	bne.n	80035a0 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003564:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003566:	429a      	cmp	r2, r3
 8003568:	d11a      	bne.n	80035a0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	0a5b      	lsrs	r3, r3, #9
 800356e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003576:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003578:	429a      	cmp	r2, r3
 800357a:	d111      	bne.n	80035a0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	0c1b      	lsrs	r3, r3, #16
 8003580:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003588:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800358a:	429a      	cmp	r2, r3
 800358c:	d108      	bne.n	80035a0 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	0e1b      	lsrs	r3, r3, #24
 8003592:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800359a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800359c:	429a      	cmp	r2, r3
 800359e:	d001      	beq.n	80035a4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e000      	b.n	80035a6 <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3730      	adds	r7, #48	; 0x30
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	58024400 	.word	0x58024400

080035b4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e19c      	b.n	8003902 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035c8:	4b8a      	ldr	r3, [pc, #552]	; (80037f4 <HAL_RCC_ClockConfig+0x240>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 030f 	and.w	r3, r3, #15
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d910      	bls.n	80035f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035d6:	4b87      	ldr	r3, [pc, #540]	; (80037f4 <HAL_RCC_ClockConfig+0x240>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f023 020f 	bic.w	r2, r3, #15
 80035de:	4985      	ldr	r1, [pc, #532]	; (80037f4 <HAL_RCC_ClockConfig+0x240>)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035e6:	4b83      	ldr	r3, [pc, #524]	; (80037f4 <HAL_RCC_ClockConfig+0x240>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 030f 	and.w	r3, r3, #15
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d001      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e184      	b.n	8003902 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0304 	and.w	r3, r3, #4
 8003600:	2b00      	cmp	r3, #0
 8003602:	d010      	beq.n	8003626 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	691a      	ldr	r2, [r3, #16]
 8003608:	4b7b      	ldr	r3, [pc, #492]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003610:	429a      	cmp	r2, r3
 8003612:	d908      	bls.n	8003626 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003614:	4b78      	ldr	r3, [pc, #480]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	4975      	ldr	r1, [pc, #468]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003622:	4313      	orrs	r3, r2
 8003624:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0308 	and.w	r3, r3, #8
 800362e:	2b00      	cmp	r3, #0
 8003630:	d010      	beq.n	8003654 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	695a      	ldr	r2, [r3, #20]
 8003636:	4b70      	ldr	r3, [pc, #448]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003638:	69db      	ldr	r3, [r3, #28]
 800363a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800363e:	429a      	cmp	r2, r3
 8003640:	d908      	bls.n	8003654 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003642:	4b6d      	ldr	r3, [pc, #436]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	496a      	ldr	r1, [pc, #424]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003650:	4313      	orrs	r3, r2
 8003652:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0310 	and.w	r3, r3, #16
 800365c:	2b00      	cmp	r3, #0
 800365e:	d010      	beq.n	8003682 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	699a      	ldr	r2, [r3, #24]
 8003664:	4b64      	ldr	r3, [pc, #400]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800366c:	429a      	cmp	r2, r3
 800366e:	d908      	bls.n	8003682 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003670:	4b61      	ldr	r3, [pc, #388]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003672:	69db      	ldr	r3, [r3, #28]
 8003674:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	495e      	ldr	r1, [pc, #376]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 800367e:	4313      	orrs	r3, r2
 8003680:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0320 	and.w	r3, r3, #32
 800368a:	2b00      	cmp	r3, #0
 800368c:	d010      	beq.n	80036b0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	69da      	ldr	r2, [r3, #28]
 8003692:	4b59      	ldr	r3, [pc, #356]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800369a:	429a      	cmp	r2, r3
 800369c:	d908      	bls.n	80036b0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800369e:	4b56      	ldr	r3, [pc, #344]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	4953      	ldr	r1, [pc, #332]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0302 	and.w	r3, r3, #2
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d010      	beq.n	80036de <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68da      	ldr	r2, [r3, #12]
 80036c0:	4b4d      	ldr	r3, [pc, #308]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	f003 030f 	and.w	r3, r3, #15
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d908      	bls.n	80036de <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036cc:	4b4a      	ldr	r3, [pc, #296]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	f023 020f 	bic.w	r2, r3, #15
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	4947      	ldr	r1, [pc, #284]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d055      	beq.n	8003796 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80036ea:	4b43      	ldr	r3, [pc, #268]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	4940      	ldr	r1, [pc, #256]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	2b02      	cmp	r3, #2
 8003702:	d107      	bne.n	8003714 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003704:	4b3c      	ldr	r3, [pc, #240]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d121      	bne.n	8003754 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e0f6      	b.n	8003902 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	2b03      	cmp	r3, #3
 800371a:	d107      	bne.n	800372c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800371c:	4b36      	ldr	r3, [pc, #216]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d115      	bne.n	8003754 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e0ea      	b.n	8003902 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d107      	bne.n	8003744 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003734:	4b30      	ldr	r3, [pc, #192]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800373c:	2b00      	cmp	r3, #0
 800373e:	d109      	bne.n	8003754 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e0de      	b.n	8003902 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003744:	4b2c      	ldr	r3, [pc, #176]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d101      	bne.n	8003754 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e0d6      	b.n	8003902 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003754:	4b28      	ldr	r3, [pc, #160]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	f023 0207 	bic.w	r2, r3, #7
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	4925      	ldr	r1, [pc, #148]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003762:	4313      	orrs	r3, r2
 8003764:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003766:	f7fe fe85 	bl	8002474 <HAL_GetTick>
 800376a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800376c:	e00a      	b.n	8003784 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800376e:	f7fe fe81 	bl	8002474 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	f241 3288 	movw	r2, #5000	; 0x1388
 800377c:	4293      	cmp	r3, r2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e0be      	b.n	8003902 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003784:	4b1c      	ldr	r3, [pc, #112]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	429a      	cmp	r2, r3
 8003794:	d1eb      	bne.n	800376e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d010      	beq.n	80037c4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68da      	ldr	r2, [r3, #12]
 80037a6:	4b14      	ldr	r3, [pc, #80]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	f003 030f 	and.w	r3, r3, #15
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d208      	bcs.n	80037c4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037b2:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	f023 020f 	bic.w	r2, r3, #15
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	490e      	ldr	r1, [pc, #56]	; (80037f8 <HAL_RCC_ClockConfig+0x244>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037c4:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <HAL_RCC_ClockConfig+0x240>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 030f 	and.w	r3, r3, #15
 80037cc:	683a      	ldr	r2, [r7, #0]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d214      	bcs.n	80037fc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037d2:	4b08      	ldr	r3, [pc, #32]	; (80037f4 <HAL_RCC_ClockConfig+0x240>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f023 020f 	bic.w	r2, r3, #15
 80037da:	4906      	ldr	r1, [pc, #24]	; (80037f4 <HAL_RCC_ClockConfig+0x240>)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	4313      	orrs	r3, r2
 80037e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e2:	4b04      	ldr	r3, [pc, #16]	; (80037f4 <HAL_RCC_ClockConfig+0x240>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 030f 	and.w	r3, r3, #15
 80037ea:	683a      	ldr	r2, [r7, #0]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d005      	beq.n	80037fc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e086      	b.n	8003902 <HAL_RCC_ClockConfig+0x34e>
 80037f4:	52002000 	.word	0x52002000
 80037f8:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b00      	cmp	r3, #0
 8003806:	d010      	beq.n	800382a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691a      	ldr	r2, [r3, #16]
 800380c:	4b3f      	ldr	r3, [pc, #252]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003814:	429a      	cmp	r2, r3
 8003816:	d208      	bcs.n	800382a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003818:	4b3c      	ldr	r3, [pc, #240]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	691b      	ldr	r3, [r3, #16]
 8003824:	4939      	ldr	r1, [pc, #228]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 8003826:	4313      	orrs	r3, r2
 8003828:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d010      	beq.n	8003858 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	695a      	ldr	r2, [r3, #20]
 800383a:	4b34      	ldr	r3, [pc, #208]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003842:	429a      	cmp	r2, r3
 8003844:	d208      	bcs.n	8003858 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003846:	4b31      	ldr	r3, [pc, #196]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	492e      	ldr	r1, [pc, #184]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 8003854:	4313      	orrs	r3, r2
 8003856:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0310 	and.w	r3, r3, #16
 8003860:	2b00      	cmp	r3, #0
 8003862:	d010      	beq.n	8003886 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	699a      	ldr	r2, [r3, #24]
 8003868:	4b28      	ldr	r3, [pc, #160]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003870:	429a      	cmp	r2, r3
 8003872:	d208      	bcs.n	8003886 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003874:	4b25      	ldr	r3, [pc, #148]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	4922      	ldr	r1, [pc, #136]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 8003882:	4313      	orrs	r3, r2
 8003884:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0320 	and.w	r3, r3, #32
 800388e:	2b00      	cmp	r3, #0
 8003890:	d010      	beq.n	80038b4 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	69da      	ldr	r2, [r3, #28]
 8003896:	4b1d      	ldr	r3, [pc, #116]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800389e:	429a      	cmp	r2, r3
 80038a0:	d208      	bcs.n	80038b4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80038a2:	4b1a      	ldr	r3, [pc, #104]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	69db      	ldr	r3, [r3, #28]
 80038ae:	4917      	ldr	r1, [pc, #92]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80038b4:	f000 f89e 	bl	80039f4 <HAL_RCC_GetSysClockFreq>
 80038b8:	4602      	mov	r2, r0
 80038ba:	4b14      	ldr	r3, [pc, #80]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	0a1b      	lsrs	r3, r3, #8
 80038c0:	f003 030f 	and.w	r3, r3, #15
 80038c4:	4912      	ldr	r1, [pc, #72]	; (8003910 <HAL_RCC_ClockConfig+0x35c>)
 80038c6:	5ccb      	ldrb	r3, [r1, r3]
 80038c8:	f003 031f 	and.w	r3, r3, #31
 80038cc:	fa22 f303 	lsr.w	r3, r2, r3
 80038d0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80038d2:	4b0e      	ldr	r3, [pc, #56]	; (800390c <HAL_RCC_ClockConfig+0x358>)
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	f003 030f 	and.w	r3, r3, #15
 80038da:	4a0d      	ldr	r2, [pc, #52]	; (8003910 <HAL_RCC_ClockConfig+0x35c>)
 80038dc:	5cd3      	ldrb	r3, [r2, r3]
 80038de:	f003 031f 	and.w	r3, r3, #31
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	fa22 f303 	lsr.w	r3, r2, r3
 80038e8:	4a0a      	ldr	r2, [pc, #40]	; (8003914 <HAL_RCC_ClockConfig+0x360>)
 80038ea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80038ec:	4a0a      	ldr	r2, [pc, #40]	; (8003918 <HAL_RCC_ClockConfig+0x364>)
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80038f2:	4b0a      	ldr	r3, [pc, #40]	; (800391c <HAL_RCC_ClockConfig+0x368>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fe fc8a 	bl	8002210 <HAL_InitTick>
 80038fc:	4603      	mov	r3, r0
 80038fe:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003900:	7bfb      	ldrb	r3, [r7, #15]
}
 8003902:	4618      	mov	r0, r3
 8003904:	3718      	adds	r7, #24
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	58024400 	.word	0x58024400
 8003910:	0800bab4 	.word	0x0800bab4
 8003914:	24000004 	.word	0x24000004
 8003918:	24000000 	.word	0x24000000
 800391c:	24000008 	.word	0x24000008

08003920 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b08c      	sub	sp, #48	; 0x30
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d12a      	bne.n	8003988 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8003932:	4b2d      	ldr	r3, [pc, #180]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 8003934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003938:	4a2b      	ldr	r2, [pc, #172]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 800393a:	f043 0301 	orr.w	r3, r3, #1
 800393e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003942:	4b29      	ldr	r3, [pc, #164]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 8003944:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	61bb      	str	r3, [r7, #24]
 800394e:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8003950:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003956:	2302      	movs	r3, #2
 8003958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800395a:	2303      	movs	r3, #3
 800395c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395e:	2300      	movs	r3, #0
 8003960:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003962:	2300      	movs	r3, #0
 8003964:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8003966:	f107 031c 	add.w	r3, r7, #28
 800396a:	4619      	mov	r1, r3
 800396c:	481f      	ldr	r0, [pc, #124]	; (80039ec <HAL_RCC_MCOConfig+0xcc>)
 800396e:	f7fe fe79 	bl	8002664 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8003972:	4b1d      	ldr	r3, [pc, #116]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800397a:	68b9      	ldr	r1, [r7, #8]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	430b      	orrs	r3, r1
 8003980:	4919      	ldr	r1, [pc, #100]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 8003982:	4313      	orrs	r3, r2
 8003984:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8003986:	e02a      	b.n	80039de <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8003988:	4b17      	ldr	r3, [pc, #92]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 800398a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800398e:	4a16      	ldr	r2, [pc, #88]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 8003990:	f043 0304 	orr.w	r3, r3, #4
 8003994:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003998:	4b13      	ldr	r3, [pc, #76]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 800399a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800399e:	f003 0304 	and.w	r3, r3, #4
 80039a2:	617b      	str	r3, [r7, #20]
 80039a4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80039a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ac:	2302      	movs	r3, #2
 80039ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039b0:	2303      	movs	r3, #3
 80039b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b4:	2300      	movs	r3, #0
 80039b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80039b8:	2300      	movs	r3, #0
 80039ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80039bc:	f107 031c 	add.w	r3, r7, #28
 80039c0:	4619      	mov	r1, r3
 80039c2:	480b      	ldr	r0, [pc, #44]	; (80039f0 <HAL_RCC_MCOConfig+0xd0>)
 80039c4:	f7fe fe4e 	bl	8002664 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 80039c8:	4b07      	ldr	r3, [pc, #28]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 80039ca:	691b      	ldr	r3, [r3, #16]
 80039cc:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	01d9      	lsls	r1, r3, #7
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	430b      	orrs	r3, r1
 80039d8:	4903      	ldr	r1, [pc, #12]	; (80039e8 <HAL_RCC_MCOConfig+0xc8>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	610b      	str	r3, [r1, #16]
}
 80039de:	bf00      	nop
 80039e0:	3730      	adds	r7, #48	; 0x30
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	58024400 	.word	0x58024400
 80039ec:	58020000 	.word	0x58020000
 80039f0:	58020800 	.word	0x58020800

080039f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b089      	sub	sp, #36	; 0x24
 80039f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039fa:	4bb3      	ldr	r3, [pc, #716]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a02:	2b18      	cmp	r3, #24
 8003a04:	f200 8155 	bhi.w	8003cb2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003a08:	a201      	add	r2, pc, #4	; (adr r2, 8003a10 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a0e:	bf00      	nop
 8003a10:	08003a75 	.word	0x08003a75
 8003a14:	08003cb3 	.word	0x08003cb3
 8003a18:	08003cb3 	.word	0x08003cb3
 8003a1c:	08003cb3 	.word	0x08003cb3
 8003a20:	08003cb3 	.word	0x08003cb3
 8003a24:	08003cb3 	.word	0x08003cb3
 8003a28:	08003cb3 	.word	0x08003cb3
 8003a2c:	08003cb3 	.word	0x08003cb3
 8003a30:	08003a9b 	.word	0x08003a9b
 8003a34:	08003cb3 	.word	0x08003cb3
 8003a38:	08003cb3 	.word	0x08003cb3
 8003a3c:	08003cb3 	.word	0x08003cb3
 8003a40:	08003cb3 	.word	0x08003cb3
 8003a44:	08003cb3 	.word	0x08003cb3
 8003a48:	08003cb3 	.word	0x08003cb3
 8003a4c:	08003cb3 	.word	0x08003cb3
 8003a50:	08003aa1 	.word	0x08003aa1
 8003a54:	08003cb3 	.word	0x08003cb3
 8003a58:	08003cb3 	.word	0x08003cb3
 8003a5c:	08003cb3 	.word	0x08003cb3
 8003a60:	08003cb3 	.word	0x08003cb3
 8003a64:	08003cb3 	.word	0x08003cb3
 8003a68:	08003cb3 	.word	0x08003cb3
 8003a6c:	08003cb3 	.word	0x08003cb3
 8003a70:	08003aa7 	.word	0x08003aa7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a74:	4b94      	ldr	r3, [pc, #592]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0320 	and.w	r3, r3, #32
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d009      	beq.n	8003a94 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003a80:	4b91      	ldr	r3, [pc, #580]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	08db      	lsrs	r3, r3, #3
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	4a90      	ldr	r2, [pc, #576]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a90:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8003a92:	e111      	b.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003a94:	4b8d      	ldr	r3, [pc, #564]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003a96:	61bb      	str	r3, [r7, #24]
    break;
 8003a98:	e10e      	b.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003a9a:	4b8d      	ldr	r3, [pc, #564]	; (8003cd0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003a9c:	61bb      	str	r3, [r7, #24]
    break;
 8003a9e:	e10b      	b.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003aa0:	4b8c      	ldr	r3, [pc, #560]	; (8003cd4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003aa2:	61bb      	str	r3, [r7, #24]
    break;
 8003aa4:	e108      	b.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003aa6:	4b88      	ldr	r3, [pc, #544]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003ab0:	4b85      	ldr	r3, [pc, #532]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab4:	091b      	lsrs	r3, r3, #4
 8003ab6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003aba:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003abc:	4b82      	ldr	r3, [pc, #520]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003ac6:	4b80      	ldr	r3, [pc, #512]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aca:	08db      	lsrs	r3, r3, #3
 8003acc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	fb02 f303 	mul.w	r3, r2, r3
 8003ad6:	ee07 3a90 	vmov	s15, r3
 8003ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ade:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 80e1 	beq.w	8003cac <HAL_RCC_GetSysClockFreq+0x2b8>
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	f000 8083 	beq.w	8003bf8 <HAL_RCC_GetSysClockFreq+0x204>
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	f200 80a1 	bhi.w	8003c3c <HAL_RCC_GetSysClockFreq+0x248>
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d003      	beq.n	8003b08 <HAL_RCC_GetSysClockFreq+0x114>
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d056      	beq.n	8003bb4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003b06:	e099      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b08:	4b6f      	ldr	r3, [pc, #444]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0320 	and.w	r3, r3, #32
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d02d      	beq.n	8003b70 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003b14:	4b6c      	ldr	r3, [pc, #432]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	08db      	lsrs	r3, r3, #3
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	4a6b      	ldr	r2, [pc, #428]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003b20:	fa22 f303 	lsr.w	r3, r2, r3
 8003b24:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	ee07 3a90 	vmov	s15, r3
 8003b2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	ee07 3a90 	vmov	s15, r3
 8003b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b3e:	4b62      	ldr	r3, [pc, #392]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b46:	ee07 3a90 	vmov	s15, r3
 8003b4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b52:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003cd8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b6a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003b6e:	e087      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	ee07 3a90 	vmov	s15, r3
 8003b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b7a:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003cdc <HAL_RCC_GetSysClockFreq+0x2e8>
 8003b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b82:	4b51      	ldr	r3, [pc, #324]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b8a:	ee07 3a90 	vmov	s15, r3
 8003b8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b92:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b96:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003cd8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ba2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003ba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003bb2:	e065      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	ee07 3a90 	vmov	s15, r3
 8003bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bbe:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003ce0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003bc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bc6:	4b40      	ldr	r3, [pc, #256]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bce:	ee07 3a90 	vmov	s15, r3
 8003bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003bda:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003cd8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003be6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003bf6:	e043      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	ee07 3a90 	vmov	s15, r3
 8003bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c02:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003ce4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c0a:	4b2f      	ldr	r3, [pc, #188]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c12:	ee07 3a90 	vmov	s15, r3
 8003c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c1e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003cd8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c3a:	e021      	b.n	8003c80 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	ee07 3a90 	vmov	s15, r3
 8003c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c46:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003ce0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c4e:	4b1e      	ldr	r3, [pc, #120]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c56:	ee07 3a90 	vmov	s15, r3
 8003c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c62:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003cd8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c7e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003c80:	4b11      	ldr	r3, [pc, #68]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c84:	0a5b      	lsrs	r3, r3, #9
 8003c86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c8a:	3301      	adds	r3, #1
 8003c8c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	ee07 3a90 	vmov	s15, r3
 8003c94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c98:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ca0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ca4:	ee17 3a90 	vmov	r3, s15
 8003ca8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003caa:	e005      	b.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	61bb      	str	r3, [r7, #24]
    break;
 8003cb0:	e002      	b.n	8003cb8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8003cb2:	4b07      	ldr	r3, [pc, #28]	; (8003cd0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003cb4:	61bb      	str	r3, [r7, #24]
    break;
 8003cb6:	bf00      	nop
  }

  return sysclockfreq;
 8003cb8:	69bb      	ldr	r3, [r7, #24]
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3724      	adds	r7, #36	; 0x24
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	58024400 	.word	0x58024400
 8003ccc:	03d09000 	.word	0x03d09000
 8003cd0:	003d0900 	.word	0x003d0900
 8003cd4:	017d7840 	.word	0x017d7840
 8003cd8:	46000000 	.word	0x46000000
 8003cdc:	4c742400 	.word	0x4c742400
 8003ce0:	4a742400 	.word	0x4a742400
 8003ce4:	4bbebc20 	.word	0x4bbebc20

08003ce8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003cee:	f7ff fe81 	bl	80039f4 <HAL_RCC_GetSysClockFreq>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	4b10      	ldr	r3, [pc, #64]	; (8003d38 <HAL_RCC_GetHCLKFreq+0x50>)
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	0a1b      	lsrs	r3, r3, #8
 8003cfa:	f003 030f 	and.w	r3, r3, #15
 8003cfe:	490f      	ldr	r1, [pc, #60]	; (8003d3c <HAL_RCC_GetHCLKFreq+0x54>)
 8003d00:	5ccb      	ldrb	r3, [r1, r3]
 8003d02:	f003 031f 	and.w	r3, r3, #31
 8003d06:	fa22 f303 	lsr.w	r3, r2, r3
 8003d0a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003d0c:	4b0a      	ldr	r3, [pc, #40]	; (8003d38 <HAL_RCC_GetHCLKFreq+0x50>)
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	f003 030f 	and.w	r3, r3, #15
 8003d14:	4a09      	ldr	r2, [pc, #36]	; (8003d3c <HAL_RCC_GetHCLKFreq+0x54>)
 8003d16:	5cd3      	ldrb	r3, [r2, r3]
 8003d18:	f003 031f 	and.w	r3, r3, #31
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d22:	4a07      	ldr	r2, [pc, #28]	; (8003d40 <HAL_RCC_GetHCLKFreq+0x58>)
 8003d24:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003d26:	4a07      	ldr	r2, [pc, #28]	; (8003d44 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003d2c:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <HAL_RCC_GetHCLKFreq+0x58>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	58024400 	.word	0x58024400
 8003d3c:	0800bab4 	.word	0x0800bab4
 8003d40:	24000004 	.word	0x24000004
 8003d44:	24000000 	.word	0x24000000

08003d48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003d4c:	f7ff ffcc 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8003d50:	4602      	mov	r2, r0
 8003d52:	4b06      	ldr	r3, [pc, #24]	; (8003d6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	091b      	lsrs	r3, r3, #4
 8003d58:	f003 0307 	and.w	r3, r3, #7
 8003d5c:	4904      	ldr	r1, [pc, #16]	; (8003d70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d5e:	5ccb      	ldrb	r3, [r1, r3]
 8003d60:	f003 031f 	and.w	r3, r3, #31
 8003d64:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	58024400 	.word	0x58024400
 8003d70:	0800bab4 	.word	0x0800bab4

08003d74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003d78:	f7ff ffb6 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	4b06      	ldr	r3, [pc, #24]	; (8003d98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	0a1b      	lsrs	r3, r3, #8
 8003d84:	f003 0307 	and.w	r3, r3, #7
 8003d88:	4904      	ldr	r1, [pc, #16]	; (8003d9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d8a:	5ccb      	ldrb	r3, [r1, r3]
 8003d8c:	f003 031f 	and.w	r3, r3, #31
 8003d90:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	58024400 	.word	0x58024400
 8003d9c:	0800bab4 	.word	0x0800bab4

08003da0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	223f      	movs	r2, #63	; 0x3f
 8003dae:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003db0:	4b1a      	ldr	r3, [pc, #104]	; (8003e1c <HAL_RCC_GetClockConfig+0x7c>)
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	f003 0207 	and.w	r2, r3, #7
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003dbc:	4b17      	ldr	r3, [pc, #92]	; (8003e1c <HAL_RCC_GetClockConfig+0x7c>)
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8003dc8:	4b14      	ldr	r3, [pc, #80]	; (8003e1c <HAL_RCC_GetClockConfig+0x7c>)
 8003dca:	699b      	ldr	r3, [r3, #24]
 8003dcc:	f003 020f 	and.w	r2, r3, #15
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003dd4:	4b11      	ldr	r3, [pc, #68]	; (8003e1c <HAL_RCC_GetClockConfig+0x7c>)
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8003de0:	4b0e      	ldr	r3, [pc, #56]	; (8003e1c <HAL_RCC_GetClockConfig+0x7c>)
 8003de2:	69db      	ldr	r3, [r3, #28]
 8003de4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003dec:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <HAL_RCC_GetClockConfig+0x7c>)
 8003dee:	69db      	ldr	r3, [r3, #28]
 8003df0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003df8:	4b08      	ldr	r3, [pc, #32]	; (8003e1c <HAL_RCC_GetClockConfig+0x7c>)
 8003dfa:	6a1b      	ldr	r3, [r3, #32]
 8003dfc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003e04:	4b06      	ldr	r3, [pc, #24]	; (8003e20 <HAL_RCC_GetClockConfig+0x80>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 020f 	and.w	r2, r3, #15
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	601a      	str	r2, [r3, #0]
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr
 8003e1c:	58024400 	.word	0x58024400
 8003e20:	52002000 	.word	0x52002000

08003e24 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e30:	2300      	movs	r3, #0
 8003e32:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d03f      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e44:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e48:	d02a      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003e4a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e4e:	d824      	bhi.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003e50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e54:	d018      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003e56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e5a:	d81e      	bhi.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d003      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003e60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e64:	d007      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003e66:	e018      	b.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e68:	4ba3      	ldr	r3, [pc, #652]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6c:	4aa2      	ldr	r2, [pc, #648]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e72:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003e74:	e015      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	3304      	adds	r3, #4
 8003e7a:	2102      	movs	r1, #2
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f001 f9fd 	bl	800527c <RCCEx_PLL2_Config>
 8003e82:	4603      	mov	r3, r0
 8003e84:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003e86:	e00c      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	3324      	adds	r3, #36	; 0x24
 8003e8c:	2102      	movs	r1, #2
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f001 faa6 	bl	80053e0 <RCCEx_PLL3_Config>
 8003e94:	4603      	mov	r3, r0
 8003e96:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003e98:	e003      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	75fb      	strb	r3, [r7, #23]
      break;
 8003e9e:	e000      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003ea0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ea2:	7dfb      	ldrb	r3, [r7, #23]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d109      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003ea8:	4b93      	ldr	r3, [pc, #588]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003eaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003eb4:	4990      	ldr	r1, [pc, #576]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	650b      	str	r3, [r1, #80]	; 0x50
 8003eba:	e001      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ebc:	7dfb      	ldrb	r3, [r7, #23]
 8003ebe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d03d      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed0:	2b04      	cmp	r3, #4
 8003ed2:	d826      	bhi.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003ed4:	a201      	add	r2, pc, #4	; (adr r2, 8003edc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eda:	bf00      	nop
 8003edc:	08003ef1 	.word	0x08003ef1
 8003ee0:	08003eff 	.word	0x08003eff
 8003ee4:	08003f11 	.word	0x08003f11
 8003ee8:	08003f29 	.word	0x08003f29
 8003eec:	08003f29 	.word	0x08003f29
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ef0:	4b81      	ldr	r3, [pc, #516]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef4:	4a80      	ldr	r2, [pc, #512]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003ef6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003efa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003efc:	e015      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	3304      	adds	r3, #4
 8003f02:	2100      	movs	r1, #0
 8003f04:	4618      	mov	r0, r3
 8003f06:	f001 f9b9 	bl	800527c <RCCEx_PLL2_Config>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003f0e:	e00c      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3324      	adds	r3, #36	; 0x24
 8003f14:	2100      	movs	r1, #0
 8003f16:	4618      	mov	r0, r3
 8003f18:	f001 fa62 	bl	80053e0 <RCCEx_PLL3_Config>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003f20:	e003      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	75fb      	strb	r3, [r7, #23]
      break;
 8003f26:	e000      	b.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003f28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f2a:	7dfb      	ldrb	r3, [r7, #23]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d109      	bne.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f30:	4b71      	ldr	r3, [pc, #452]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003f32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f34:	f023 0207 	bic.w	r2, r3, #7
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3c:	496e      	ldr	r1, [pc, #440]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	650b      	str	r3, [r1, #80]	; 0x50
 8003f42:	e001      	b.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f44:	7dfb      	ldrb	r3, [r7, #23]
 8003f46:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d042      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f5c:	d02b      	beq.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003f5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f62:	d825      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003f64:	2bc0      	cmp	r3, #192	; 0xc0
 8003f66:	d028      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003f68:	2bc0      	cmp	r3, #192	; 0xc0
 8003f6a:	d821      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003f6c:	2b80      	cmp	r3, #128	; 0x80
 8003f6e:	d016      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8003f70:	2b80      	cmp	r3, #128	; 0x80
 8003f72:	d81d      	bhi.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d002      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8003f78:	2b40      	cmp	r3, #64	; 0x40
 8003f7a:	d007      	beq.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003f7c:	e018      	b.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f7e:	4b5e      	ldr	r3, [pc, #376]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f82:	4a5d      	ldr	r2, [pc, #372]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f88:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003f8a:	e017      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	3304      	adds	r3, #4
 8003f90:	2100      	movs	r1, #0
 8003f92:	4618      	mov	r0, r3
 8003f94:	f001 f972 	bl	800527c <RCCEx_PLL2_Config>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003f9c:	e00e      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3324      	adds	r3, #36	; 0x24
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f001 fa1b 	bl	80053e0 <RCCEx_PLL3_Config>
 8003faa:	4603      	mov	r3, r0
 8003fac:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003fae:	e005      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	75fb      	strb	r3, [r7, #23]
      break;
 8003fb4:	e002      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003fb6:	bf00      	nop
 8003fb8:	e000      	b.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8003fba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fbc:	7dfb      	ldrb	r3, [r7, #23]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d109      	bne.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003fc2:	4b4d      	ldr	r3, [pc, #308]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003fc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fc6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fce:	494a      	ldr	r1, [pc, #296]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	650b      	str	r3, [r1, #80]	; 0x50
 8003fd4:	e001      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fd6:	7dfb      	ldrb	r3, [r7, #23]
 8003fd8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d049      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003fec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ff0:	d030      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003ff2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ff6:	d82a      	bhi.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003ff8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003ffc:	d02c      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8003ffe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004002:	d824      	bhi.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004004:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004008:	d018      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800400a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800400e:	d81e      	bhi.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004010:	2b00      	cmp	r3, #0
 8004012:	d003      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004014:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004018:	d007      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800401a:	e018      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800401c:	4b36      	ldr	r3, [pc, #216]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800401e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004020:	4a35      	ldr	r2, [pc, #212]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004022:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004026:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004028:	e017      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	3304      	adds	r3, #4
 800402e:	2100      	movs	r1, #0
 8004030:	4618      	mov	r0, r3
 8004032:	f001 f923 	bl	800527c <RCCEx_PLL2_Config>
 8004036:	4603      	mov	r3, r0
 8004038:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800403a:	e00e      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	3324      	adds	r3, #36	; 0x24
 8004040:	2100      	movs	r1, #0
 8004042:	4618      	mov	r0, r3
 8004044:	f001 f9cc 	bl	80053e0 <RCCEx_PLL3_Config>
 8004048:	4603      	mov	r3, r0
 800404a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800404c:	e005      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	75fb      	strb	r3, [r7, #23]
      break;
 8004052:	e002      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004054:	bf00      	nop
 8004056:	e000      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004058:	bf00      	nop
    }

    if(ret == HAL_OK)
 800405a:	7dfb      	ldrb	r3, [r7, #23]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d10a      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004060:	4b25      	ldr	r3, [pc, #148]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004064:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800406e:	4922      	ldr	r1, [pc, #136]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004070:	4313      	orrs	r3, r2
 8004072:	658b      	str	r3, [r1, #88]	; 0x58
 8004074:	e001      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004076:	7dfb      	ldrb	r3, [r7, #23]
 8004078:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004082:	2b00      	cmp	r3, #0
 8004084:	d04b      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800408c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004090:	d030      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8004092:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004096:	d82a      	bhi.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004098:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800409c:	d02e      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800409e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80040a2:	d824      	bhi.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80040a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80040a8:	d018      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80040aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80040ae:	d81e      	bhi.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d003      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x298>
 80040b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040b8:	d007      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80040ba:	e018      	b.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040bc:	4b0e      	ldr	r3, [pc, #56]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80040be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c0:	4a0d      	ldr	r2, [pc, #52]	; (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80040c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80040c8:	e019      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	3304      	adds	r3, #4
 80040ce:	2100      	movs	r1, #0
 80040d0:	4618      	mov	r0, r3
 80040d2:	f001 f8d3 	bl	800527c <RCCEx_PLL2_Config>
 80040d6:	4603      	mov	r3, r0
 80040d8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80040da:	e010      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	3324      	adds	r3, #36	; 0x24
 80040e0:	2100      	movs	r1, #0
 80040e2:	4618      	mov	r0, r3
 80040e4:	f001 f97c 	bl	80053e0 <RCCEx_PLL3_Config>
 80040e8:	4603      	mov	r3, r0
 80040ea:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80040ec:	e007      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	75fb      	strb	r3, [r7, #23]
      break;
 80040f2:	e004      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80040f4:	bf00      	nop
 80040f6:	e002      	b.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80040f8:	58024400 	.word	0x58024400
      break;
 80040fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040fe:	7dfb      	ldrb	r3, [r7, #23]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10a      	bne.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004104:	4b99      	ldr	r3, [pc, #612]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004108:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004112:	4996      	ldr	r1, [pc, #600]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004114:	4313      	orrs	r3, r2
 8004116:	658b      	str	r3, [r1, #88]	; 0x58
 8004118:	e001      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800411a:	7dfb      	ldrb	r3, [r7, #23]
 800411c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d032      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800412e:	2b30      	cmp	r3, #48	; 0x30
 8004130:	d01c      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x348>
 8004132:	2b30      	cmp	r3, #48	; 0x30
 8004134:	d817      	bhi.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8004136:	2b20      	cmp	r3, #32
 8004138:	d00c      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800413a:	2b20      	cmp	r3, #32
 800413c:	d813      	bhi.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800413e:	2b00      	cmp	r3, #0
 8004140:	d016      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8004142:	2b10      	cmp	r3, #16
 8004144:	d10f      	bne.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004146:	4b89      	ldr	r3, [pc, #548]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414a:	4a88      	ldr	r2, [pc, #544]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800414c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004150:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004152:	e00e      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	3304      	adds	r3, #4
 8004158:	2102      	movs	r1, #2
 800415a:	4618      	mov	r0, r3
 800415c:	f001 f88e 	bl	800527c <RCCEx_PLL2_Config>
 8004160:	4603      	mov	r3, r0
 8004162:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004164:	e005      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	75fb      	strb	r3, [r7, #23]
      break;
 800416a:	e002      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800416c:	bf00      	nop
 800416e:	e000      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8004170:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004172:	7dfb      	ldrb	r3, [r7, #23]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d109      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004178:	4b7c      	ldr	r3, [pc, #496]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800417a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800417c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004184:	4979      	ldr	r1, [pc, #484]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004186:	4313      	orrs	r3, r2
 8004188:	64cb      	str	r3, [r1, #76]	; 0x4c
 800418a:	e001      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800418c:	7dfb      	ldrb	r3, [r7, #23]
 800418e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d047      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041a4:	d030      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80041a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041aa:	d82a      	bhi.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80041ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80041b0:	d02c      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80041b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80041b6:	d824      	bhi.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80041b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041bc:	d018      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80041be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041c2:	d81e      	bhi.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d003      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80041c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041cc:	d007      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80041ce:	e018      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041d0:	4b66      	ldr	r3, [pc, #408]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80041d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d4:	4a65      	ldr	r2, [pc, #404]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80041d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80041dc:	e017      	b.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	3304      	adds	r3, #4
 80041e2:	2100      	movs	r1, #0
 80041e4:	4618      	mov	r0, r3
 80041e6:	f001 f849 	bl	800527c <RCCEx_PLL2_Config>
 80041ea:	4603      	mov	r3, r0
 80041ec:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80041ee:	e00e      	b.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	3324      	adds	r3, #36	; 0x24
 80041f4:	2100      	movs	r1, #0
 80041f6:	4618      	mov	r0, r3
 80041f8:	f001 f8f2 	bl	80053e0 <RCCEx_PLL3_Config>
 80041fc:	4603      	mov	r3, r0
 80041fe:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004200:	e005      	b.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	75fb      	strb	r3, [r7, #23]
      break;
 8004206:	e002      	b.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8004208:	bf00      	nop
 800420a:	e000      	b.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800420c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800420e:	7dfb      	ldrb	r3, [r7, #23]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d109      	bne.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004214:	4b55      	ldr	r3, [pc, #340]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004216:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004218:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004220:	4952      	ldr	r1, [pc, #328]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004222:	4313      	orrs	r3, r2
 8004224:	650b      	str	r3, [r1, #80]	; 0x50
 8004226:	e001      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004228:	7dfb      	ldrb	r3, [r7, #23]
 800422a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004234:	2b00      	cmp	r3, #0
 8004236:	d049      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800423c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004240:	d02e      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004242:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004246:	d828      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004248:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800424c:	d02a      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800424e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004252:	d822      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004254:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004258:	d026      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x484>
 800425a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800425e:	d81c      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004260:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004264:	d010      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8004266:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800426a:	d816      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01d      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x488>
 8004270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004274:	d111      	bne.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	3304      	adds	r3, #4
 800427a:	2101      	movs	r1, #1
 800427c:	4618      	mov	r0, r3
 800427e:	f000 fffd 	bl	800527c <RCCEx_PLL2_Config>
 8004282:	4603      	mov	r3, r0
 8004284:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004286:	e012      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3324      	adds	r3, #36	; 0x24
 800428c:	2101      	movs	r1, #1
 800428e:	4618      	mov	r0, r3
 8004290:	f001 f8a6 	bl	80053e0 <RCCEx_PLL3_Config>
 8004294:	4603      	mov	r3, r0
 8004296:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004298:	e009      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	75fb      	strb	r3, [r7, #23]
      break;
 800429e:	e006      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80042a0:	bf00      	nop
 80042a2:	e004      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80042a4:	bf00      	nop
 80042a6:	e002      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80042a8:	bf00      	nop
 80042aa:	e000      	b.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 80042ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042ae:	7dfb      	ldrb	r3, [r7, #23]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d109      	bne.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80042b4:	4b2d      	ldr	r3, [pc, #180]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80042b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042b8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042c0:	492a      	ldr	r1, [pc, #168]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	650b      	str	r3, [r1, #80]	; 0x50
 80042c6:	e001      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c8:	7dfb      	ldrb	r3, [r7, #23]
 80042ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d04d      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80042de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042e2:	d02e      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80042e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042e8:	d828      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x518>
 80042ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ee:	d02a      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x522>
 80042f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f4:	d822      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x518>
 80042f6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80042fa:	d026      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x526>
 80042fc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004300:	d81c      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004302:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004306:	d010      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004308:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800430c:	d816      	bhi.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800430e:	2b00      	cmp	r3, #0
 8004310:	d01d      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8004312:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004316:	d111      	bne.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	3304      	adds	r3, #4
 800431c:	2101      	movs	r1, #1
 800431e:	4618      	mov	r0, r3
 8004320:	f000 ffac 	bl	800527c <RCCEx_PLL2_Config>
 8004324:	4603      	mov	r3, r0
 8004326:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004328:	e012      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	3324      	adds	r3, #36	; 0x24
 800432e:	2101      	movs	r1, #1
 8004330:	4618      	mov	r0, r3
 8004332:	f001 f855 	bl	80053e0 <RCCEx_PLL3_Config>
 8004336:	4603      	mov	r3, r0
 8004338:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800433a:	e009      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	75fb      	strb	r3, [r7, #23]
      break;
 8004340:	e006      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004342:	bf00      	nop
 8004344:	e004      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004346:	bf00      	nop
 8004348:	e002      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800434a:	bf00      	nop
 800434c:	e000      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800434e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004350:	7dfb      	ldrb	r3, [r7, #23]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10c      	bne.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004356:	4b05      	ldr	r3, [pc, #20]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800435a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004364:	4901      	ldr	r1, [pc, #4]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004366:	4313      	orrs	r3, r2
 8004368:	658b      	str	r3, [r1, #88]	; 0x58
 800436a:	e003      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x550>
 800436c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004370:	7dfb      	ldrb	r3, [r7, #23]
 8004372:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d022      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    switch(PeriphClkInit->DsiClockSelection)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00e      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8004388:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800438c:	d108      	bne.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {

    case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	3304      	adds	r3, #4
 8004392:	2101      	movs	r1, #1
 8004394:	4618      	mov	r0, r3
 8004396:	f000 ff71 	bl	800527c <RCCEx_PLL2_Config>
 800439a:	4603      	mov	r3, r0
 800439c:	75fb      	strb	r3, [r7, #23]

      /* DSI clock source configuration done later after clock selection check */
      break;
 800439e:	e003      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      /* PHY is used as clock source for DSI*/
      /* DSI clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	75fb      	strb	r3, [r7, #23]
      break;
 80043a4:	e000      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      break;
 80043a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043a8:	7dfb      	ldrb	r3, [r7, #23]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d109      	bne.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 80043ae:	4b82      	ldr	r3, [pc, #520]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 80043b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ba:	497f      	ldr	r1, [pc, #508]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	64cb      	str	r3, [r1, #76]	; 0x4c
 80043c0:	e001      	b.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043c2:	7dfb      	ldrb	r3, [r7, #23]
 80043c4:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d02f      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x60e>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043da:	d00e      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 80043dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043e0:	d814      	bhi.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d015      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
 80043e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80043ea:	d10f      	bne.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043ec:	4b72      	ldr	r3, [pc, #456]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 80043ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f0:	4a71      	ldr	r2, [pc, #452]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 80043f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80043f8:	e00c      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x5f0>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	3304      	adds	r3, #4
 80043fe:	2101      	movs	r1, #1
 8004400:	4618      	mov	r0, r3
 8004402:	f000 ff3b 	bl	800527c <RCCEx_PLL2_Config>
 8004406:	4603      	mov	r3, r0
 8004408:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800440a:	e003      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	75fb      	strb	r3, [r7, #23]
      break;
 8004410:	e000      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      break;
 8004412:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004414:	7dfb      	ldrb	r3, [r7, #23]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d109      	bne.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x60a>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800441a:	4b67      	ldr	r3, [pc, #412]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800441c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800441e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004426:	4964      	ldr	r1, [pc, #400]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004428:	4313      	orrs	r3, r2
 800442a:	650b      	str	r3, [r1, #80]	; 0x50
 800442c:	e001      	b.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x60e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800442e:	7dfb      	ldrb	r3, [r7, #23]
 8004430:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d031      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004442:	2b03      	cmp	r3, #3
 8004444:	d81a      	bhi.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x658>
 8004446:	a201      	add	r2, pc, #4	; (adr r2, 800444c <HAL_RCCEx_PeriphCLKConfig+0x628>)
 8004448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800444c:	08004483 	.word	0x08004483
 8004450:	0800445d 	.word	0x0800445d
 8004454:	0800446b 	.word	0x0800446b
 8004458:	08004483 	.word	0x08004483
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800445c:	4b56      	ldr	r3, [pc, #344]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800445e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004460:	4a55      	ldr	r2, [pc, #340]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004462:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004466:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004468:	e00c      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x660>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	3304      	adds	r3, #4
 800446e:	2102      	movs	r1, #2
 8004470:	4618      	mov	r0, r3
 8004472:	f000 ff03 	bl	800527c <RCCEx_PLL2_Config>
 8004476:	4603      	mov	r3, r0
 8004478:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800447a:	e003      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x660>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	75fb      	strb	r3, [r7, #23]
      break;
 8004480:	e000      	b.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x660>
      break;
 8004482:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004484:	7dfb      	ldrb	r3, [r7, #23]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d109      	bne.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x67a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800448a:	4b4b      	ldr	r3, [pc, #300]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800448c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800448e:	f023 0203 	bic.w	r2, r3, #3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004496:	4948      	ldr	r1, [pc, #288]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004498:	4313      	orrs	r3, r2
 800449a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800449c:	e001      	b.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800449e:	7dfb      	ldrb	r3, [r7, #23]
 80044a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	f000 808c 	beq.w	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044b0:	4b42      	ldr	r3, [pc, #264]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x798>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a41      	ldr	r2, [pc, #260]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x798>)
 80044b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80044bc:	f7fd ffda 	bl	8002474 <HAL_GetTick>
 80044c0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044c2:	e009      	b.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044c4:	f7fd ffd6 	bl	8002474 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	2b64      	cmp	r3, #100	; 0x64
 80044d0:	d902      	bls.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x6b4>
      {
        ret = HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	75fb      	strb	r3, [r7, #23]
        break;
 80044d6:	e005      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044d8:	4b38      	ldr	r3, [pc, #224]	; (80045bc <HAL_RCCEx_PeriphCLKConfig+0x798>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d0ef      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
      }
    }

    if(ret == HAL_OK)
 80044e4:	7dfb      	ldrb	r3, [r7, #23]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d16c      	bne.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x7a0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80044ea:	4b33      	ldr	r3, [pc, #204]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 80044ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80044f4:	4053      	eors	r3, r2
 80044f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d013      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x702>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044fe:	4b2e      	ldr	r3, [pc, #184]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004502:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004506:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004508:	4b2b      	ldr	r3, [pc, #172]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800450a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800450c:	4a2a      	ldr	r2, [pc, #168]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800450e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004512:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004514:	4b28      	ldr	r3, [pc, #160]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004518:	4a27      	ldr	r2, [pc, #156]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800451a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800451e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004520:	4a25      	ldr	r2, [pc, #148]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800452c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004530:	d115      	bne.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x73a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004532:	f7fd ff9f 	bl	8002474 <HAL_GetTick>
 8004536:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004538:	e00b      	b.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x72e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800453a:	f7fd ff9b 	bl	8002474 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	f241 3288 	movw	r2, #5000	; 0x1388
 8004548:	4293      	cmp	r3, r2
 800454a:	d902      	bls.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x72e>
          {
            ret = HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	75fb      	strb	r3, [r7, #23]
            break;
 8004550:	e005      	b.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004552:	4b19      	ldr	r3, [pc, #100]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d0ed      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x716>
          }
        }
      }

      if(ret == HAL_OK)
 800455e:	7dfb      	ldrb	r3, [r7, #23]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d126      	bne.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x78e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800456a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800456e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004572:	d10d      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x76c>
 8004574:	4b10      	ldr	r3, [pc, #64]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004582:	0919      	lsrs	r1, r3, #4
 8004584:	4b0e      	ldr	r3, [pc, #56]	; (80045c0 <HAL_RCCEx_PeriphCLKConfig+0x79c>)
 8004586:	400b      	ands	r3, r1
 8004588:	490b      	ldr	r1, [pc, #44]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800458a:	4313      	orrs	r3, r2
 800458c:	610b      	str	r3, [r1, #16]
 800458e:	e005      	b.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x778>
 8004590:	4b09      	ldr	r3, [pc, #36]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	4a08      	ldr	r2, [pc, #32]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 8004596:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800459a:	6113      	str	r3, [r2, #16]
 800459c:	4b06      	ldr	r3, [pc, #24]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 800459e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80045a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045aa:	4903      	ldr	r1, [pc, #12]	; (80045b8 <HAL_RCCEx_PeriphCLKConfig+0x794>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	670b      	str	r3, [r1, #112]	; 0x70
 80045b0:	e00a      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80045b2:	7dfb      	ldrb	r3, [r7, #23]
 80045b4:	75bb      	strb	r3, [r7, #22]
 80045b6:	e007      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 80045b8:	58024400 	.word	0x58024400
 80045bc:	58024800 	.word	0x58024800
 80045c0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045c4:	7dfb      	ldrb	r3, [r7, #23]
 80045c6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d07e      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045d8:	2b28      	cmp	r3, #40	; 0x28
 80045da:	d867      	bhi.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x888>
 80045dc:	a201      	add	r2, pc, #4	; (adr r2, 80045e4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80045de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e2:	bf00      	nop
 80045e4:	080046b3 	.word	0x080046b3
 80045e8:	080046ad 	.word	0x080046ad
 80045ec:	080046ad 	.word	0x080046ad
 80045f0:	080046ad 	.word	0x080046ad
 80045f4:	080046ad 	.word	0x080046ad
 80045f8:	080046ad 	.word	0x080046ad
 80045fc:	080046ad 	.word	0x080046ad
 8004600:	080046ad 	.word	0x080046ad
 8004604:	08004689 	.word	0x08004689
 8004608:	080046ad 	.word	0x080046ad
 800460c:	080046ad 	.word	0x080046ad
 8004610:	080046ad 	.word	0x080046ad
 8004614:	080046ad 	.word	0x080046ad
 8004618:	080046ad 	.word	0x080046ad
 800461c:	080046ad 	.word	0x080046ad
 8004620:	080046ad 	.word	0x080046ad
 8004624:	0800469b 	.word	0x0800469b
 8004628:	080046ad 	.word	0x080046ad
 800462c:	080046ad 	.word	0x080046ad
 8004630:	080046ad 	.word	0x080046ad
 8004634:	080046ad 	.word	0x080046ad
 8004638:	080046ad 	.word	0x080046ad
 800463c:	080046ad 	.word	0x080046ad
 8004640:	080046ad 	.word	0x080046ad
 8004644:	080046b3 	.word	0x080046b3
 8004648:	080046ad 	.word	0x080046ad
 800464c:	080046ad 	.word	0x080046ad
 8004650:	080046ad 	.word	0x080046ad
 8004654:	080046ad 	.word	0x080046ad
 8004658:	080046ad 	.word	0x080046ad
 800465c:	080046ad 	.word	0x080046ad
 8004660:	080046ad 	.word	0x080046ad
 8004664:	080046b3 	.word	0x080046b3
 8004668:	080046ad 	.word	0x080046ad
 800466c:	080046ad 	.word	0x080046ad
 8004670:	080046ad 	.word	0x080046ad
 8004674:	080046ad 	.word	0x080046ad
 8004678:	080046ad 	.word	0x080046ad
 800467c:	080046ad 	.word	0x080046ad
 8004680:	080046ad 	.word	0x080046ad
 8004684:	080046b3 	.word	0x080046b3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	3304      	adds	r3, #4
 800468c:	2101      	movs	r1, #1
 800468e:	4618      	mov	r0, r3
 8004690:	f000 fdf4 	bl	800527c <RCCEx_PLL2_Config>
 8004694:	4603      	mov	r3, r0
 8004696:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004698:	e00c      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x890>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	3324      	adds	r3, #36	; 0x24
 800469e:	2101      	movs	r1, #1
 80046a0:	4618      	mov	r0, r3
 80046a2:	f000 fe9d 	bl	80053e0 <RCCEx_PLL3_Config>
 80046a6:	4603      	mov	r3, r0
 80046a8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80046aa:	e003      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x890>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	75fb      	strb	r3, [r7, #23]
      break;
 80046b0:	e000      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x890>
      break;
 80046b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80046b4:	7dfb      	ldrb	r3, [r7, #23]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d109      	bne.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x8aa>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80046ba:	4b96      	ldr	r3, [pc, #600]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 80046bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046be:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046c6:	4993      	ldr	r1, [pc, #588]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	654b      	str	r3, [r1, #84]	; 0x54
 80046cc:	e001      	b.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ce:	7dfb      	ldrb	r3, [r7, #23]
 80046d0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d037      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x92a>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046e2:	2b05      	cmp	r3, #5
 80046e4:	d820      	bhi.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x904>
 80046e6:	a201      	add	r2, pc, #4	; (adr r2, 80046ec <HAL_RCCEx_PeriphCLKConfig+0x8c8>)
 80046e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ec:	0800472f 	.word	0x0800472f
 80046f0:	08004705 	.word	0x08004705
 80046f4:	08004717 	.word	0x08004717
 80046f8:	0800472f 	.word	0x0800472f
 80046fc:	0800472f 	.word	0x0800472f
 8004700:	0800472f 	.word	0x0800472f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3304      	adds	r3, #4
 8004708:	2101      	movs	r1, #1
 800470a:	4618      	mov	r0, r3
 800470c:	f000 fdb6 	bl	800527c <RCCEx_PLL2_Config>
 8004710:	4603      	mov	r3, r0
 8004712:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004714:	e00c      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x90c>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	3324      	adds	r3, #36	; 0x24
 800471a:	2101      	movs	r1, #1
 800471c:	4618      	mov	r0, r3
 800471e:	f000 fe5f 	bl	80053e0 <RCCEx_PLL3_Config>
 8004722:	4603      	mov	r3, r0
 8004724:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8004726:	e003      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x90c>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	75fb      	strb	r3, [r7, #23]
      break;
 800472c:	e000      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x90c>
      break;
 800472e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004730:	7dfb      	ldrb	r3, [r7, #23]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d109      	bne.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x926>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004736:	4b77      	ldr	r3, [pc, #476]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 8004738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800473a:	f023 0207 	bic.w	r2, r3, #7
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004742:	4974      	ldr	r1, [pc, #464]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 8004744:	4313      	orrs	r3, r2
 8004746:	654b      	str	r3, [r1, #84]	; 0x54
 8004748:	e001      	b.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x92a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800474a:	7dfb      	ldrb	r3, [r7, #23]
 800474c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0304 	and.w	r3, r3, #4
 8004756:	2b00      	cmp	r3, #0
 8004758:	d03a      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004760:	2b05      	cmp	r3, #5
 8004762:	d821      	bhi.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004764:	a201      	add	r2, pc, #4	; (adr r2, 800476c <HAL_RCCEx_PeriphCLKConfig+0x948>)
 8004766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476a:	bf00      	nop
 800476c:	080047af 	.word	0x080047af
 8004770:	08004785 	.word	0x08004785
 8004774:	08004797 	.word	0x08004797
 8004778:	080047af 	.word	0x080047af
 800477c:	080047af 	.word	0x080047af
 8004780:	080047af 	.word	0x080047af
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3304      	adds	r3, #4
 8004788:	2101      	movs	r1, #1
 800478a:	4618      	mov	r0, r3
 800478c:	f000 fd76 	bl	800527c <RCCEx_PLL2_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004794:	e00c      	b.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x98c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	3324      	adds	r3, #36	; 0x24
 800479a:	2101      	movs	r1, #1
 800479c:	4618      	mov	r0, r3
 800479e:	f000 fe1f 	bl	80053e0 <RCCEx_PLL3_Config>
 80047a2:	4603      	mov	r3, r0
 80047a4:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80047a6:	e003      	b.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	75fb      	strb	r3, [r7, #23]
      break;
 80047ac:	e000      	b.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      break;
 80047ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047b0:	7dfb      	ldrb	r3, [r7, #23]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10a      	bne.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x9a8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047b6:	4b57      	ldr	r3, [pc, #348]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 80047b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ba:	f023 0207 	bic.w	r2, r3, #7
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047c4:	4953      	ldr	r1, [pc, #332]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	658b      	str	r3, [r1, #88]	; 0x58
 80047ca:	e001      	b.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047cc:	7dfb      	ldrb	r3, [r7, #23]
 80047ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d04b      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0xa50>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047e6:	d02e      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 80047e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047ec:	d828      	bhi.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
 80047ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f2:	d02a      	beq.n	800484a <HAL_RCCEx_PeriphCLKConfig+0xa26>
 80047f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f8:	d822      	bhi.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
 80047fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80047fe:	d026      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0xa2a>
 8004800:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004804:	d81c      	bhi.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
 8004806:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800480a:	d010      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 800480c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004810:	d816      	bhi.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
 8004812:	2b00      	cmp	r3, #0
 8004814:	d01d      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xa2e>
 8004816:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800481a:	d111      	bne.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3304      	adds	r3, #4
 8004820:	2100      	movs	r1, #0
 8004822:	4618      	mov	r0, r3
 8004824:	f000 fd2a 	bl	800527c <RCCEx_PLL2_Config>
 8004828:	4603      	mov	r3, r0
 800482a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800482c:	e012      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xa30>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	3324      	adds	r3, #36	; 0x24
 8004832:	2102      	movs	r1, #2
 8004834:	4618      	mov	r0, r3
 8004836:	f000 fdd3 	bl	80053e0 <RCCEx_PLL3_Config>
 800483a:	4603      	mov	r3, r0
 800483c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800483e:	e009      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xa30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	75fb      	strb	r3, [r7, #23]
      break;
 8004844:	e006      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xa30>
      break;
 8004846:	bf00      	nop
 8004848:	e004      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xa30>
      break;
 800484a:	bf00      	nop
 800484c:	e002      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xa30>
      break;
 800484e:	bf00      	nop
 8004850:	e000      	b.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0xa30>
      break;
 8004852:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004854:	7dfb      	ldrb	r3, [r7, #23]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10a      	bne.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800485a:	4b2e      	ldr	r3, [pc, #184]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 800485c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800485e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004868:	492a      	ldr	r1, [pc, #168]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 800486a:	4313      	orrs	r3, r2
 800486c:	654b      	str	r3, [r1, #84]	; 0x54
 800486e:	e001      	b.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004870:	7dfb      	ldrb	r3, [r7, #23]
 8004872:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800487c:	2b00      	cmp	r3, #0
 800487e:	d04d      	beq.n	800491c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004886:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800488a:	d02e      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0xac6>
 800488c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004890:	d828      	bhi.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0xac0>
 8004892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004896:	d02a      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8004898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800489c:	d822      	bhi.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0xac0>
 800489e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048a2:	d026      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0xace>
 80048a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80048a8:	d81c      	bhi.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0xac0>
 80048aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048ae:	d010      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 80048b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048b4:	d816      	bhi.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0xac0>
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d01d      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0xad2>
 80048ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048be:	d111      	bne.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0xac0>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	3304      	adds	r3, #4
 80048c4:	2100      	movs	r1, #0
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 fcd8 	bl	800527c <RCCEx_PLL2_Config>
 80048cc:	4603      	mov	r3, r0
 80048ce:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80048d0:	e012      	b.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	3324      	adds	r3, #36	; 0x24
 80048d6:	2102      	movs	r1, #2
 80048d8:	4618      	mov	r0, r3
 80048da:	f000 fd81 	bl	80053e0 <RCCEx_PLL3_Config>
 80048de:	4603      	mov	r3, r0
 80048e0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80048e2:	e009      	b.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	75fb      	strb	r3, [r7, #23]
      break;
 80048e8:	e006      	b.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      break;
 80048ea:	bf00      	nop
 80048ec:	e004      	b.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      break;
 80048ee:	bf00      	nop
 80048f0:	e002      	b.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      break;
 80048f2:	bf00      	nop
 80048f4:	e000      	b.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      break;
 80048f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048f8:	7dfb      	ldrb	r3, [r7, #23]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10c      	bne.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048fe:	4b05      	ldr	r3, [pc, #20]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 8004900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004902:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800490c:	4901      	ldr	r1, [pc, #4]	; (8004914 <HAL_RCCEx_PeriphCLKConfig+0xaf0>)
 800490e:	4313      	orrs	r3, r2
 8004910:	658b      	str	r3, [r1, #88]	; 0x58
 8004912:	e003      	b.n	800491c <HAL_RCCEx_PeriphCLKConfig+0xaf8>
 8004914:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004918:	7dfb      	ldrb	r3, [r7, #23]
 800491a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004924:	2b00      	cmp	r3, #0
 8004926:	d04b      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800492e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004932:	d02e      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0xb6e>
 8004934:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004938:	d828      	bhi.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xb68>
 800493a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800493e:	d02a      	beq.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0xb72>
 8004940:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004944:	d822      	bhi.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xb68>
 8004946:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800494a:	d026      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0xb76>
 800494c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004950:	d81c      	bhi.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xb68>
 8004952:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004956:	d010      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0xb56>
 8004958:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800495c:	d816      	bhi.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xb68>
 800495e:	2b00      	cmp	r3, #0
 8004960:	d01d      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0xb7a>
 8004962:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004966:	d111      	bne.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xb68>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	3304      	adds	r3, #4
 800496c:	2100      	movs	r1, #0
 800496e:	4618      	mov	r0, r3
 8004970:	f000 fc84 	bl	800527c <RCCEx_PLL2_Config>
 8004974:	4603      	mov	r3, r0
 8004976:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004978:	e012      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	3324      	adds	r3, #36	; 0x24
 800497e:	2102      	movs	r1, #2
 8004980:	4618      	mov	r0, r3
 8004982:	f000 fd2d 	bl	80053e0 <RCCEx_PLL3_Config>
 8004986:	4603      	mov	r3, r0
 8004988:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800498a:	e009      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	75fb      	strb	r3, [r7, #23]
      break;
 8004990:	e006      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      break;
 8004992:	bf00      	nop
 8004994:	e004      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      break;
 8004996:	bf00      	nop
 8004998:	e002      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      break;
 800499a:	bf00      	nop
 800499c:	e000      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
      break;
 800499e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049a0:	7dfb      	ldrb	r3, [r7, #23]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10a      	bne.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80049a6:	4b9e      	ldr	r3, [pc, #632]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 80049a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80049b4:	499a      	ldr	r1, [pc, #616]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	658b      	str	r3, [r1, #88]	; 0x58
 80049ba:	e001      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049bc:	7dfb      	ldrb	r3, [r7, #23]
 80049be:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0308 	and.w	r3, r3, #8
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d01a      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0xbde>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049d6:	d10a      	bne.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0xbca>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	3324      	adds	r3, #36	; 0x24
 80049dc:	2102      	movs	r1, #2
 80049de:	4618      	mov	r0, r3
 80049e0:	f000 fcfe 	bl	80053e0 <RCCEx_PLL3_Config>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0xbca>
        {
          status = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80049ee:	4b8c      	ldr	r3, [pc, #560]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 80049f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049f2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049fc:	4988      	ldr	r1, [pc, #544]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0310 	and.w	r3, r3, #16
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d01a      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0xc20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a18:	d10a      	bne.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	3324      	adds	r3, #36	; 0x24
 8004a1e:	2102      	movs	r1, #2
 8004a20:	4618      	mov	r0, r3
 8004a22:	f000 fcdd 	bl	80053e0 <RCCEx_PLL3_Config>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
      {
        status = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a30:	4b7b      	ldr	r3, [pc, #492]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004a32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a3e:	4978      	ldr	r1, [pc, #480]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d034      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xc96>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004a56:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a5a:	d01d      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8004a5c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a60:	d817      	bhi.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0xc6e>
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d003      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
 8004a66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a6a:	d009      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8004a6c:	e011      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0xc6e>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	3304      	adds	r3, #4
 8004a72:	2100      	movs	r1, #0
 8004a74:	4618      	mov	r0, r3
 8004a76:	f000 fc01 	bl	800527c <RCCEx_PLL2_Config>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004a7e:	e00c      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xc76>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	3324      	adds	r3, #36	; 0x24
 8004a84:	2102      	movs	r1, #2
 8004a86:	4618      	mov	r0, r3
 8004a88:	f000 fcaa 	bl	80053e0 <RCCEx_PLL3_Config>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004a90:	e003      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xc76>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	75fb      	strb	r3, [r7, #23]
      break;
 8004a96:	e000      	b.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xc76>
      break;
 8004a98:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a9a:	7dfb      	ldrb	r3, [r7, #23]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10a      	bne.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004aa0:	4b5f      	ldr	r3, [pc, #380]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004aae:	495c      	ldr	r1, [pc, #368]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	658b      	str	r3, [r1, #88]	; 0x58
 8004ab4:	e001      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0xc96>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ab6:	7dfb      	ldrb	r3, [r7, #23]
 8004ab8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d033      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xd0a>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004acc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004ad0:	d01c      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8004ad2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004ad6:	d816      	bhi.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0xce2>
 8004ad8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004adc:	d003      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8004ade:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ae2:	d007      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 8004ae4:	e00f      	b.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0xce2>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ae6:	4b4e      	ldr	r3, [pc, #312]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aea:	4a4d      	ldr	r2, [pc, #308]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004aec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004af0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8004af2:	e00c      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0xcea>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3324      	adds	r3, #36	; 0x24
 8004af8:	2101      	movs	r1, #1
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 fc70 	bl	80053e0 <RCCEx_PLL3_Config>
 8004b00:	4603      	mov	r3, r0
 8004b02:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8004b04:	e003      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0xcea>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	75fb      	strb	r3, [r7, #23]
      break;
 8004b0a:	e000      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0xcea>
      break;
 8004b0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b0e:	7dfb      	ldrb	r3, [r7, #23]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10a      	bne.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0xd06>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b14:	4b42      	ldr	r3, [pc, #264]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004b16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b18:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b22:	493f      	ldr	r1, [pc, #252]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	654b      	str	r3, [r1, #84]	; 0x54
 8004b28:	e001      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xd0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b2a:	7dfb      	ldrb	r3, [r7, #23]
 8004b2c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d029      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0xd6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d003      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0xd26>
 8004b42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b46:	d007      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0xd34>
 8004b48:	e00f      	b.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0xd46>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b4a:	4b35      	ldr	r3, [pc, #212]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b4e:	4a34      	ldr	r2, [pc, #208]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004b50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b54:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004b56:	e00b      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	2102      	movs	r1, #2
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 fb8c 	bl	800527c <RCCEx_PLL2_Config>
 8004b64:	4603      	mov	r3, r0
 8004b66:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004b68:	e002      	b.n	8004b70 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

    default:
      ret = HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	75fb      	strb	r3, [r7, #23]
      break;
 8004b6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b70:	7dfb      	ldrb	r3, [r7, #23]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d109      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0xd66>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004b76:	4b2a      	ldr	r3, [pc, #168]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b7a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b82:	4927      	ldr	r1, [pc, #156]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004b88:	e001      	b.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8a:	7dfb      	ldrb	r3, [r7, #23]
 8004b8c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	3324      	adds	r3, #36	; 0x24
 8004b9e:	2102      	movs	r1, #2
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	f000 fc1d 	bl	80053e0 <RCCEx_PLL3_Config>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
    {
      status=HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d035      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xe04>
  {

    switch(PeriphClkInit->RngClockSelection)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bc6:	d017      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
 8004bc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bcc:	d811      	bhi.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xdce>
 8004bce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bd2:	d013      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0xdd8>
 8004bd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bd8:	d80b      	bhi.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xdce>
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d010      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0xddc>
 8004bde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004be2:	d106      	bne.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xdce>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004be4:	4b0e      	ldr	r3, [pc, #56]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be8:	4a0d      	ldr	r2, [pc, #52]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004bea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8004bf0:	e007      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0xdde>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	75fb      	strb	r3, [r7, #23]
      break;
 8004bf6:	e004      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0xdde>
      break;
 8004bf8:	bf00      	nop
 8004bfa:	e002      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0xdde>
      break;
 8004bfc:	bf00      	nop
 8004bfe:	e000      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0xdde>
      break;
 8004c00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c02:	7dfb      	ldrb	r3, [r7, #23]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d10d      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0xe00>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c08:	4b05      	ldr	r3, [pc, #20]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c16:	4902      	ldr	r1, [pc, #8]	; (8004c20 <HAL_RCCEx_PeriphCLKConfig+0xdfc>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	654b      	str	r3, [r1, #84]	; 0x54
 8004c1c:	e004      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xe04>
 8004c1e:	bf00      	nop
 8004c20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c24:	7dfb      	ldrb	r3, [r7, #23]
 8004c26:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d008      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0xe22>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c34:	4b31      	ldr	r3, [pc, #196]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c40:	492e      	ldr	r1, [pc, #184]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d009      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0xe42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004c52:	4b2a      	ldr	r3, [pc, #168]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004c60:	4926      	ldr	r1, [pc, #152]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d008      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0xe60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c72:	4b22      	ldr	r3, [pc, #136]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004c74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c76:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c7e:	491f      	ldr	r1, [pc, #124]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00d      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0xe88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c90:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	4a19      	ldr	r2, [pc, #100]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004c96:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004c9a:	6113      	str	r3, [r2, #16]
 8004c9c:	4b17      	ldr	r3, [pc, #92]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004c9e:	691a      	ldr	r2, [r3, #16]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004ca6:	4915      	ldr	r1, [pc, #84]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	da08      	bge.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004cb4:	4b11      	ldr	r3, [pc, #68]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cb8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cc0:	490e      	ldr	r1, [pc, #56]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d009      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004cd2:	4b0a      	ldr	r3, [pc, #40]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ce0:	4906      	ldr	r1, [pc, #24]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0xed8>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8004ce6:	7dbb      	ldrb	r3, [r7, #22]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d101      	bne.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    return HAL_OK;
 8004cec:	2300      	movs	r3, #0
 8004cee:	e000      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0xece>
  }
  return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3718      	adds	r7, #24
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	58024400 	.word	0x58024400

08004d00 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004d04:	f7fe fff0 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	4b06      	ldr	r3, [pc, #24]	; (8004d24 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
 8004d0e:	091b      	lsrs	r3, r3, #4
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	4904      	ldr	r1, [pc, #16]	; (8004d28 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004d16:	5ccb      	ldrb	r3, [r1, r3]
 8004d18:	f003 031f 	and.w	r3, r3, #31
 8004d1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	58024400 	.word	0x58024400
 8004d28:	0800bab4 	.word	0x0800bab4

08004d2c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b089      	sub	sp, #36	; 0x24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d34:	4ba1      	ldr	r3, [pc, #644]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d38:	f003 0303 	and.w	r3, r3, #3
 8004d3c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8004d3e:	4b9f      	ldr	r3, [pc, #636]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d42:	0b1b      	lsrs	r3, r3, #12
 8004d44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d48:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004d4a:	4b9c      	ldr	r3, [pc, #624]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4e:	091b      	lsrs	r3, r3, #4
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8004d56:	4b99      	ldr	r3, [pc, #612]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5a:	08db      	lsrs	r3, r3, #3
 8004d5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	fb02 f303 	mul.w	r3, r2, r3
 8004d66:	ee07 3a90 	vmov	s15, r3
 8004d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d6e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f000 8111 	beq.w	8004f9c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	f000 8083 	beq.w	8004e88 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	f200 80a1 	bhi.w	8004ecc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d003      	beq.n	8004d98 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d056      	beq.n	8004e44 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004d96:	e099      	b.n	8004ecc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d98:	4b88      	ldr	r3, [pc, #544]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0320 	and.w	r3, r3, #32
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d02d      	beq.n	8004e00 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004da4:	4b85      	ldr	r3, [pc, #532]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	08db      	lsrs	r3, r3, #3
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	4a84      	ldr	r2, [pc, #528]	; (8004fc0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004db0:	fa22 f303 	lsr.w	r3, r2, r3
 8004db4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	ee07 3a90 	vmov	s15, r3
 8004dbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	ee07 3a90 	vmov	s15, r3
 8004dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dce:	4b7b      	ldr	r3, [pc, #492]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd6:	ee07 3a90 	vmov	s15, r3
 8004dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dde:	ed97 6a03 	vldr	s12, [r7, #12]
 8004de2:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dfa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004dfe:	e087      	b.n	8004f10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	ee07 3a90 	vmov	s15, r3
 8004e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004fc8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e12:	4b6a      	ldr	r3, [pc, #424]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e1a:	ee07 3a90 	vmov	s15, r3
 8004e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e22:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e26:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004e42:	e065      	b.n	8004f10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	ee07 3a90 	vmov	s15, r3
 8004e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e4e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004fcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e56:	4b59      	ldr	r3, [pc, #356]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e5e:	ee07 3a90 	vmov	s15, r3
 8004e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e66:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e6a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004e86:	e043      	b.n	8004f10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	ee07 3a90 	vmov	s15, r3
 8004e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e92:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e9a:	4b48      	ldr	r3, [pc, #288]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ea2:	ee07 3a90 	vmov	s15, r3
 8004ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004eae:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ec6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004eca:	e021      	b.n	8004f10 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	ee07 3a90 	vmov	s15, r3
 8004ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ed6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004fcc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ede:	4b37      	ldr	r3, [pc, #220]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ee6:	ee07 3a90 	vmov	s15, r3
 8004eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eee:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ef2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004fc4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004efe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004f0e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004f10:	4b2a      	ldr	r3, [pc, #168]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f14:	0a5b      	lsrs	r3, r3, #9
 8004f16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f1a:	ee07 3a90 	vmov	s15, r3
 8004f1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f36:	ee17 2a90 	vmov	r2, s15
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8004f3e:	4b1f      	ldr	r3, [pc, #124]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f42:	0c1b      	lsrs	r3, r3, #16
 8004f44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f48:	ee07 3a90 	vmov	s15, r3
 8004f4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f54:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f58:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f64:	ee17 2a90 	vmov	r2, s15
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004f6c:	4b13      	ldr	r3, [pc, #76]	; (8004fbc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f70:	0e1b      	lsrs	r3, r3, #24
 8004f72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f76:	ee07 3a90 	vmov	s15, r3
 8004f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f86:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f92:	ee17 2a90 	vmov	r2, s15
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004f9a:	e008      	b.n	8004fae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	609a      	str	r2, [r3, #8]
}
 8004fae:	bf00      	nop
 8004fb0:	3724      	adds	r7, #36	; 0x24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	58024400 	.word	0x58024400
 8004fc0:	03d09000 	.word	0x03d09000
 8004fc4:	46000000 	.word	0x46000000
 8004fc8:	4c742400 	.word	0x4c742400
 8004fcc:	4a742400 	.word	0x4a742400
 8004fd0:	4bbebc20 	.word	0x4bbebc20

08004fd4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b089      	sub	sp, #36	; 0x24
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004fdc:	4ba1      	ldr	r3, [pc, #644]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe0:	f003 0303 	and.w	r3, r3, #3
 8004fe4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004fe6:	4b9f      	ldr	r3, [pc, #636]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fea:	0d1b      	lsrs	r3, r3, #20
 8004fec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ff0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004ff2:	4b9c      	ldr	r3, [pc, #624]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff6:	0a1b      	lsrs	r3, r3, #8
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004ffe:	4b99      	ldr	r3, [pc, #612]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005002:	08db      	lsrs	r3, r3, #3
 8005004:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	fb02 f303 	mul.w	r3, r2, r3
 800500e:	ee07 3a90 	vmov	s15, r3
 8005012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005016:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	2b00      	cmp	r3, #0
 800501e:	f000 8111 	beq.w	8005244 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	2b02      	cmp	r3, #2
 8005026:	f000 8083 	beq.w	8005130 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800502a:	69bb      	ldr	r3, [r7, #24]
 800502c:	2b02      	cmp	r3, #2
 800502e:	f200 80a1 	bhi.w	8005174 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d056      	beq.n	80050ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800503e:	e099      	b.n	8005174 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005040:	4b88      	ldr	r3, [pc, #544]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0320 	and.w	r3, r3, #32
 8005048:	2b00      	cmp	r3, #0
 800504a:	d02d      	beq.n	80050a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800504c:	4b85      	ldr	r3, [pc, #532]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	08db      	lsrs	r3, r3, #3
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	4a84      	ldr	r2, [pc, #528]	; (8005268 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005058:	fa22 f303 	lsr.w	r3, r2, r3
 800505c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	ee07 3a90 	vmov	s15, r3
 8005064:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	ee07 3a90 	vmov	s15, r3
 800506e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005076:	4b7b      	ldr	r3, [pc, #492]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800507e:	ee07 3a90 	vmov	s15, r3
 8005082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005086:	ed97 6a03 	vldr	s12, [r7, #12]
 800508a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800508e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005096:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800509a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800509e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050a2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80050a6:	e087      	b.n	80051b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	ee07 3a90 	vmov	s15, r3
 80050ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050b2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005270 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80050b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050ba:	4b6a      	ldr	r3, [pc, #424]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050c2:	ee07 3a90 	vmov	s15, r3
 80050c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80050ce:	eddf 5a67 	vldr	s11, [pc, #412]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80050d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80050ea:	e065      	b.n	80051b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	ee07 3a90 	vmov	s15, r3
 80050f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050f6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005274 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80050fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050fe:	4b59      	ldr	r3, [pc, #356]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005102:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005106:	ee07 3a90 	vmov	s15, r3
 800510a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800510e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005112:	eddf 5a56 	vldr	s11, [pc, #344]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005116:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800511a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800511e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005122:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005126:	ee67 7a27 	vmul.f32	s15, s14, s15
 800512a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800512e:	e043      	b.n	80051b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	ee07 3a90 	vmov	s15, r3
 8005136:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800513a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800513e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005142:	4b48      	ldr	r3, [pc, #288]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005146:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800514a:	ee07 3a90 	vmov	s15, r3
 800514e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005152:	ed97 6a03 	vldr	s12, [r7, #12]
 8005156:	eddf 5a45 	vldr	s11, [pc, #276]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800515a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800515e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005162:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005166:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800516a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800516e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005172:	e021      	b.n	80051b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	ee07 3a90 	vmov	s15, r3
 800517a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800517e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005274 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005186:	4b37      	ldr	r3, [pc, #220]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800518e:	ee07 3a90 	vmov	s15, r3
 8005192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005196:	ed97 6a03 	vldr	s12, [r7, #12]
 800519a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800526c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800519e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80051aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80051b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80051b8:	4b2a      	ldr	r3, [pc, #168]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051bc:	0a5b      	lsrs	r3, r3, #9
 80051be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051c2:	ee07 3a90 	vmov	s15, r3
 80051c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80051d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80051d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051de:	ee17 2a90 	vmov	r2, s15
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80051e6:	4b1f      	ldr	r3, [pc, #124]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ea:	0c1b      	lsrs	r3, r3, #16
 80051ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051f0:	ee07 3a90 	vmov	s15, r3
 80051f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80051fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005200:	edd7 6a07 	vldr	s13, [r7, #28]
 8005204:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005208:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800520c:	ee17 2a90 	vmov	r2, s15
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005214:	4b13      	ldr	r3, [pc, #76]	; (8005264 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005218:	0e1b      	lsrs	r3, r3, #24
 800521a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800521e:	ee07 3a90 	vmov	s15, r3
 8005222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005226:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800522a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800522e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005232:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005236:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800523a:	ee17 2a90 	vmov	r2, s15
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005242:	e008      	b.n	8005256 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	609a      	str	r2, [r3, #8]
}
 8005256:	bf00      	nop
 8005258:	3724      	adds	r7, #36	; 0x24
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	58024400 	.word	0x58024400
 8005268:	03d09000 	.word	0x03d09000
 800526c:	46000000 	.word	0x46000000
 8005270:	4c742400 	.word	0x4c742400
 8005274:	4a742400 	.word	0x4a742400
 8005278:	4bbebc20 	.word	0x4bbebc20

0800527c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005286:	2300      	movs	r3, #0
 8005288:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800528a:	4b53      	ldr	r3, [pc, #332]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800528c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800528e:	f003 0303 	and.w	r3, r3, #3
 8005292:	2b03      	cmp	r3, #3
 8005294:	d101      	bne.n	800529a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e099      	b.n	80053ce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800529a:	4b4f      	ldr	r3, [pc, #316]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a4e      	ldr	r2, [pc, #312]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80052a0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80052a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052a6:	f7fd f8e5 	bl	8002474 <HAL_GetTick>
 80052aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80052ac:	e008      	b.n	80052c0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80052ae:	f7fd f8e1 	bl	8002474 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d901      	bls.n	80052c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e086      	b.n	80053ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80052c0:	4b45      	ldr	r3, [pc, #276]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1f0      	bne.n	80052ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80052cc:	4b42      	ldr	r3, [pc, #264]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80052ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	031b      	lsls	r3, r3, #12
 80052da:	493f      	ldr	r1, [pc, #252]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	628b      	str	r3, [r1, #40]	; 0x28
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	3b01      	subs	r3, #1
 80052e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	3b01      	subs	r3, #1
 80052f0:	025b      	lsls	r3, r3, #9
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	431a      	orrs	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	3b01      	subs	r3, #1
 80052fc:	041b      	lsls	r3, r3, #16
 80052fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005302:	431a      	orrs	r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	3b01      	subs	r3, #1
 800530a:	061b      	lsls	r3, r3, #24
 800530c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005310:	4931      	ldr	r1, [pc, #196]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005312:	4313      	orrs	r3, r2
 8005314:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005316:	4b30      	ldr	r3, [pc, #192]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	492d      	ldr	r1, [pc, #180]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005324:	4313      	orrs	r3, r2
 8005326:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005328:	4b2b      	ldr	r3, [pc, #172]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800532a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532c:	f023 0220 	bic.w	r2, r3, #32
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	4928      	ldr	r1, [pc, #160]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005336:	4313      	orrs	r3, r2
 8005338:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800533a:	4b27      	ldr	r3, [pc, #156]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800533c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533e:	4a26      	ldr	r2, [pc, #152]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005340:	f023 0310 	bic.w	r3, r3, #16
 8005344:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005346:	4b24      	ldr	r3, [pc, #144]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005348:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800534a:	4b24      	ldr	r3, [pc, #144]	; (80053dc <RCCEx_PLL2_Config+0x160>)
 800534c:	4013      	ands	r3, r2
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	69d2      	ldr	r2, [r2, #28]
 8005352:	00d2      	lsls	r2, r2, #3
 8005354:	4920      	ldr	r1, [pc, #128]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005356:	4313      	orrs	r3, r2
 8005358:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800535a:	4b1f      	ldr	r3, [pc, #124]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800535c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535e:	4a1e      	ldr	r2, [pc, #120]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005360:	f043 0310 	orr.w	r3, r3, #16
 8005364:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d106      	bne.n	800537a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800536c:	4b1a      	ldr	r3, [pc, #104]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800536e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005370:	4a19      	ldr	r2, [pc, #100]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005372:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005376:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005378:	e00f      	b.n	800539a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	2b01      	cmp	r3, #1
 800537e:	d106      	bne.n	800538e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005380:	4b15      	ldr	r3, [pc, #84]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005384:	4a14      	ldr	r2, [pc, #80]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005386:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800538a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800538c:	e005      	b.n	800539a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800538e:	4b12      	ldr	r3, [pc, #72]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005392:	4a11      	ldr	r2, [pc, #68]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 8005394:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005398:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800539a:	4b0f      	ldr	r3, [pc, #60]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a0e      	ldr	r2, [pc, #56]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80053a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80053a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053a6:	f7fd f865 	bl	8002474 <HAL_GetTick>
 80053aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80053ac:	e008      	b.n	80053c0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80053ae:	f7fd f861 	bl	8002474 <HAL_GetTick>
 80053b2:	4602      	mov	r2, r0
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	2b02      	cmp	r3, #2
 80053ba:	d901      	bls.n	80053c0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80053bc:	2303      	movs	r3, #3
 80053be:	e006      	b.n	80053ce <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80053c0:	4b05      	ldr	r3, [pc, #20]	; (80053d8 <RCCEx_PLL2_Config+0x15c>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d0f0      	beq.n	80053ae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80053cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3710      	adds	r7, #16
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	58024400 	.word	0x58024400
 80053dc:	ffff0007 	.word	0xffff0007

080053e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80053ea:	2300      	movs	r3, #0
 80053ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053ee:	4b53      	ldr	r3, [pc, #332]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80053f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f2:	f003 0303 	and.w	r3, r3, #3
 80053f6:	2b03      	cmp	r3, #3
 80053f8:	d101      	bne.n	80053fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e099      	b.n	8005532 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80053fe:	4b4f      	ldr	r3, [pc, #316]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a4e      	ldr	r2, [pc, #312]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005404:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005408:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800540a:	f7fd f833 	bl	8002474 <HAL_GetTick>
 800540e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005410:	e008      	b.n	8005424 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005412:	f7fd f82f 	bl	8002474 <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	2b02      	cmp	r3, #2
 800541e:	d901      	bls.n	8005424 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e086      	b.n	8005532 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005424:	4b45      	ldr	r3, [pc, #276]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1f0      	bne.n	8005412 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005430:	4b42      	ldr	r3, [pc, #264]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005434:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	051b      	lsls	r3, r3, #20
 800543e:	493f      	ldr	r1, [pc, #252]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005440:	4313      	orrs	r3, r2
 8005442:	628b      	str	r3, [r1, #40]	; 0x28
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	3b01      	subs	r3, #1
 800544a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	3b01      	subs	r3, #1
 8005454:	025b      	lsls	r3, r3, #9
 8005456:	b29b      	uxth	r3, r3
 8005458:	431a      	orrs	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	3b01      	subs	r3, #1
 8005460:	041b      	lsls	r3, r3, #16
 8005462:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005466:	431a      	orrs	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	691b      	ldr	r3, [r3, #16]
 800546c:	3b01      	subs	r3, #1
 800546e:	061b      	lsls	r3, r3, #24
 8005470:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005474:	4931      	ldr	r1, [pc, #196]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005476:	4313      	orrs	r3, r2
 8005478:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800547a:	4b30      	ldr	r3, [pc, #192]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 800547c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	695b      	ldr	r3, [r3, #20]
 8005486:	492d      	ldr	r1, [pc, #180]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005488:	4313      	orrs	r3, r2
 800548a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800548c:	4b2b      	ldr	r3, [pc, #172]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 800548e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005490:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	699b      	ldr	r3, [r3, #24]
 8005498:	4928      	ldr	r1, [pc, #160]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 800549a:	4313      	orrs	r3, r2
 800549c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800549e:	4b27      	ldr	r3, [pc, #156]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a2:	4a26      	ldr	r2, [pc, #152]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054a8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80054aa:	4b24      	ldr	r3, [pc, #144]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054ae:	4b24      	ldr	r3, [pc, #144]	; (8005540 <RCCEx_PLL3_Config+0x160>)
 80054b0:	4013      	ands	r3, r2
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	69d2      	ldr	r2, [r2, #28]
 80054b6:	00d2      	lsls	r2, r2, #3
 80054b8:	4920      	ldr	r1, [pc, #128]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80054be:	4b1f      	ldr	r3, [pc, #124]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c2:	4a1e      	ldr	r2, [pc, #120]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054c8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d106      	bne.n	80054de <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80054d0:	4b1a      	ldr	r3, [pc, #104]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d4:	4a19      	ldr	r2, [pc, #100]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80054da:	62d3      	str	r3, [r2, #44]	; 0x2c
 80054dc:	e00f      	b.n	80054fe <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d106      	bne.n	80054f2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80054e4:	4b15      	ldr	r3, [pc, #84]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e8:	4a14      	ldr	r2, [pc, #80]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80054ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 80054f0:	e005      	b.n	80054fe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80054f2:	4b12      	ldr	r3, [pc, #72]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f6:	4a11      	ldr	r2, [pc, #68]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 80054f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80054fc:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80054fe:	4b0f      	ldr	r3, [pc, #60]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a0e      	ldr	r2, [pc, #56]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005508:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800550a:	f7fc ffb3 	bl	8002474 <HAL_GetTick>
 800550e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005510:	e008      	b.n	8005524 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005512:	f7fc ffaf 	bl	8002474 <HAL_GetTick>
 8005516:	4602      	mov	r2, r0
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	2b02      	cmp	r3, #2
 800551e:	d901      	bls.n	8005524 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e006      	b.n	8005532 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005524:	4b05      	ldr	r3, [pc, #20]	; (800553c <RCCEx_PLL3_Config+0x15c>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d0f0      	beq.n	8005512 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005530:	7bfb      	ldrb	r3, [r7, #15]
}
 8005532:	4618      	mov	r0, r3
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	58024400 	.word	0x58024400
 8005540:	ffff0007 	.word	0xffff0007

08005544 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d101      	bne.n	8005556 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e0f1      	b.n	800573a <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a78      	ldr	r2, [pc, #480]	; (8005744 <HAL_SPI_Init+0x200>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00f      	beq.n	8005586 <HAL_SPI_Init+0x42>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a77      	ldr	r2, [pc, #476]	; (8005748 <HAL_SPI_Init+0x204>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d00a      	beq.n	8005586 <HAL_SPI_Init+0x42>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a75      	ldr	r2, [pc, #468]	; (800574c <HAL_SPI_Init+0x208>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d005      	beq.n	8005586 <HAL_SPI_Init+0x42>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	2b0f      	cmp	r3, #15
 8005580:	d901      	bls.n	8005586 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005582:	2301      	movs	r3, #1
 8005584:	e0d9      	b.n	800573a <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 fdca 	bl	8006120 <SPI_GetPacketSize>
 800558c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a6c      	ldr	r2, [pc, #432]	; (8005744 <HAL_SPI_Init+0x200>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d00c      	beq.n	80055b2 <HAL_SPI_Init+0x6e>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a6a      	ldr	r2, [pc, #424]	; (8005748 <HAL_SPI_Init+0x204>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d007      	beq.n	80055b2 <HAL_SPI_Init+0x6e>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a69      	ldr	r2, [pc, #420]	; (800574c <HAL_SPI_Init+0x208>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d002      	beq.n	80055b2 <HAL_SPI_Init+0x6e>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2b08      	cmp	r3, #8
 80055b0:	d811      	bhi.n	80055d6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80055b6:	4a63      	ldr	r2, [pc, #396]	; (8005744 <HAL_SPI_Init+0x200>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d009      	beq.n	80055d0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a61      	ldr	r2, [pc, #388]	; (8005748 <HAL_SPI_Init+0x204>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d004      	beq.n	80055d0 <HAL_SPI_Init+0x8c>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a60      	ldr	r2, [pc, #384]	; (800574c <HAL_SPI_Init+0x208>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d104      	bne.n	80055da <HAL_SPI_Init+0x96>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2b10      	cmp	r3, #16
 80055d4:	d901      	bls.n	80055da <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e0af      	b.n	800573a <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d106      	bne.n	80055f4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f7fc fcbe 	bl	8001f70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2202      	movs	r2, #2
 80055f8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0201 	bic.w	r2, r2, #1
 800560a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8005616:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	699b      	ldr	r3, [r3, #24]
 800561c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005620:	d119      	bne.n	8005656 <HAL_SPI_Init+0x112>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800562a:	d103      	bne.n	8005634 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005630:	2b00      	cmp	r3, #0
 8005632:	d008      	beq.n	8005646 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005638:	2b00      	cmp	r3, #0
 800563a:	d10c      	bne.n	8005656 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005640:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005644:	d107      	bne.n	8005656 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005654:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	69da      	ldr	r2, [r3, #28]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800565e:	431a      	orrs	r2, r3
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	431a      	orrs	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005668:	ea42 0103 	orr.w	r1, r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	68da      	ldr	r2, [r3, #12]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	430a      	orrs	r2, r1
 8005676:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005680:	431a      	orrs	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005686:	431a      	orrs	r2, r3
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	431a      	orrs	r2, r3
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	431a      	orrs	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	431a      	orrs	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a1b      	ldr	r3, [r3, #32]
 800569e:	431a      	orrs	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	431a      	orrs	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056aa:	431a      	orrs	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	431a      	orrs	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056b6:	ea42 0103 	orr.w	r1, r2, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	430a      	orrs	r2, r1
 80056c4:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d113      	bne.n	80056f6 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056e0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056f4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f022 0201 	bic.w	r2, r2, #1
 8005704:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00a      	beq.n	8005728 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	430a      	orrs	r2, r1
 8005726:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3710      	adds	r7, #16
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	40013000 	.word	0x40013000
 8005748:	40003800 	.word	0x40003800
 800574c:	40003c00 	.word	0x40003c00

08005750 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b08a      	sub	sp, #40	; 0x28
 8005754:	af02      	add	r7, sp, #8
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	603b      	str	r3, [r7, #0]
 800575c:	4613      	mov	r3, r2
 800575e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	3320      	adds	r3, #32
 8005766:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005768:	2300      	movs	r3, #0
 800576a:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005772:	2b01      	cmp	r3, #1
 8005774:	d101      	bne.n	800577a <HAL_SPI_Transmit+0x2a>
 8005776:	2302      	movs	r3, #2
 8005778:	e1d7      	b.n	8005b2a <HAL_SPI_Transmit+0x3da>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005782:	f7fc fe77 	bl	8002474 <HAL_GetTick>
 8005786:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800578e:	b2db      	uxtb	r3, r3
 8005790:	2b01      	cmp	r3, #1
 8005792:	d007      	beq.n	80057a4 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8005794:	2302      	movs	r3, #2
 8005796:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80057a0:	7efb      	ldrb	r3, [r7, #27]
 80057a2:	e1c2      	b.n	8005b2a <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d002      	beq.n	80057b0 <HAL_SPI_Transmit+0x60>
 80057aa:	88fb      	ldrh	r3, [r7, #6]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d107      	bne.n	80057c0 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 80057bc:	7efb      	ldrb	r3, [r7, #27]
 80057be:	e1b4      	b.n	8005b2a <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2203      	movs	r2, #3
 80057c4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	68ba      	ldr	r2, [r7, #8]
 80057d4:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	88fa      	ldrh	r2, [r7, #6]
 80057da:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	88fa      	ldrh	r2, [r7, #6]
 80057e2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8005810:	d107      	bne.n	8005822 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005820:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	4b96      	ldr	r3, [pc, #600]	; (8005a84 <HAL_SPI_Transmit+0x334>)
 800582a:	4013      	ands	r3, r2
 800582c:	88f9      	ldrh	r1, [r7, #6]
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	6812      	ldr	r2, [r2, #0]
 8005832:	430b      	orrs	r3, r1
 8005834:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f042 0201 	orr.w	r2, r2, #1
 8005844:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800584e:	d107      	bne.n	8005860 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800585e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	2b0f      	cmp	r3, #15
 8005866:	d947      	bls.n	80058f8 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005868:	e03f      	b.n	80058ea <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	695b      	ldr	r3, [r3, #20]
 8005870:	f003 0302 	and.w	r3, r3, #2
 8005874:	2b02      	cmp	r3, #2
 8005876:	d114      	bne.n	80058a2 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	6812      	ldr	r2, [r2, #0]
 8005882:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005888:	1d1a      	adds	r2, r3, #4
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005894:	b29b      	uxth	r3, r3
 8005896:	3b01      	subs	r3, #1
 8005898:	b29a      	uxth	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80058a0:	e023      	b.n	80058ea <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058a2:	f7fc fde7 	bl	8002474 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	683a      	ldr	r2, [r7, #0]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d803      	bhi.n	80058ba <HAL_SPI_Transmit+0x16a>
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b8:	d102      	bne.n	80058c0 <HAL_SPI_Transmit+0x170>
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d114      	bne.n	80058ea <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f000 fb5f 	bl	8005f84 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2201      	movs	r2, #1
 80058e2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e11f      	b.n	8005b2a <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d1b9      	bne.n	800586a <HAL_SPI_Transmit+0x11a>
 80058f6:	e0f2      	b.n	8005ade <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	2b07      	cmp	r3, #7
 80058fe:	f240 80e7 	bls.w	8005ad0 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005902:	e05d      	b.n	80059c0 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	695b      	ldr	r3, [r3, #20]
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	2b02      	cmp	r3, #2
 8005910:	d132      	bne.n	8005978 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005918:	b29b      	uxth	r3, r3
 800591a:	2b01      	cmp	r3, #1
 800591c:	d918      	bls.n	8005950 <HAL_SPI_Transmit+0x200>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005922:	2b00      	cmp	r3, #0
 8005924:	d014      	beq.n	8005950 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	6812      	ldr	r2, [r2, #0]
 8005930:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005936:	1d1a      	adds	r2, r3, #4
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005942:	b29b      	uxth	r3, r3
 8005944:	3b02      	subs	r3, #2
 8005946:	b29a      	uxth	r2, r3
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800594e:	e037      	b.n	80059c0 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005954:	881a      	ldrh	r2, [r3, #0]
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800595e:	1c9a      	adds	r2, r3, #2
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800596a:	b29b      	uxth	r3, r3
 800596c:	3b01      	subs	r3, #1
 800596e:	b29a      	uxth	r2, r3
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005976:	e023      	b.n	80059c0 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005978:	f7fc fd7c 	bl	8002474 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	683a      	ldr	r2, [r7, #0]
 8005984:	429a      	cmp	r2, r3
 8005986:	d803      	bhi.n	8005990 <HAL_SPI_Transmit+0x240>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800598e:	d102      	bne.n	8005996 <HAL_SPI_Transmit+0x246>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d114      	bne.n	80059c0 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f000 faf4 	bl	8005f84 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e0b4      	b.n	8005b2a <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d19b      	bne.n	8005904 <HAL_SPI_Transmit+0x1b4>
 80059cc:	e087      	b.n	8005ade <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	695b      	ldr	r3, [r3, #20]
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d155      	bne.n	8005a88 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	2b03      	cmp	r3, #3
 80059e6:	d918      	bls.n	8005a1a <HAL_SPI_Transmit+0x2ca>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ec:	2b40      	cmp	r3, #64	; 0x40
 80059ee:	d914      	bls.n	8005a1a <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	6812      	ldr	r2, [r2, #0]
 80059fa:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a00:	1d1a      	adds	r2, r3, #4
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	3b04      	subs	r3, #4
 8005a10:	b29a      	uxth	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005a18:	e05a      	b.n	8005ad0 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d917      	bls.n	8005a56 <HAL_SPI_Transmit+0x306>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d013      	beq.n	8005a56 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a32:	881a      	ldrh	r2, [r3, #0]
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a3c:	1c9a      	adds	r2, r3, #2
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	3b02      	subs	r3, #2
 8005a4c:	b29a      	uxth	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005a54:	e03c      	b.n	8005ad0 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	3320      	adds	r3, #32
 8005a60:	7812      	ldrb	r2, [r2, #0]
 8005a62:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a68:	1c5a      	adds	r2, r3, #1
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	3b01      	subs	r3, #1
 8005a78:	b29a      	uxth	r2, r3
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8005a80:	e026      	b.n	8005ad0 <HAL_SPI_Transmit+0x380>
 8005a82:	bf00      	nop
 8005a84:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a88:	f7fc fcf4 	bl	8002474 <HAL_GetTick>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	683a      	ldr	r2, [r7, #0]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d803      	bhi.n	8005aa0 <HAL_SPI_Transmit+0x350>
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9e:	d102      	bne.n	8005aa6 <HAL_SPI_Transmit+0x356>
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d114      	bne.n	8005ad0 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f000 fa6c 	bl	8005f84 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005aba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e02c      	b.n	8005b2a <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f47f af78 	bne.w	80059ce <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	9300      	str	r3, [sp, #0]
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	2108      	movs	r1, #8
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f000 faeb 	bl	80060c4 <SPI_WaitOnFlagUntilTimeout>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d007      	beq.n	8005b04 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005afa:	f043 0220 	orr.w	r2, r3, #32
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 fa3d 	bl	8005f84 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d001      	beq.n	8005b28 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e000      	b.n	8005b2a <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 8005b28:	7efb      	ldrb	r3, [r7, #27]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3720      	adds	r7, #32
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop

08005b34 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b08e      	sub	sp, #56	; 0x38
 8005b38:	af02      	add	r7, sp, #8
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	607a      	str	r2, [r7, #4]
 8005b40:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b42:	2300      	movs	r3, #0
 8005b44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	3320      	adds	r3, #32
 8005b4e:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3330      	adds	r3, #48	; 0x30
 8005b56:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d101      	bne.n	8005b66 <HAL_SPI_TransmitReceive+0x32>
 8005b62:	2302      	movs	r3, #2
 8005b64:	e209      	b.n	8005f7a <HAL_SPI_TransmitReceive+0x446>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b6e:	f7fc fc81 	bl	8002474 <HAL_GetTick>
 8005b72:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8005b74:	887b      	ldrh	r3, [r7, #2]
 8005b76:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8005b78:	887b      	ldrh	r3, [r7, #2]
 8005b7a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005b82:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b8a:	7efb      	ldrb	r3, [r7, #27]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d014      	beq.n	8005bba <HAL_SPI_TransmitReceive+0x86>
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b96:	d106      	bne.n	8005ba6 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d102      	bne.n	8005ba6 <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8005ba0:	7efb      	ldrb	r3, [r7, #27]
 8005ba2:	2b04      	cmp	r3, #4
 8005ba4:	d009      	beq.n	8005bba <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8005ba6:	2302      	movs	r3, #2
 8005ba8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8005bb4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005bb8:	e1df      	b.n	8005f7a <HAL_SPI_TransmitReceive+0x446>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d005      	beq.n	8005bcc <HAL_SPI_TransmitReceive+0x98>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d002      	beq.n	8005bcc <HAL_SPI_TransmitReceive+0x98>
 8005bc6:	887b      	ldrh	r3, [r7, #2]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d109      	bne.n	8005be0 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8005bda:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005bde:	e1cc      	b.n	8005f7a <HAL_SPI_TransmitReceive+0x446>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b04      	cmp	r3, #4
 8005bea:	d003      	beq.n	8005bf4 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2205      	movs	r2, #5
 8005bf0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	887a      	ldrh	r2, [r7, #2]
 8005c06:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	887a      	ldrh	r2, [r7, #2]
 8005c0e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	68ba      	ldr	r2, [r7, #8]
 8005c16:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	887a      	ldrh	r2, [r7, #2]
 8005c1c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	887a      	ldrh	r2, [r7, #2]
 8005c24:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	685a      	ldr	r2, [r3, #4]
 8005c3a:	4b82      	ldr	r3, [pc, #520]	; (8005e44 <HAL_SPI_TransmitReceive+0x310>)
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	8879      	ldrh	r1, [r7, #2]
 8005c40:	68fa      	ldr	r2, [r7, #12]
 8005c42:	6812      	ldr	r2, [r2, #0]
 8005c44:	430b      	orrs	r3, r1
 8005c46:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f042 0201 	orr.w	r2, r2, #1
 8005c56:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c60:	d107      	bne.n	8005c72 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c70:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	2b0f      	cmp	r3, #15
 8005c78:	d970      	bls.n	8005d5c <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005c7a:	e068      	b.n	8005d4e <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	d11a      	bne.n	8005cc0 <HAL_SPI_TransmitReceive+0x18c>
 8005c8a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d017      	beq.n	8005cc0 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	6812      	ldr	r2, [r2, #0]
 8005c9a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ca0:	1d1a      	adds	r2, r3, #4
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005cbe:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	695a      	ldr	r2, [r3, #20]
 8005cc6:	f248 0308 	movw	r3, #32776	; 0x8008
 8005cca:	4013      	ands	r3, r2
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d01a      	beq.n	8005d06 <HAL_SPI_TransmitReceive+0x1d2>
 8005cd0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d017      	beq.n	8005d06 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cde:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005ce0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ce6:	1d1a      	adds	r2, r3, #4
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005d04:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d06:	f7fc fbb5 	bl	8002474 <HAL_GetTick>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d803      	bhi.n	8005d1e <HAL_SPI_TransmitReceive+0x1ea>
 8005d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1c:	d102      	bne.n	8005d24 <HAL_SPI_TransmitReceive+0x1f0>
 8005d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d114      	bne.n	8005d4e <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f000 f92d 	bl	8005f84 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d38:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e115      	b.n	8005f7a <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005d4e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d193      	bne.n	8005c7c <HAL_SPI_TransmitReceive+0x148>
 8005d54:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d190      	bne.n	8005c7c <HAL_SPI_TransmitReceive+0x148>
 8005d5a:	e0e7      	b.n	8005f2c <HAL_SPI_TransmitReceive+0x3f8>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	2b07      	cmp	r3, #7
 8005d62:	f240 80dd 	bls.w	8005f20 <HAL_SPI_TransmitReceive+0x3ec>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005d66:	e066      	b.n	8005e36 <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	f003 0302 	and.w	r3, r3, #2
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d119      	bne.n	8005daa <HAL_SPI_TransmitReceive+0x276>
 8005d76:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d016      	beq.n	8005daa <HAL_SPI_TransmitReceive+0x276>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d80:	881a      	ldrh	r2, [r3, #0]
 8005d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d84:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d8a:	1c9a      	adds	r2, r3, #2
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005d96:	b29b      	uxth	r3, r3
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005da8:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	695b      	ldr	r3, [r3, #20]
 8005db0:	f003 0301 	and.w	r3, r3, #1
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d11a      	bne.n	8005dee <HAL_SPI_TransmitReceive+0x2ba>
 8005db8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d017      	beq.n	8005dee <HAL_SPI_TransmitReceive+0x2ba>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dc2:	6a3a      	ldr	r2, [r7, #32]
 8005dc4:	8812      	ldrh	r2, [r2, #0]
 8005dc6:	b292      	uxth	r2, r2
 8005dc8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dce:	1c9a      	adds	r2, r3, #2
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	b29a      	uxth	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005dec:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dee:	f7fc fb41 	bl	8002474 <HAL_GetTick>
 8005df2:	4602      	mov	r2, r0
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d803      	bhi.n	8005e06 <HAL_SPI_TransmitReceive+0x2d2>
 8005dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e04:	d102      	bne.n	8005e0c <HAL_SPI_TransmitReceive+0x2d8>
 8005e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d114      	bne.n	8005e36 <HAL_SPI_TransmitReceive+0x302>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8005e0c:	68f8      	ldr	r0, [r7, #12]
 8005e0e:	f000 f8b9 	bl	8005f84 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e20:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8005e32:	2303      	movs	r3, #3
 8005e34:	e0a1      	b.n	8005f7a <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005e36:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d195      	bne.n	8005d68 <HAL_SPI_TransmitReceive+0x234>
 8005e3c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d192      	bne.n	8005d68 <HAL_SPI_TransmitReceive+0x234>
 8005e42:	e073      	b.n	8005f2c <HAL_SPI_TransmitReceive+0x3f8>
 8005e44:	ffff0000 	.word	0xffff0000
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d11b      	bne.n	8005e8e <HAL_SPI_TransmitReceive+0x35a>
 8005e56:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d018      	beq.n	8005e8e <HAL_SPI_TransmitReceive+0x35a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	3320      	adds	r3, #32
 8005e66:	7812      	ldrb	r2, [r2, #0]
 8005e68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e6e:	1c5a      	adds	r2, r3, #1
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8005e8c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	695b      	ldr	r3, [r3, #20]
 8005e94:	f003 0301 	and.w	r3, r3, #1
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d11d      	bne.n	8005ed8 <HAL_SPI_TransmitReceive+0x3a4>
 8005e9c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d01a      	beq.n	8005ed8 <HAL_SPI_TransmitReceive+0x3a4>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005eae:	7812      	ldrb	r2, [r2, #0]
 8005eb0:	b2d2      	uxtb	r2, r2
 8005eb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	b29a      	uxth	r2, r3
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8005ed6:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ed8:	f7fc facc 	bl	8002474 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d803      	bhi.n	8005ef0 <HAL_SPI_TransmitReceive+0x3bc>
 8005ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eee:	d102      	bne.n	8005ef6 <HAL_SPI_TransmitReceive+0x3c2>
 8005ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d114      	bne.n	8005f20 <HAL_SPI_TransmitReceive+0x3ec>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	f000 f844 	bl	8005f84 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f0a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e02c      	b.n	8005f7a <HAL_SPI_TransmitReceive+0x446>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005f20:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d190      	bne.n	8005e48 <HAL_SPI_TransmitReceive+0x314>
 8005f26:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d18d      	bne.n	8005e48 <HAL_SPI_TransmitReceive+0x314>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8005f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f2e:	9300      	str	r3, [sp, #0]
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	2200      	movs	r2, #0
 8005f34:	2108      	movs	r1, #8
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f000 f8c4 	bl	80060c4 <SPI_WaitOnFlagUntilTimeout>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d007      	beq.n	8005f52 <HAL_SPI_TransmitReceive+0x41e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f48:	f043 0220 	orr.w	r2, r3, #32
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005f52:	68f8      	ldr	r0, [r7, #12]
 8005f54:	f000 f816 	bl	8005f84 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d001      	beq.n	8005f76 <HAL_SPI_TransmitReceive+0x442>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e001      	b.n	8005f7a <HAL_SPI_TransmitReceive+0x446>
  }
  return errorcode;
 8005f76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3730      	adds	r7, #48	; 0x30
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop

08005f84 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	695b      	ldr	r3, [r3, #20]
 8005f92:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	699a      	ldr	r2, [r3, #24]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f042 0208 	orr.w	r2, r2, #8
 8005fa2:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	699a      	ldr	r2, [r3, #24]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0210 	orr.w	r2, r2, #16
 8005fb2:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f022 0201 	bic.w	r2, r2, #1
 8005fc2:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	6919      	ldr	r1, [r3, #16]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	4b3c      	ldr	r3, [pc, #240]	; (80060c0 <SPI_CloseTransfer+0x13c>)
 8005fd0:	400b      	ands	r3, r1
 8005fd2:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689a      	ldr	r2, [r3, #8]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005fe2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	2b04      	cmp	r3, #4
 8005fee:	d014      	beq.n	800601a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f003 0320 	and.w	r3, r3, #32
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00f      	beq.n	800601a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006000:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	699a      	ldr	r2, [r3, #24]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f042 0220 	orr.w	r2, r2, #32
 8006018:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8006020:	b2db      	uxtb	r3, r3
 8006022:	2b03      	cmp	r3, #3
 8006024:	d014      	beq.n	8006050 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00f      	beq.n	8006050 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006036:	f043 0204 	orr.w	r2, r3, #4
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	699a      	ldr	r2, [r3, #24]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800604e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00f      	beq.n	800607a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006060:	f043 0201 	orr.w	r2, r3, #1
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	699a      	ldr	r2, [r3, #24]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006078:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00f      	beq.n	80060a4 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800608a:	f043 0208 	orr.w	r2, r3, #8
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	699a      	ldr	r2, [r3, #24]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060a2:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80060b4:	bf00      	nop
 80060b6:	3714      	adds	r7, #20
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	fffffc90 	.word	0xfffffc90

080060c4 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	603b      	str	r3, [r7, #0]
 80060d0:	4613      	mov	r3, r2
 80060d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80060d4:	e010      	b.n	80060f8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060d6:	f7fc f9cd 	bl	8002474 <HAL_GetTick>
 80060da:	4602      	mov	r2, r0
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	69ba      	ldr	r2, [r7, #24]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d803      	bhi.n	80060ee <SPI_WaitOnFlagUntilTimeout+0x2a>
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ec:	d102      	bne.n	80060f4 <SPI_WaitOnFlagUntilTimeout+0x30>
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d101      	bne.n	80060f8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	e00f      	b.n	8006118 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	695a      	ldr	r2, [r3, #20]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	4013      	ands	r3, r2
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	429a      	cmp	r2, r3
 8006106:	bf0c      	ite	eq
 8006108:	2301      	moveq	r3, #1
 800610a:	2300      	movne	r3, #0
 800610c:	b2db      	uxtb	r3, r3
 800610e:	461a      	mov	r2, r3
 8006110:	79fb      	ldrb	r3, [r7, #7]
 8006112:	429a      	cmp	r2, r3
 8006114:	d0df      	beq.n	80060d6 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3710      	adds	r7, #16
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}

08006120 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800612c:	095b      	lsrs	r3, r3, #5
 800612e:	3301      	adds	r3, #1
 8006130:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	3301      	adds	r3, #1
 8006138:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	3307      	adds	r3, #7
 800613e:	08db      	lsrs	r3, r3, #3
 8006140:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	68fa      	ldr	r2, [r7, #12]
 8006146:	fb02 f303 	mul.w	r3, r2, r3
}
 800614a:	4618      	mov	r0, r3
 800614c:	3714      	adds	r7, #20
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr

08006156 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b082      	sub	sp, #8
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d101      	bne.n	8006168 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	e049      	b.n	80061fc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800616e:	b2db      	uxtb	r3, r3
 8006170:	2b00      	cmp	r3, #0
 8006172:	d106      	bne.n	8006182 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f7fb ff83 	bl	8002088 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2202      	movs	r2, #2
 8006186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	3304      	adds	r3, #4
 8006192:	4619      	mov	r1, r3
 8006194:	4610      	mov	r0, r2
 8006196:	f000 fc79 	bl	8006a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2201      	movs	r2, #1
 80061ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2201      	movs	r2, #1
 80061e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2201      	movs	r2, #1
 80061ee:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061fa:	2300      	movs	r3, #0
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3708      	adds	r7, #8
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006212:	b2db      	uxtb	r3, r3
 8006214:	2b01      	cmp	r3, #1
 8006216:	d001      	beq.n	800621c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e054      	b.n	80062c6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2202      	movs	r2, #2
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68da      	ldr	r2, [r3, #12]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f042 0201 	orr.w	r2, r2, #1
 8006232:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a26      	ldr	r2, [pc, #152]	; (80062d4 <HAL_TIM_Base_Start_IT+0xd0>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d022      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x80>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006246:	d01d      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x80>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a22      	ldr	r2, [pc, #136]	; (80062d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d018      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x80>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a21      	ldr	r2, [pc, #132]	; (80062dc <HAL_TIM_Base_Start_IT+0xd8>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d013      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x80>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a1f      	ldr	r2, [pc, #124]	; (80062e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d00e      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x80>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a1e      	ldr	r2, [pc, #120]	; (80062e4 <HAL_TIM_Base_Start_IT+0xe0>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d009      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x80>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4a1c      	ldr	r2, [pc, #112]	; (80062e8 <HAL_TIM_Base_Start_IT+0xe4>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d004      	beq.n	8006284 <HAL_TIM_Base_Start_IT+0x80>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a1b      	ldr	r2, [pc, #108]	; (80062ec <HAL_TIM_Base_Start_IT+0xe8>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d115      	bne.n	80062b0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689a      	ldr	r2, [r3, #8]
 800628a:	4b19      	ldr	r3, [pc, #100]	; (80062f0 <HAL_TIM_Base_Start_IT+0xec>)
 800628c:	4013      	ands	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2b06      	cmp	r3, #6
 8006294:	d015      	beq.n	80062c2 <HAL_TIM_Base_Start_IT+0xbe>
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800629c:	d011      	beq.n	80062c2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f042 0201 	orr.w	r2, r2, #1
 80062ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ae:	e008      	b.n	80062c2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f042 0201 	orr.w	r2, r2, #1
 80062be:	601a      	str	r2, [r3, #0]
 80062c0:	e000      	b.n	80062c4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3714      	adds	r7, #20
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	40010000 	.word	0x40010000
 80062d8:	40000400 	.word	0x40000400
 80062dc:	40000800 	.word	0x40000800
 80062e0:	40000c00 	.word	0x40000c00
 80062e4:	40010400 	.word	0x40010400
 80062e8:	40001800 	.word	0x40001800
 80062ec:	40014000 	.word	0x40014000
 80062f0:	00010007 	.word	0x00010007

080062f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b082      	sub	sp, #8
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e049      	b.n	800639a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800630c:	b2db      	uxtb	r3, r3
 800630e:	2b00      	cmp	r3, #0
 8006310:	d106      	bne.n	8006320 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 f841 	bl	80063a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2202      	movs	r2, #2
 8006324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	3304      	adds	r3, #4
 8006330:	4619      	mov	r1, r3
 8006332:	4610      	mov	r0, r2
 8006334:	f000 fbaa 	bl	8006a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2201      	movs	r2, #1
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}

080063a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063a2:	b480      	push	{r7}
 80063a4:	b083      	sub	sp, #12
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80063aa:	bf00      	nop
 80063ac:	370c      	adds	r7, #12
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
	...

080063b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d109      	bne.n	80063dc <HAL_TIM_PWM_Start+0x24>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	bf14      	ite	ne
 80063d4:	2301      	movne	r3, #1
 80063d6:	2300      	moveq	r3, #0
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	e03c      	b.n	8006456 <HAL_TIM_PWM_Start+0x9e>
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	2b04      	cmp	r3, #4
 80063e0:	d109      	bne.n	80063f6 <HAL_TIM_PWM_Start+0x3e>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	bf14      	ite	ne
 80063ee:	2301      	movne	r3, #1
 80063f0:	2300      	moveq	r3, #0
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	e02f      	b.n	8006456 <HAL_TIM_PWM_Start+0x9e>
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2b08      	cmp	r3, #8
 80063fa:	d109      	bne.n	8006410 <HAL_TIM_PWM_Start+0x58>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006402:	b2db      	uxtb	r3, r3
 8006404:	2b01      	cmp	r3, #1
 8006406:	bf14      	ite	ne
 8006408:	2301      	movne	r3, #1
 800640a:	2300      	moveq	r3, #0
 800640c:	b2db      	uxtb	r3, r3
 800640e:	e022      	b.n	8006456 <HAL_TIM_PWM_Start+0x9e>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	2b0c      	cmp	r3, #12
 8006414:	d109      	bne.n	800642a <HAL_TIM_PWM_Start+0x72>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b01      	cmp	r3, #1
 8006420:	bf14      	ite	ne
 8006422:	2301      	movne	r3, #1
 8006424:	2300      	moveq	r3, #0
 8006426:	b2db      	uxtb	r3, r3
 8006428:	e015      	b.n	8006456 <HAL_TIM_PWM_Start+0x9e>
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	2b10      	cmp	r3, #16
 800642e:	d109      	bne.n	8006444 <HAL_TIM_PWM_Start+0x8c>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006436:	b2db      	uxtb	r3, r3
 8006438:	2b01      	cmp	r3, #1
 800643a:	bf14      	ite	ne
 800643c:	2301      	movne	r3, #1
 800643e:	2300      	moveq	r3, #0
 8006440:	b2db      	uxtb	r3, r3
 8006442:	e008      	b.n	8006456 <HAL_TIM_PWM_Start+0x9e>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800644a:	b2db      	uxtb	r3, r3
 800644c:	2b01      	cmp	r3, #1
 800644e:	bf14      	ite	ne
 8006450:	2301      	movne	r3, #1
 8006452:	2300      	moveq	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d001      	beq.n	800645e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e0a1      	b.n	80065a2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d104      	bne.n	800646e <HAL_TIM_PWM_Start+0xb6>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2202      	movs	r2, #2
 8006468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800646c:	e023      	b.n	80064b6 <HAL_TIM_PWM_Start+0xfe>
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	2b04      	cmp	r3, #4
 8006472:	d104      	bne.n	800647e <HAL_TIM_PWM_Start+0xc6>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2202      	movs	r2, #2
 8006478:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800647c:	e01b      	b.n	80064b6 <HAL_TIM_PWM_Start+0xfe>
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	2b08      	cmp	r3, #8
 8006482:	d104      	bne.n	800648e <HAL_TIM_PWM_Start+0xd6>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2202      	movs	r2, #2
 8006488:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800648c:	e013      	b.n	80064b6 <HAL_TIM_PWM_Start+0xfe>
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b0c      	cmp	r3, #12
 8006492:	d104      	bne.n	800649e <HAL_TIM_PWM_Start+0xe6>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2202      	movs	r2, #2
 8006498:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800649c:	e00b      	b.n	80064b6 <HAL_TIM_PWM_Start+0xfe>
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	2b10      	cmp	r3, #16
 80064a2:	d104      	bne.n	80064ae <HAL_TIM_PWM_Start+0xf6>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2202      	movs	r2, #2
 80064a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064ac:	e003      	b.n	80064b6 <HAL_TIM_PWM_Start+0xfe>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2202      	movs	r2, #2
 80064b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	2201      	movs	r2, #1
 80064bc:	6839      	ldr	r1, [r7, #0]
 80064be:	4618      	mov	r0, r3
 80064c0:	f000 fe54 	bl	800716c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a38      	ldr	r2, [pc, #224]	; (80065ac <HAL_TIM_PWM_Start+0x1f4>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d013      	beq.n	80064f6 <HAL_TIM_PWM_Start+0x13e>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a37      	ldr	r2, [pc, #220]	; (80065b0 <HAL_TIM_PWM_Start+0x1f8>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d00e      	beq.n	80064f6 <HAL_TIM_PWM_Start+0x13e>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a35      	ldr	r2, [pc, #212]	; (80065b4 <HAL_TIM_PWM_Start+0x1fc>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d009      	beq.n	80064f6 <HAL_TIM_PWM_Start+0x13e>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a34      	ldr	r2, [pc, #208]	; (80065b8 <HAL_TIM_PWM_Start+0x200>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d004      	beq.n	80064f6 <HAL_TIM_PWM_Start+0x13e>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a32      	ldr	r2, [pc, #200]	; (80065bc <HAL_TIM_PWM_Start+0x204>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d101      	bne.n	80064fa <HAL_TIM_PWM_Start+0x142>
 80064f6:	2301      	movs	r3, #1
 80064f8:	e000      	b.n	80064fc <HAL_TIM_PWM_Start+0x144>
 80064fa:	2300      	movs	r3, #0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d007      	beq.n	8006510 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800650e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a25      	ldr	r2, [pc, #148]	; (80065ac <HAL_TIM_PWM_Start+0x1f4>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d022      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1a8>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006522:	d01d      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1a8>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a25      	ldr	r2, [pc, #148]	; (80065c0 <HAL_TIM_PWM_Start+0x208>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d018      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1a8>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a24      	ldr	r2, [pc, #144]	; (80065c4 <HAL_TIM_PWM_Start+0x20c>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d013      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1a8>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a22      	ldr	r2, [pc, #136]	; (80065c8 <HAL_TIM_PWM_Start+0x210>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d00e      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1a8>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a1a      	ldr	r2, [pc, #104]	; (80065b0 <HAL_TIM_PWM_Start+0x1f8>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d009      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1a8>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a1e      	ldr	r2, [pc, #120]	; (80065cc <HAL_TIM_PWM_Start+0x214>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d004      	beq.n	8006560 <HAL_TIM_PWM_Start+0x1a8>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a16      	ldr	r2, [pc, #88]	; (80065b4 <HAL_TIM_PWM_Start+0x1fc>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d115      	bne.n	800658c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	689a      	ldr	r2, [r3, #8]
 8006566:	4b1a      	ldr	r3, [pc, #104]	; (80065d0 <HAL_TIM_PWM_Start+0x218>)
 8006568:	4013      	ands	r3, r2
 800656a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2b06      	cmp	r3, #6
 8006570:	d015      	beq.n	800659e <HAL_TIM_PWM_Start+0x1e6>
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006578:	d011      	beq.n	800659e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f042 0201 	orr.w	r2, r2, #1
 8006588:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800658a:	e008      	b.n	800659e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f042 0201 	orr.w	r2, r2, #1
 800659a:	601a      	str	r2, [r3, #0]
 800659c:	e000      	b.n	80065a0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800659e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	40010000 	.word	0x40010000
 80065b0:	40010400 	.word	0x40010400
 80065b4:	40014000 	.word	0x40014000
 80065b8:	40014400 	.word	0x40014400
 80065bc:	40014800 	.word	0x40014800
 80065c0:	40000400 	.word	0x40000400
 80065c4:	40000800 	.word	0x40000800
 80065c8:	40000c00 	.word	0x40000c00
 80065cc:	40001800 	.word	0x40001800
 80065d0:	00010007 	.word	0x00010007

080065d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b082      	sub	sp, #8
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d122      	bne.n	8006630 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f003 0302 	and.w	r3, r3, #2
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d11b      	bne.n	8006630 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f06f 0202 	mvn.w	r2, #2
 8006600:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2201      	movs	r2, #1
 8006606:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	f003 0303 	and.w	r3, r3, #3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d003      	beq.n	800661e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 fa1a 	bl	8006a50 <HAL_TIM_IC_CaptureCallback>
 800661c:	e005      	b.n	800662a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 fa0c 	bl	8006a3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fa1d 	bl	8006a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	f003 0304 	and.w	r3, r3, #4
 800663a:	2b04      	cmp	r3, #4
 800663c:	d122      	bne.n	8006684 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	f003 0304 	and.w	r3, r3, #4
 8006648:	2b04      	cmp	r3, #4
 800664a:	d11b      	bne.n	8006684 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f06f 0204 	mvn.w	r2, #4
 8006654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2202      	movs	r2, #2
 800665a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006666:	2b00      	cmp	r3, #0
 8006668:	d003      	beq.n	8006672 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 f9f0 	bl	8006a50 <HAL_TIM_IC_CaptureCallback>
 8006670:	e005      	b.n	800667e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f9e2 	bl	8006a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 f9f3 	bl	8006a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	f003 0308 	and.w	r3, r3, #8
 800668e:	2b08      	cmp	r3, #8
 8006690:	d122      	bne.n	80066d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f003 0308 	and.w	r3, r3, #8
 800669c:	2b08      	cmp	r3, #8
 800669e:	d11b      	bne.n	80066d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f06f 0208 	mvn.w	r2, #8
 80066a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2204      	movs	r2, #4
 80066ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	69db      	ldr	r3, [r3, #28]
 80066b6:	f003 0303 	and.w	r3, r3, #3
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d003      	beq.n	80066c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f9c6 	bl	8006a50 <HAL_TIM_IC_CaptureCallback>
 80066c4:	e005      	b.n	80066d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f9b8 	bl	8006a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f9c9 	bl	8006a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	f003 0310 	and.w	r3, r3, #16
 80066e2:	2b10      	cmp	r3, #16
 80066e4:	d122      	bne.n	800672c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	f003 0310 	and.w	r3, r3, #16
 80066f0:	2b10      	cmp	r3, #16
 80066f2:	d11b      	bne.n	800672c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f06f 0210 	mvn.w	r2, #16
 80066fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2208      	movs	r2, #8
 8006702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	69db      	ldr	r3, [r3, #28]
 800670a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800670e:	2b00      	cmp	r3, #0
 8006710:	d003      	beq.n	800671a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f99c 	bl	8006a50 <HAL_TIM_IC_CaptureCallback>
 8006718:	e005      	b.n	8006726 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 f98e 	bl	8006a3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 f99f 	bl	8006a64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2200      	movs	r2, #0
 800672a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	f003 0301 	and.w	r3, r3, #1
 8006736:	2b01      	cmp	r3, #1
 8006738:	d10e      	bne.n	8006758 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	f003 0301 	and.w	r3, r3, #1
 8006744:	2b01      	cmp	r3, #1
 8006746:	d107      	bne.n	8006758 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f06f 0201 	mvn.w	r2, #1
 8006750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f7fb fb0e 	bl	8001d74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006762:	2b80      	cmp	r3, #128	; 0x80
 8006764:	d10e      	bne.n	8006784 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006770:	2b80      	cmp	r3, #128	; 0x80
 8006772:	d107      	bne.n	8006784 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800677c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 fd23 	bl	80071ca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800678e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006792:	d10e      	bne.n	80067b2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800679e:	2b80      	cmp	r3, #128	; 0x80
 80067a0:	d107      	bne.n	80067b2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80067aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 fd16 	bl	80071de <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067bc:	2b40      	cmp	r3, #64	; 0x40
 80067be:	d10e      	bne.n	80067de <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ca:	2b40      	cmp	r3, #64	; 0x40
 80067cc:	d107      	bne.n	80067de <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80067d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 f94d 	bl	8006a78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	691b      	ldr	r3, [r3, #16]
 80067e4:	f003 0320 	and.w	r3, r3, #32
 80067e8:	2b20      	cmp	r3, #32
 80067ea:	d10e      	bne.n	800680a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	f003 0320 	and.w	r3, r3, #32
 80067f6:	2b20      	cmp	r3, #32
 80067f8:	d107      	bne.n	800680a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f06f 0220 	mvn.w	r2, #32
 8006802:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 fcd6 	bl	80071b6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800680a:	bf00      	nop
 800680c:	3708      	adds	r7, #8
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
	...

08006814 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b086      	sub	sp, #24
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006820:	2300      	movs	r3, #0
 8006822:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800682a:	2b01      	cmp	r3, #1
 800682c:	d101      	bne.n	8006832 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800682e:	2302      	movs	r3, #2
 8006830:	e0ff      	b.n	8006a32 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2b14      	cmp	r3, #20
 800683e:	f200 80f0 	bhi.w	8006a22 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006842:	a201      	add	r2, pc, #4	; (adr r2, 8006848 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006844:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006848:	0800689d 	.word	0x0800689d
 800684c:	08006a23 	.word	0x08006a23
 8006850:	08006a23 	.word	0x08006a23
 8006854:	08006a23 	.word	0x08006a23
 8006858:	080068dd 	.word	0x080068dd
 800685c:	08006a23 	.word	0x08006a23
 8006860:	08006a23 	.word	0x08006a23
 8006864:	08006a23 	.word	0x08006a23
 8006868:	0800691f 	.word	0x0800691f
 800686c:	08006a23 	.word	0x08006a23
 8006870:	08006a23 	.word	0x08006a23
 8006874:	08006a23 	.word	0x08006a23
 8006878:	0800695f 	.word	0x0800695f
 800687c:	08006a23 	.word	0x08006a23
 8006880:	08006a23 	.word	0x08006a23
 8006884:	08006a23 	.word	0x08006a23
 8006888:	080069a1 	.word	0x080069a1
 800688c:	08006a23 	.word	0x08006a23
 8006890:	08006a23 	.word	0x08006a23
 8006894:	08006a23 	.word	0x08006a23
 8006898:	080069e1 	.word	0x080069e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68b9      	ldr	r1, [r7, #8]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 f98c 	bl	8006bc0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	699a      	ldr	r2, [r3, #24]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f042 0208 	orr.w	r2, r2, #8
 80068b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	699a      	ldr	r2, [r3, #24]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f022 0204 	bic.w	r2, r2, #4
 80068c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	6999      	ldr	r1, [r3, #24]
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	691a      	ldr	r2, [r3, #16]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	430a      	orrs	r2, r1
 80068d8:	619a      	str	r2, [r3, #24]
      break;
 80068da:	e0a5      	b.n	8006a28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68b9      	ldr	r1, [r7, #8]
 80068e2:	4618      	mov	r0, r3
 80068e4:	f000 f9fc 	bl	8006ce0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	699a      	ldr	r2, [r3, #24]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	699a      	ldr	r2, [r3, #24]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006906:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	6999      	ldr	r1, [r3, #24]
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	691b      	ldr	r3, [r3, #16]
 8006912:	021a      	lsls	r2, r3, #8
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	430a      	orrs	r2, r1
 800691a:	619a      	str	r2, [r3, #24]
      break;
 800691c:	e084      	b.n	8006a28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68b9      	ldr	r1, [r7, #8]
 8006924:	4618      	mov	r0, r3
 8006926:	f000 fa65 	bl	8006df4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	69da      	ldr	r2, [r3, #28]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f042 0208 	orr.w	r2, r2, #8
 8006938:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	69da      	ldr	r2, [r3, #28]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f022 0204 	bic.w	r2, r2, #4
 8006948:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	69d9      	ldr	r1, [r3, #28]
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	691a      	ldr	r2, [r3, #16]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	430a      	orrs	r2, r1
 800695a:	61da      	str	r2, [r3, #28]
      break;
 800695c:	e064      	b.n	8006a28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68b9      	ldr	r1, [r7, #8]
 8006964:	4618      	mov	r0, r3
 8006966:	f000 facd 	bl	8006f04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	69da      	ldr	r2, [r3, #28]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006978:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	69da      	ldr	r2, [r3, #28]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006988:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	69d9      	ldr	r1, [r3, #28]
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	691b      	ldr	r3, [r3, #16]
 8006994:	021a      	lsls	r2, r3, #8
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	430a      	orrs	r2, r1
 800699c:	61da      	str	r2, [r3, #28]
      break;
 800699e:	e043      	b.n	8006a28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	68b9      	ldr	r1, [r7, #8]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 fb16 	bl	8006fd8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f042 0208 	orr.w	r2, r2, #8
 80069ba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f022 0204 	bic.w	r2, r2, #4
 80069ca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	691a      	ldr	r2, [r3, #16]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	430a      	orrs	r2, r1
 80069dc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80069de:	e023      	b.n	8006a28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68b9      	ldr	r1, [r7, #8]
 80069e6:	4618      	mov	r0, r3
 80069e8:	f000 fb5a 	bl	80070a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a0a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	021a      	lsls	r2, r3, #8
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	430a      	orrs	r2, r1
 8006a1e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006a20:	e002      	b.n	8006a28 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	75fb      	strb	r3, [r7, #23]
      break;
 8006a26:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a30:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3718      	adds	r7, #24
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop

08006a3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a44:	bf00      	nop
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a6c:	bf00      	nop
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b083      	sub	sp, #12
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b085      	sub	sp, #20
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a40      	ldr	r2, [pc, #256]	; (8006ba0 <TIM_Base_SetConfig+0x114>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d013      	beq.n	8006acc <TIM_Base_SetConfig+0x40>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aaa:	d00f      	beq.n	8006acc <TIM_Base_SetConfig+0x40>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a3d      	ldr	r2, [pc, #244]	; (8006ba4 <TIM_Base_SetConfig+0x118>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d00b      	beq.n	8006acc <TIM_Base_SetConfig+0x40>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a3c      	ldr	r2, [pc, #240]	; (8006ba8 <TIM_Base_SetConfig+0x11c>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d007      	beq.n	8006acc <TIM_Base_SetConfig+0x40>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a3b      	ldr	r2, [pc, #236]	; (8006bac <TIM_Base_SetConfig+0x120>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d003      	beq.n	8006acc <TIM_Base_SetConfig+0x40>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a3a      	ldr	r2, [pc, #232]	; (8006bb0 <TIM_Base_SetConfig+0x124>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d108      	bne.n	8006ade <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ad2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a2f      	ldr	r2, [pc, #188]	; (8006ba0 <TIM_Base_SetConfig+0x114>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d01f      	beq.n	8006b26 <TIM_Base_SetConfig+0x9a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aec:	d01b      	beq.n	8006b26 <TIM_Base_SetConfig+0x9a>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a2c      	ldr	r2, [pc, #176]	; (8006ba4 <TIM_Base_SetConfig+0x118>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d017      	beq.n	8006b26 <TIM_Base_SetConfig+0x9a>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a2b      	ldr	r2, [pc, #172]	; (8006ba8 <TIM_Base_SetConfig+0x11c>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d013      	beq.n	8006b26 <TIM_Base_SetConfig+0x9a>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a2a      	ldr	r2, [pc, #168]	; (8006bac <TIM_Base_SetConfig+0x120>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00f      	beq.n	8006b26 <TIM_Base_SetConfig+0x9a>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a29      	ldr	r2, [pc, #164]	; (8006bb0 <TIM_Base_SetConfig+0x124>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d00b      	beq.n	8006b26 <TIM_Base_SetConfig+0x9a>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a28      	ldr	r2, [pc, #160]	; (8006bb4 <TIM_Base_SetConfig+0x128>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d007      	beq.n	8006b26 <TIM_Base_SetConfig+0x9a>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a27      	ldr	r2, [pc, #156]	; (8006bb8 <TIM_Base_SetConfig+0x12c>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d003      	beq.n	8006b26 <TIM_Base_SetConfig+0x9a>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a26      	ldr	r2, [pc, #152]	; (8006bbc <TIM_Base_SetConfig+0x130>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d108      	bne.n	8006b38 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	695b      	ldr	r3, [r3, #20]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	68fa      	ldr	r2, [r7, #12]
 8006b4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	689a      	ldr	r2, [r3, #8]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681a      	ldr	r2, [r3, #0]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a10      	ldr	r2, [pc, #64]	; (8006ba0 <TIM_Base_SetConfig+0x114>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d00f      	beq.n	8006b84 <TIM_Base_SetConfig+0xf8>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a12      	ldr	r2, [pc, #72]	; (8006bb0 <TIM_Base_SetConfig+0x124>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d00b      	beq.n	8006b84 <TIM_Base_SetConfig+0xf8>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a11      	ldr	r2, [pc, #68]	; (8006bb4 <TIM_Base_SetConfig+0x128>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d007      	beq.n	8006b84 <TIM_Base_SetConfig+0xf8>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a10      	ldr	r2, [pc, #64]	; (8006bb8 <TIM_Base_SetConfig+0x12c>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d003      	beq.n	8006b84 <TIM_Base_SetConfig+0xf8>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a0f      	ldr	r2, [pc, #60]	; (8006bbc <TIM_Base_SetConfig+0x130>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d103      	bne.n	8006b8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	691a      	ldr	r2, [r3, #16]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	615a      	str	r2, [r3, #20]
}
 8006b92:	bf00      	nop
 8006b94:	3714      	adds	r7, #20
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	40010000 	.word	0x40010000
 8006ba4:	40000400 	.word	0x40000400
 8006ba8:	40000800 	.word	0x40000800
 8006bac:	40000c00 	.word	0x40000c00
 8006bb0:	40010400 	.word	0x40010400
 8006bb4:	40014000 	.word	0x40014000
 8006bb8:	40014400 	.word	0x40014400
 8006bbc:	40014800 	.word	0x40014800

08006bc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b087      	sub	sp, #28
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	f023 0201 	bic.w	r2, r3, #1
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	4b37      	ldr	r3, [pc, #220]	; (8006cc8 <TIM_OC1_SetConfig+0x108>)
 8006bec:	4013      	ands	r3, r2
 8006bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f023 0303 	bic.w	r3, r3, #3
 8006bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	f023 0302 	bic.w	r3, r3, #2
 8006c08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	4a2d      	ldr	r2, [pc, #180]	; (8006ccc <TIM_OC1_SetConfig+0x10c>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d00f      	beq.n	8006c3c <TIM_OC1_SetConfig+0x7c>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a2c      	ldr	r2, [pc, #176]	; (8006cd0 <TIM_OC1_SetConfig+0x110>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d00b      	beq.n	8006c3c <TIM_OC1_SetConfig+0x7c>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a2b      	ldr	r2, [pc, #172]	; (8006cd4 <TIM_OC1_SetConfig+0x114>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d007      	beq.n	8006c3c <TIM_OC1_SetConfig+0x7c>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a2a      	ldr	r2, [pc, #168]	; (8006cd8 <TIM_OC1_SetConfig+0x118>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d003      	beq.n	8006c3c <TIM_OC1_SetConfig+0x7c>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a29      	ldr	r2, [pc, #164]	; (8006cdc <TIM_OC1_SetConfig+0x11c>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d10c      	bne.n	8006c56 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	f023 0308 	bic.w	r3, r3, #8
 8006c42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	697a      	ldr	r2, [r7, #20]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	f023 0304 	bic.w	r3, r3, #4
 8006c54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a1c      	ldr	r2, [pc, #112]	; (8006ccc <TIM_OC1_SetConfig+0x10c>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d00f      	beq.n	8006c7e <TIM_OC1_SetConfig+0xbe>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	4a1b      	ldr	r2, [pc, #108]	; (8006cd0 <TIM_OC1_SetConfig+0x110>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d00b      	beq.n	8006c7e <TIM_OC1_SetConfig+0xbe>
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	4a1a      	ldr	r2, [pc, #104]	; (8006cd4 <TIM_OC1_SetConfig+0x114>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d007      	beq.n	8006c7e <TIM_OC1_SetConfig+0xbe>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a19      	ldr	r2, [pc, #100]	; (8006cd8 <TIM_OC1_SetConfig+0x118>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d003      	beq.n	8006c7e <TIM_OC1_SetConfig+0xbe>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	4a18      	ldr	r2, [pc, #96]	; (8006cdc <TIM_OC1_SetConfig+0x11c>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d111      	bne.n	8006ca2 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	695b      	ldr	r3, [r3, #20]
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	693a      	ldr	r2, [r7, #16]
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	685a      	ldr	r2, [r3, #4]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	697a      	ldr	r2, [r7, #20]
 8006cba:	621a      	str	r2, [r3, #32]
}
 8006cbc:	bf00      	nop
 8006cbe:	371c      	adds	r7, #28
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr
 8006cc8:	fffeff8f 	.word	0xfffeff8f
 8006ccc:	40010000 	.word	0x40010000
 8006cd0:	40010400 	.word	0x40010400
 8006cd4:	40014000 	.word	0x40014000
 8006cd8:	40014400 	.word	0x40014400
 8006cdc:	40014800 	.word	0x40014800

08006ce0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	f023 0210 	bic.w	r2, r3, #16
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	699b      	ldr	r3, [r3, #24]
 8006d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d08:	68fa      	ldr	r2, [r7, #12]
 8006d0a:	4b34      	ldr	r3, [pc, #208]	; (8006ddc <TIM_OC2_SetConfig+0xfc>)
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	021b      	lsls	r3, r3, #8
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	f023 0320 	bic.w	r3, r3, #32
 8006d2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	011b      	lsls	r3, r3, #4
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a29      	ldr	r2, [pc, #164]	; (8006de0 <TIM_OC2_SetConfig+0x100>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d003      	beq.n	8006d48 <TIM_OC2_SetConfig+0x68>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a28      	ldr	r2, [pc, #160]	; (8006de4 <TIM_OC2_SetConfig+0x104>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d10d      	bne.n	8006d64 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	011b      	lsls	r3, r3, #4
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	4a1e      	ldr	r2, [pc, #120]	; (8006de0 <TIM_OC2_SetConfig+0x100>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d00f      	beq.n	8006d8c <TIM_OC2_SetConfig+0xac>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	4a1d      	ldr	r2, [pc, #116]	; (8006de4 <TIM_OC2_SetConfig+0x104>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d00b      	beq.n	8006d8c <TIM_OC2_SetConfig+0xac>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a1c      	ldr	r2, [pc, #112]	; (8006de8 <TIM_OC2_SetConfig+0x108>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d007      	beq.n	8006d8c <TIM_OC2_SetConfig+0xac>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a1b      	ldr	r2, [pc, #108]	; (8006dec <TIM_OC2_SetConfig+0x10c>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d003      	beq.n	8006d8c <TIM_OC2_SetConfig+0xac>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a1a      	ldr	r2, [pc, #104]	; (8006df0 <TIM_OC2_SetConfig+0x110>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d113      	bne.n	8006db4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	695b      	ldr	r3, [r3, #20]
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	693a      	ldr	r2, [r7, #16]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	693a      	ldr	r2, [r7, #16]
 8006db8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	68fa      	ldr	r2, [r7, #12]
 8006dbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	685a      	ldr	r2, [r3, #4]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	697a      	ldr	r2, [r7, #20]
 8006dcc:	621a      	str	r2, [r3, #32]
}
 8006dce:	bf00      	nop
 8006dd0:	371c      	adds	r7, #28
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	feff8fff 	.word	0xfeff8fff
 8006de0:	40010000 	.word	0x40010000
 8006de4:	40010400 	.word	0x40010400
 8006de8:	40014000 	.word	0x40014000
 8006dec:	40014400 	.word	0x40014400
 8006df0:	40014800 	.word	0x40014800

08006df4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b087      	sub	sp, #28
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a1b      	ldr	r3, [r3, #32]
 8006e0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	69db      	ldr	r3, [r3, #28]
 8006e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e1c:	68fa      	ldr	r2, [r7, #12]
 8006e1e:	4b33      	ldr	r3, [pc, #204]	; (8006eec <TIM_OC3_SetConfig+0xf8>)
 8006e20:	4013      	ands	r3, r2
 8006e22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f023 0303 	bic.w	r3, r3, #3
 8006e2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	021b      	lsls	r3, r3, #8
 8006e44:	697a      	ldr	r2, [r7, #20]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a28      	ldr	r2, [pc, #160]	; (8006ef0 <TIM_OC3_SetConfig+0xfc>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d003      	beq.n	8006e5a <TIM_OC3_SetConfig+0x66>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	4a27      	ldr	r2, [pc, #156]	; (8006ef4 <TIM_OC3_SetConfig+0x100>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d10d      	bne.n	8006e76 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	021b      	lsls	r3, r3, #8
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a1d      	ldr	r2, [pc, #116]	; (8006ef0 <TIM_OC3_SetConfig+0xfc>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d00f      	beq.n	8006e9e <TIM_OC3_SetConfig+0xaa>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a1c      	ldr	r2, [pc, #112]	; (8006ef4 <TIM_OC3_SetConfig+0x100>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d00b      	beq.n	8006e9e <TIM_OC3_SetConfig+0xaa>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a1b      	ldr	r2, [pc, #108]	; (8006ef8 <TIM_OC3_SetConfig+0x104>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d007      	beq.n	8006e9e <TIM_OC3_SetConfig+0xaa>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a1a      	ldr	r2, [pc, #104]	; (8006efc <TIM_OC3_SetConfig+0x108>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d003      	beq.n	8006e9e <TIM_OC3_SetConfig+0xaa>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a19      	ldr	r2, [pc, #100]	; (8006f00 <TIM_OC3_SetConfig+0x10c>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d113      	bne.n	8006ec6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ea4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006eac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	695b      	ldr	r3, [r3, #20]
 8006eb2:	011b      	lsls	r3, r3, #4
 8006eb4:	693a      	ldr	r2, [r7, #16]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	699b      	ldr	r3, [r3, #24]
 8006ebe:	011b      	lsls	r3, r3, #4
 8006ec0:	693a      	ldr	r2, [r7, #16]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	68fa      	ldr	r2, [r7, #12]
 8006ed0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	685a      	ldr	r2, [r3, #4]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	697a      	ldr	r2, [r7, #20]
 8006ede:	621a      	str	r2, [r3, #32]
}
 8006ee0:	bf00      	nop
 8006ee2:	371c      	adds	r7, #28
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eea:	4770      	bx	lr
 8006eec:	fffeff8f 	.word	0xfffeff8f
 8006ef0:	40010000 	.word	0x40010000
 8006ef4:	40010400 	.word	0x40010400
 8006ef8:	40014000 	.word	0x40014000
 8006efc:	40014400 	.word	0x40014400
 8006f00:	40014800 	.word	0x40014800

08006f04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b087      	sub	sp, #28
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a1b      	ldr	r3, [r3, #32]
 8006f12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	69db      	ldr	r3, [r3, #28]
 8006f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f2c:	68fa      	ldr	r2, [r7, #12]
 8006f2e:	4b24      	ldr	r3, [pc, #144]	; (8006fc0 <TIM_OC4_SetConfig+0xbc>)
 8006f30:	4013      	ands	r3, r2
 8006f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	021b      	lsls	r3, r3, #8
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	031b      	lsls	r3, r3, #12
 8006f56:	693a      	ldr	r2, [r7, #16]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a19      	ldr	r2, [pc, #100]	; (8006fc4 <TIM_OC4_SetConfig+0xc0>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d00f      	beq.n	8006f84 <TIM_OC4_SetConfig+0x80>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a18      	ldr	r2, [pc, #96]	; (8006fc8 <TIM_OC4_SetConfig+0xc4>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d00b      	beq.n	8006f84 <TIM_OC4_SetConfig+0x80>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a17      	ldr	r2, [pc, #92]	; (8006fcc <TIM_OC4_SetConfig+0xc8>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d007      	beq.n	8006f84 <TIM_OC4_SetConfig+0x80>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a16      	ldr	r2, [pc, #88]	; (8006fd0 <TIM_OC4_SetConfig+0xcc>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d003      	beq.n	8006f84 <TIM_OC4_SetConfig+0x80>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a15      	ldr	r2, [pc, #84]	; (8006fd4 <TIM_OC4_SetConfig+0xd0>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d109      	bne.n	8006f98 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	019b      	lsls	r3, r3, #6
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	697a      	ldr	r2, [r7, #20]
 8006f9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	685a      	ldr	r2, [r3, #4]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	621a      	str	r2, [r3, #32]
}
 8006fb2:	bf00      	nop
 8006fb4:	371c      	adds	r7, #28
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	feff8fff 	.word	0xfeff8fff
 8006fc4:	40010000 	.word	0x40010000
 8006fc8:	40010400 	.word	0x40010400
 8006fcc:	40014000 	.word	0x40014000
 8006fd0:	40014400 	.word	0x40014400
 8006fd4:	40014800 	.word	0x40014800

08006fd8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a1b      	ldr	r3, [r3, #32]
 8006ff2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	4b21      	ldr	r3, [pc, #132]	; (8007088 <TIM_OC5_SetConfig+0xb0>)
 8007004:	4013      	ands	r3, r2
 8007006:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68fa      	ldr	r2, [r7, #12]
 800700e:	4313      	orrs	r3, r2
 8007010:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007012:	693b      	ldr	r3, [r7, #16]
 8007014:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007018:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	041b      	lsls	r3, r3, #16
 8007020:	693a      	ldr	r2, [r7, #16]
 8007022:	4313      	orrs	r3, r2
 8007024:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a18      	ldr	r2, [pc, #96]	; (800708c <TIM_OC5_SetConfig+0xb4>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d00f      	beq.n	800704e <TIM_OC5_SetConfig+0x76>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a17      	ldr	r2, [pc, #92]	; (8007090 <TIM_OC5_SetConfig+0xb8>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d00b      	beq.n	800704e <TIM_OC5_SetConfig+0x76>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a16      	ldr	r2, [pc, #88]	; (8007094 <TIM_OC5_SetConfig+0xbc>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d007      	beq.n	800704e <TIM_OC5_SetConfig+0x76>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a15      	ldr	r2, [pc, #84]	; (8007098 <TIM_OC5_SetConfig+0xc0>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d003      	beq.n	800704e <TIM_OC5_SetConfig+0x76>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a14      	ldr	r2, [pc, #80]	; (800709c <TIM_OC5_SetConfig+0xc4>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d109      	bne.n	8007062 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007054:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	695b      	ldr	r3, [r3, #20]
 800705a:	021b      	lsls	r3, r3, #8
 800705c:	697a      	ldr	r2, [r7, #20]
 800705e:	4313      	orrs	r3, r2
 8007060:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	685a      	ldr	r2, [r3, #4]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	693a      	ldr	r2, [r7, #16]
 800707a:	621a      	str	r2, [r3, #32]
}
 800707c:	bf00      	nop
 800707e:	371c      	adds	r7, #28
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr
 8007088:	fffeff8f 	.word	0xfffeff8f
 800708c:	40010000 	.word	0x40010000
 8007090:	40010400 	.word	0x40010400
 8007094:	40014000 	.word	0x40014000
 8007098:	40014400 	.word	0x40014400
 800709c:	40014800 	.word	0x40014800

080070a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b087      	sub	sp, #28
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6a1b      	ldr	r3, [r3, #32]
 80070ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	4b22      	ldr	r3, [pc, #136]	; (8007154 <TIM_OC6_SetConfig+0xb4>)
 80070cc:	4013      	ands	r3, r2
 80070ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	021b      	lsls	r3, r3, #8
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	4313      	orrs	r3, r2
 80070da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80070e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	051b      	lsls	r3, r3, #20
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	4313      	orrs	r3, r2
 80070ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a19      	ldr	r2, [pc, #100]	; (8007158 <TIM_OC6_SetConfig+0xb8>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d00f      	beq.n	8007118 <TIM_OC6_SetConfig+0x78>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a18      	ldr	r2, [pc, #96]	; (800715c <TIM_OC6_SetConfig+0xbc>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d00b      	beq.n	8007118 <TIM_OC6_SetConfig+0x78>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4a17      	ldr	r2, [pc, #92]	; (8007160 <TIM_OC6_SetConfig+0xc0>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d007      	beq.n	8007118 <TIM_OC6_SetConfig+0x78>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a16      	ldr	r2, [pc, #88]	; (8007164 <TIM_OC6_SetConfig+0xc4>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d003      	beq.n	8007118 <TIM_OC6_SetConfig+0x78>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	4a15      	ldr	r2, [pc, #84]	; (8007168 <TIM_OC6_SetConfig+0xc8>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d109      	bne.n	800712c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800711e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	695b      	ldr	r3, [r3, #20]
 8007124:	029b      	lsls	r3, r3, #10
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	4313      	orrs	r3, r2
 800712a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	697a      	ldr	r2, [r7, #20]
 8007130:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	68fa      	ldr	r2, [r7, #12]
 8007136:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	685a      	ldr	r2, [r3, #4]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	693a      	ldr	r2, [r7, #16]
 8007144:	621a      	str	r2, [r3, #32]
}
 8007146:	bf00      	nop
 8007148:	371c      	adds	r7, #28
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	feff8fff 	.word	0xfeff8fff
 8007158:	40010000 	.word	0x40010000
 800715c:	40010400 	.word	0x40010400
 8007160:	40014000 	.word	0x40014000
 8007164:	40014400 	.word	0x40014400
 8007168:	40014800 	.word	0x40014800

0800716c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800716c:	b480      	push	{r7}
 800716e:	b087      	sub	sp, #28
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	f003 031f 	and.w	r3, r3, #31
 800717e:	2201      	movs	r2, #1
 8007180:	fa02 f303 	lsl.w	r3, r2, r3
 8007184:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6a1a      	ldr	r2, [r3, #32]
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	43db      	mvns	r3, r3
 800718e:	401a      	ands	r2, r3
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6a1a      	ldr	r2, [r3, #32]
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	f003 031f 	and.w	r3, r3, #31
 800719e:	6879      	ldr	r1, [r7, #4]
 80071a0:	fa01 f303 	lsl.w	r3, r1, r3
 80071a4:	431a      	orrs	r2, r3
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	621a      	str	r2, [r3, #32]
}
 80071aa:	bf00      	nop
 80071ac:	371c      	adds	r7, #28
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr

080071b6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071b6:	b480      	push	{r7}
 80071b8:	b083      	sub	sp, #12
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071be:	bf00      	nop
 80071c0:	370c      	adds	r7, #12
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr

080071ca <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071ca:	b480      	push	{r7}
 80071cc:	b083      	sub	sp, #12
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071d2:	bf00      	nop
 80071d4:	370c      	adds	r7, #12
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr

080071de <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80071de:	b480      	push	{r7}
 80071e0:	b083      	sub	sp, #12
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80071e6:	bf00      	nop
 80071e8:	370c      	adds	r7, #12
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr

080071f2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071f2:	b580      	push	{r7, lr}
 80071f4:	b082      	sub	sp, #8
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d101      	bne.n	8007204 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	e042      	b.n	800728a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800720a:	2b00      	cmp	r3, #0
 800720c:	d106      	bne.n	800721c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f7fa ff94 	bl	8002144 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2224      	movs	r2, #36	; 0x24
 8007220:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f022 0201 	bic.w	r2, r2, #1
 8007232:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f8c3 	bl	80073c0 <UART_SetConfig>
 800723a:	4603      	mov	r3, r0
 800723c:	2b01      	cmp	r3, #1
 800723e:	d101      	bne.n	8007244 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e022      	b.n	800728a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007248:	2b00      	cmp	r3, #0
 800724a:	d002      	beq.n	8007252 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 fe1f 	bl	8007e90 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007260:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	689a      	ldr	r2, [r3, #8]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007270:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f042 0201 	orr.w	r2, r2, #1
 8007280:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 fea6 	bl	8007fd4 <UART_CheckIdleState>
 8007288:	4603      	mov	r3, r0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3708      	adds	r7, #8
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007292:	b580      	push	{r7, lr}
 8007294:	b08a      	sub	sp, #40	; 0x28
 8007296:	af02      	add	r7, sp, #8
 8007298:	60f8      	str	r0, [r7, #12]
 800729a:	60b9      	str	r1, [r7, #8]
 800729c:	603b      	str	r3, [r7, #0]
 800729e:	4613      	mov	r3, r2
 80072a0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072a8:	2b20      	cmp	r3, #32
 80072aa:	f040 8083 	bne.w	80073b4 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d002      	beq.n	80072ba <HAL_UART_Transmit+0x28>
 80072b4:	88fb      	ldrh	r3, [r7, #6]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d101      	bne.n	80072be <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e07b      	b.n	80073b6 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d101      	bne.n	80072cc <HAL_UART_Transmit+0x3a>
 80072c8:	2302      	movs	r3, #2
 80072ca:	e074      	b.n	80073b6 <HAL_UART_Transmit+0x124>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2221      	movs	r2, #33	; 0x21
 80072e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072e4:	f7fb f8c6 	bl	8002474 <HAL_GetTick>
 80072e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	88fa      	ldrh	r2, [r7, #6]
 80072ee:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	88fa      	ldrh	r2, [r7, #6]
 80072f6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007302:	d108      	bne.n	8007316 <HAL_UART_Transmit+0x84>
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d104      	bne.n	8007316 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800730c:	2300      	movs	r3, #0
 800730e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	61bb      	str	r3, [r7, #24]
 8007314:	e003      	b.n	800731e <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800731a:	2300      	movs	r3, #0
 800731c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007326:	e02c      	b.n	8007382 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	9300      	str	r3, [sp, #0]
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	2200      	movs	r2, #0
 8007330:	2180      	movs	r1, #128	; 0x80
 8007332:	68f8      	ldr	r0, [r7, #12]
 8007334:	f000 fe99 	bl	800806a <UART_WaitOnFlagUntilTimeout>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e039      	b.n	80073b6 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10b      	bne.n	8007360 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	881b      	ldrh	r3, [r3, #0]
 800734c:	461a      	mov	r2, r3
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007356:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	3302      	adds	r3, #2
 800735c:	61bb      	str	r3, [r7, #24]
 800735e:	e007      	b.n	8007370 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007360:	69fb      	ldr	r3, [r7, #28]
 8007362:	781a      	ldrb	r2, [r3, #0]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	3301      	adds	r3, #1
 800736e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007376:	b29b      	uxth	r3, r3
 8007378:	3b01      	subs	r3, #1
 800737a:	b29a      	uxth	r2, r3
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007388:	b29b      	uxth	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1cc      	bne.n	8007328 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	9300      	str	r3, [sp, #0]
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	2200      	movs	r2, #0
 8007396:	2140      	movs	r1, #64	; 0x40
 8007398:	68f8      	ldr	r0, [r7, #12]
 800739a:	f000 fe66 	bl	800806a <UART_WaitOnFlagUntilTimeout>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d001      	beq.n	80073a8 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80073a4:	2303      	movs	r3, #3
 80073a6:	e006      	b.n	80073b6 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2220      	movs	r2, #32
 80073ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80073b0:	2300      	movs	r3, #0
 80073b2:	e000      	b.n	80073b6 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80073b4:	2302      	movs	r3, #2
  }
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3720      	adds	r7, #32
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
	...

080073c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073c4:	b092      	sub	sp, #72	; 0x48
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073ca:	2300      	movs	r3, #0
 80073cc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	689a      	ldr	r2, [r3, #8]
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	691b      	ldr	r3, [r3, #16]
 80073d8:	431a      	orrs	r2, r3
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	695b      	ldr	r3, [r3, #20]
 80073de:	431a      	orrs	r2, r3
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	69db      	ldr	r3, [r3, #28]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	4bbe      	ldr	r3, [pc, #760]	; (80076e8 <UART_SetConfig+0x328>)
 80073f0:	4013      	ands	r3, r2
 80073f2:	697a      	ldr	r2, [r7, #20]
 80073f4:	6812      	ldr	r2, [r2, #0]
 80073f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80073f8:	430b      	orrs	r3, r1
 80073fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	68da      	ldr	r2, [r3, #12]
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	699b      	ldr	r3, [r3, #24]
 8007416:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4ab3      	ldr	r2, [pc, #716]	; (80076ec <UART_SetConfig+0x32c>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d004      	beq.n	800742c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	6a1b      	ldr	r3, [r3, #32]
 8007426:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007428:	4313      	orrs	r3, r2
 800742a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	689a      	ldr	r2, [r3, #8]
 8007432:	4baf      	ldr	r3, [pc, #700]	; (80076f0 <UART_SetConfig+0x330>)
 8007434:	4013      	ands	r3, r2
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	6812      	ldr	r2, [r2, #0]
 800743a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800743c:	430b      	orrs	r3, r1
 800743e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007446:	f023 010f 	bic.w	r1, r3, #15
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	430a      	orrs	r2, r1
 8007454:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4aa6      	ldr	r2, [pc, #664]	; (80076f4 <UART_SetConfig+0x334>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d177      	bne.n	8007550 <UART_SetConfig+0x190>
 8007460:	4ba5      	ldr	r3, [pc, #660]	; (80076f8 <UART_SetConfig+0x338>)
 8007462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007464:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007468:	2b28      	cmp	r3, #40	; 0x28
 800746a:	d86d      	bhi.n	8007548 <UART_SetConfig+0x188>
 800746c:	a201      	add	r2, pc, #4	; (adr r2, 8007474 <UART_SetConfig+0xb4>)
 800746e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007472:	bf00      	nop
 8007474:	08007519 	.word	0x08007519
 8007478:	08007549 	.word	0x08007549
 800747c:	08007549 	.word	0x08007549
 8007480:	08007549 	.word	0x08007549
 8007484:	08007549 	.word	0x08007549
 8007488:	08007549 	.word	0x08007549
 800748c:	08007549 	.word	0x08007549
 8007490:	08007549 	.word	0x08007549
 8007494:	08007521 	.word	0x08007521
 8007498:	08007549 	.word	0x08007549
 800749c:	08007549 	.word	0x08007549
 80074a0:	08007549 	.word	0x08007549
 80074a4:	08007549 	.word	0x08007549
 80074a8:	08007549 	.word	0x08007549
 80074ac:	08007549 	.word	0x08007549
 80074b0:	08007549 	.word	0x08007549
 80074b4:	08007529 	.word	0x08007529
 80074b8:	08007549 	.word	0x08007549
 80074bc:	08007549 	.word	0x08007549
 80074c0:	08007549 	.word	0x08007549
 80074c4:	08007549 	.word	0x08007549
 80074c8:	08007549 	.word	0x08007549
 80074cc:	08007549 	.word	0x08007549
 80074d0:	08007549 	.word	0x08007549
 80074d4:	08007531 	.word	0x08007531
 80074d8:	08007549 	.word	0x08007549
 80074dc:	08007549 	.word	0x08007549
 80074e0:	08007549 	.word	0x08007549
 80074e4:	08007549 	.word	0x08007549
 80074e8:	08007549 	.word	0x08007549
 80074ec:	08007549 	.word	0x08007549
 80074f0:	08007549 	.word	0x08007549
 80074f4:	08007539 	.word	0x08007539
 80074f8:	08007549 	.word	0x08007549
 80074fc:	08007549 	.word	0x08007549
 8007500:	08007549 	.word	0x08007549
 8007504:	08007549 	.word	0x08007549
 8007508:	08007549 	.word	0x08007549
 800750c:	08007549 	.word	0x08007549
 8007510:	08007549 	.word	0x08007549
 8007514:	08007541 	.word	0x08007541
 8007518:	2301      	movs	r3, #1
 800751a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800751e:	e222      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007520:	2304      	movs	r3, #4
 8007522:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007526:	e21e      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007528:	2308      	movs	r3, #8
 800752a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800752e:	e21a      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007530:	2310      	movs	r3, #16
 8007532:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007536:	e216      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007538:	2320      	movs	r3, #32
 800753a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800753e:	e212      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007540:	2340      	movs	r3, #64	; 0x40
 8007542:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007546:	e20e      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007548:	2380      	movs	r3, #128	; 0x80
 800754a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800754e:	e20a      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a69      	ldr	r2, [pc, #420]	; (80076fc <UART_SetConfig+0x33c>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d130      	bne.n	80075bc <UART_SetConfig+0x1fc>
 800755a:	4b67      	ldr	r3, [pc, #412]	; (80076f8 <UART_SetConfig+0x338>)
 800755c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800755e:	f003 0307 	and.w	r3, r3, #7
 8007562:	2b05      	cmp	r3, #5
 8007564:	d826      	bhi.n	80075b4 <UART_SetConfig+0x1f4>
 8007566:	a201      	add	r2, pc, #4	; (adr r2, 800756c <UART_SetConfig+0x1ac>)
 8007568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800756c:	08007585 	.word	0x08007585
 8007570:	0800758d 	.word	0x0800758d
 8007574:	08007595 	.word	0x08007595
 8007578:	0800759d 	.word	0x0800759d
 800757c:	080075a5 	.word	0x080075a5
 8007580:	080075ad 	.word	0x080075ad
 8007584:	2300      	movs	r3, #0
 8007586:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800758a:	e1ec      	b.n	8007966 <UART_SetConfig+0x5a6>
 800758c:	2304      	movs	r3, #4
 800758e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007592:	e1e8      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007594:	2308      	movs	r3, #8
 8007596:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800759a:	e1e4      	b.n	8007966 <UART_SetConfig+0x5a6>
 800759c:	2310      	movs	r3, #16
 800759e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80075a2:	e1e0      	b.n	8007966 <UART_SetConfig+0x5a6>
 80075a4:	2320      	movs	r3, #32
 80075a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80075aa:	e1dc      	b.n	8007966 <UART_SetConfig+0x5a6>
 80075ac:	2340      	movs	r3, #64	; 0x40
 80075ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80075b2:	e1d8      	b.n	8007966 <UART_SetConfig+0x5a6>
 80075b4:	2380      	movs	r3, #128	; 0x80
 80075b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80075ba:	e1d4      	b.n	8007966 <UART_SetConfig+0x5a6>
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a4f      	ldr	r2, [pc, #316]	; (8007700 <UART_SetConfig+0x340>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d130      	bne.n	8007628 <UART_SetConfig+0x268>
 80075c6:	4b4c      	ldr	r3, [pc, #304]	; (80076f8 <UART_SetConfig+0x338>)
 80075c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075ca:	f003 0307 	and.w	r3, r3, #7
 80075ce:	2b05      	cmp	r3, #5
 80075d0:	d826      	bhi.n	8007620 <UART_SetConfig+0x260>
 80075d2:	a201      	add	r2, pc, #4	; (adr r2, 80075d8 <UART_SetConfig+0x218>)
 80075d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d8:	080075f1 	.word	0x080075f1
 80075dc:	080075f9 	.word	0x080075f9
 80075e0:	08007601 	.word	0x08007601
 80075e4:	08007609 	.word	0x08007609
 80075e8:	08007611 	.word	0x08007611
 80075ec:	08007619 	.word	0x08007619
 80075f0:	2300      	movs	r3, #0
 80075f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80075f6:	e1b6      	b.n	8007966 <UART_SetConfig+0x5a6>
 80075f8:	2304      	movs	r3, #4
 80075fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80075fe:	e1b2      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007600:	2308      	movs	r3, #8
 8007602:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007606:	e1ae      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007608:	2310      	movs	r3, #16
 800760a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800760e:	e1aa      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007610:	2320      	movs	r3, #32
 8007612:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007616:	e1a6      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007618:	2340      	movs	r3, #64	; 0x40
 800761a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800761e:	e1a2      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007620:	2380      	movs	r3, #128	; 0x80
 8007622:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007626:	e19e      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a35      	ldr	r2, [pc, #212]	; (8007704 <UART_SetConfig+0x344>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d130      	bne.n	8007694 <UART_SetConfig+0x2d4>
 8007632:	4b31      	ldr	r3, [pc, #196]	; (80076f8 <UART_SetConfig+0x338>)
 8007634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007636:	f003 0307 	and.w	r3, r3, #7
 800763a:	2b05      	cmp	r3, #5
 800763c:	d826      	bhi.n	800768c <UART_SetConfig+0x2cc>
 800763e:	a201      	add	r2, pc, #4	; (adr r2, 8007644 <UART_SetConfig+0x284>)
 8007640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007644:	0800765d 	.word	0x0800765d
 8007648:	08007665 	.word	0x08007665
 800764c:	0800766d 	.word	0x0800766d
 8007650:	08007675 	.word	0x08007675
 8007654:	0800767d 	.word	0x0800767d
 8007658:	08007685 	.word	0x08007685
 800765c:	2300      	movs	r3, #0
 800765e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007662:	e180      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007664:	2304      	movs	r3, #4
 8007666:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800766a:	e17c      	b.n	8007966 <UART_SetConfig+0x5a6>
 800766c:	2308      	movs	r3, #8
 800766e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007672:	e178      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007674:	2310      	movs	r3, #16
 8007676:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800767a:	e174      	b.n	8007966 <UART_SetConfig+0x5a6>
 800767c:	2320      	movs	r3, #32
 800767e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007682:	e170      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007684:	2340      	movs	r3, #64	; 0x40
 8007686:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800768a:	e16c      	b.n	8007966 <UART_SetConfig+0x5a6>
 800768c:	2380      	movs	r3, #128	; 0x80
 800768e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007692:	e168      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a1b      	ldr	r2, [pc, #108]	; (8007708 <UART_SetConfig+0x348>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d142      	bne.n	8007724 <UART_SetConfig+0x364>
 800769e:	4b16      	ldr	r3, [pc, #88]	; (80076f8 <UART_SetConfig+0x338>)
 80076a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076a2:	f003 0307 	and.w	r3, r3, #7
 80076a6:	2b05      	cmp	r3, #5
 80076a8:	d838      	bhi.n	800771c <UART_SetConfig+0x35c>
 80076aa:	a201      	add	r2, pc, #4	; (adr r2, 80076b0 <UART_SetConfig+0x2f0>)
 80076ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b0:	080076c9 	.word	0x080076c9
 80076b4:	080076d1 	.word	0x080076d1
 80076b8:	080076d9 	.word	0x080076d9
 80076bc:	080076e1 	.word	0x080076e1
 80076c0:	0800770d 	.word	0x0800770d
 80076c4:	08007715 	.word	0x08007715
 80076c8:	2300      	movs	r3, #0
 80076ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80076ce:	e14a      	b.n	8007966 <UART_SetConfig+0x5a6>
 80076d0:	2304      	movs	r3, #4
 80076d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80076d6:	e146      	b.n	8007966 <UART_SetConfig+0x5a6>
 80076d8:	2308      	movs	r3, #8
 80076da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80076de:	e142      	b.n	8007966 <UART_SetConfig+0x5a6>
 80076e0:	2310      	movs	r3, #16
 80076e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80076e6:	e13e      	b.n	8007966 <UART_SetConfig+0x5a6>
 80076e8:	cfff69f3 	.word	0xcfff69f3
 80076ec:	58000c00 	.word	0x58000c00
 80076f0:	11fff4ff 	.word	0x11fff4ff
 80076f4:	40011000 	.word	0x40011000
 80076f8:	58024400 	.word	0x58024400
 80076fc:	40004400 	.word	0x40004400
 8007700:	40004800 	.word	0x40004800
 8007704:	40004c00 	.word	0x40004c00
 8007708:	40005000 	.word	0x40005000
 800770c:	2320      	movs	r3, #32
 800770e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007712:	e128      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007714:	2340      	movs	r3, #64	; 0x40
 8007716:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800771a:	e124      	b.n	8007966 <UART_SetConfig+0x5a6>
 800771c:	2380      	movs	r3, #128	; 0x80
 800771e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007722:	e120      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4acb      	ldr	r2, [pc, #812]	; (8007a58 <UART_SetConfig+0x698>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d176      	bne.n	800781c <UART_SetConfig+0x45c>
 800772e:	4bcb      	ldr	r3, [pc, #812]	; (8007a5c <UART_SetConfig+0x69c>)
 8007730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007732:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007736:	2b28      	cmp	r3, #40	; 0x28
 8007738:	d86c      	bhi.n	8007814 <UART_SetConfig+0x454>
 800773a:	a201      	add	r2, pc, #4	; (adr r2, 8007740 <UART_SetConfig+0x380>)
 800773c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007740:	080077e5 	.word	0x080077e5
 8007744:	08007815 	.word	0x08007815
 8007748:	08007815 	.word	0x08007815
 800774c:	08007815 	.word	0x08007815
 8007750:	08007815 	.word	0x08007815
 8007754:	08007815 	.word	0x08007815
 8007758:	08007815 	.word	0x08007815
 800775c:	08007815 	.word	0x08007815
 8007760:	080077ed 	.word	0x080077ed
 8007764:	08007815 	.word	0x08007815
 8007768:	08007815 	.word	0x08007815
 800776c:	08007815 	.word	0x08007815
 8007770:	08007815 	.word	0x08007815
 8007774:	08007815 	.word	0x08007815
 8007778:	08007815 	.word	0x08007815
 800777c:	08007815 	.word	0x08007815
 8007780:	080077f5 	.word	0x080077f5
 8007784:	08007815 	.word	0x08007815
 8007788:	08007815 	.word	0x08007815
 800778c:	08007815 	.word	0x08007815
 8007790:	08007815 	.word	0x08007815
 8007794:	08007815 	.word	0x08007815
 8007798:	08007815 	.word	0x08007815
 800779c:	08007815 	.word	0x08007815
 80077a0:	080077fd 	.word	0x080077fd
 80077a4:	08007815 	.word	0x08007815
 80077a8:	08007815 	.word	0x08007815
 80077ac:	08007815 	.word	0x08007815
 80077b0:	08007815 	.word	0x08007815
 80077b4:	08007815 	.word	0x08007815
 80077b8:	08007815 	.word	0x08007815
 80077bc:	08007815 	.word	0x08007815
 80077c0:	08007805 	.word	0x08007805
 80077c4:	08007815 	.word	0x08007815
 80077c8:	08007815 	.word	0x08007815
 80077cc:	08007815 	.word	0x08007815
 80077d0:	08007815 	.word	0x08007815
 80077d4:	08007815 	.word	0x08007815
 80077d8:	08007815 	.word	0x08007815
 80077dc:	08007815 	.word	0x08007815
 80077e0:	0800780d 	.word	0x0800780d
 80077e4:	2301      	movs	r3, #1
 80077e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80077ea:	e0bc      	b.n	8007966 <UART_SetConfig+0x5a6>
 80077ec:	2304      	movs	r3, #4
 80077ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80077f2:	e0b8      	b.n	8007966 <UART_SetConfig+0x5a6>
 80077f4:	2308      	movs	r3, #8
 80077f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80077fa:	e0b4      	b.n	8007966 <UART_SetConfig+0x5a6>
 80077fc:	2310      	movs	r3, #16
 80077fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007802:	e0b0      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007804:	2320      	movs	r3, #32
 8007806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800780a:	e0ac      	b.n	8007966 <UART_SetConfig+0x5a6>
 800780c:	2340      	movs	r3, #64	; 0x40
 800780e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007812:	e0a8      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007814:	2380      	movs	r3, #128	; 0x80
 8007816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800781a:	e0a4      	b.n	8007966 <UART_SetConfig+0x5a6>
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a8f      	ldr	r2, [pc, #572]	; (8007a60 <UART_SetConfig+0x6a0>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d130      	bne.n	8007888 <UART_SetConfig+0x4c8>
 8007826:	4b8d      	ldr	r3, [pc, #564]	; (8007a5c <UART_SetConfig+0x69c>)
 8007828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800782a:	f003 0307 	and.w	r3, r3, #7
 800782e:	2b05      	cmp	r3, #5
 8007830:	d826      	bhi.n	8007880 <UART_SetConfig+0x4c0>
 8007832:	a201      	add	r2, pc, #4	; (adr r2, 8007838 <UART_SetConfig+0x478>)
 8007834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007838:	08007851 	.word	0x08007851
 800783c:	08007859 	.word	0x08007859
 8007840:	08007861 	.word	0x08007861
 8007844:	08007869 	.word	0x08007869
 8007848:	08007871 	.word	0x08007871
 800784c:	08007879 	.word	0x08007879
 8007850:	2300      	movs	r3, #0
 8007852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007856:	e086      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007858:	2304      	movs	r3, #4
 800785a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800785e:	e082      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007860:	2308      	movs	r3, #8
 8007862:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007866:	e07e      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007868:	2310      	movs	r3, #16
 800786a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800786e:	e07a      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007870:	2320      	movs	r3, #32
 8007872:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007876:	e076      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007878:	2340      	movs	r3, #64	; 0x40
 800787a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800787e:	e072      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007880:	2380      	movs	r3, #128	; 0x80
 8007882:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007886:	e06e      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a75      	ldr	r2, [pc, #468]	; (8007a64 <UART_SetConfig+0x6a4>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d130      	bne.n	80078f4 <UART_SetConfig+0x534>
 8007892:	4b72      	ldr	r3, [pc, #456]	; (8007a5c <UART_SetConfig+0x69c>)
 8007894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007896:	f003 0307 	and.w	r3, r3, #7
 800789a:	2b05      	cmp	r3, #5
 800789c:	d826      	bhi.n	80078ec <UART_SetConfig+0x52c>
 800789e:	a201      	add	r2, pc, #4	; (adr r2, 80078a4 <UART_SetConfig+0x4e4>)
 80078a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a4:	080078bd 	.word	0x080078bd
 80078a8:	080078c5 	.word	0x080078c5
 80078ac:	080078cd 	.word	0x080078cd
 80078b0:	080078d5 	.word	0x080078d5
 80078b4:	080078dd 	.word	0x080078dd
 80078b8:	080078e5 	.word	0x080078e5
 80078bc:	2300      	movs	r3, #0
 80078be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80078c2:	e050      	b.n	8007966 <UART_SetConfig+0x5a6>
 80078c4:	2304      	movs	r3, #4
 80078c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80078ca:	e04c      	b.n	8007966 <UART_SetConfig+0x5a6>
 80078cc:	2308      	movs	r3, #8
 80078ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80078d2:	e048      	b.n	8007966 <UART_SetConfig+0x5a6>
 80078d4:	2310      	movs	r3, #16
 80078d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80078da:	e044      	b.n	8007966 <UART_SetConfig+0x5a6>
 80078dc:	2320      	movs	r3, #32
 80078de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80078e2:	e040      	b.n	8007966 <UART_SetConfig+0x5a6>
 80078e4:	2340      	movs	r3, #64	; 0x40
 80078e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80078ea:	e03c      	b.n	8007966 <UART_SetConfig+0x5a6>
 80078ec:	2380      	movs	r3, #128	; 0x80
 80078ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80078f2:	e038      	b.n	8007966 <UART_SetConfig+0x5a6>
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a5b      	ldr	r2, [pc, #364]	; (8007a68 <UART_SetConfig+0x6a8>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d130      	bne.n	8007960 <UART_SetConfig+0x5a0>
 80078fe:	4b57      	ldr	r3, [pc, #348]	; (8007a5c <UART_SetConfig+0x69c>)
 8007900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007902:	f003 0307 	and.w	r3, r3, #7
 8007906:	2b05      	cmp	r3, #5
 8007908:	d826      	bhi.n	8007958 <UART_SetConfig+0x598>
 800790a:	a201      	add	r2, pc, #4	; (adr r2, 8007910 <UART_SetConfig+0x550>)
 800790c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007910:	08007929 	.word	0x08007929
 8007914:	08007931 	.word	0x08007931
 8007918:	08007939 	.word	0x08007939
 800791c:	08007941 	.word	0x08007941
 8007920:	08007949 	.word	0x08007949
 8007924:	08007951 	.word	0x08007951
 8007928:	2302      	movs	r3, #2
 800792a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800792e:	e01a      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007930:	2304      	movs	r3, #4
 8007932:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007936:	e016      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007938:	2308      	movs	r3, #8
 800793a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800793e:	e012      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007940:	2310      	movs	r3, #16
 8007942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007946:	e00e      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007948:	2320      	movs	r3, #32
 800794a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800794e:	e00a      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007950:	2340      	movs	r3, #64	; 0x40
 8007952:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007956:	e006      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007958:	2380      	movs	r3, #128	; 0x80
 800795a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800795e:	e002      	b.n	8007966 <UART_SetConfig+0x5a6>
 8007960:	2380      	movs	r3, #128	; 0x80
 8007962:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a3f      	ldr	r2, [pc, #252]	; (8007a68 <UART_SetConfig+0x6a8>)
 800796c:	4293      	cmp	r3, r2
 800796e:	f040 80f8 	bne.w	8007b62 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007972:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007976:	2b20      	cmp	r3, #32
 8007978:	dc46      	bgt.n	8007a08 <UART_SetConfig+0x648>
 800797a:	2b02      	cmp	r3, #2
 800797c:	f2c0 8082 	blt.w	8007a84 <UART_SetConfig+0x6c4>
 8007980:	3b02      	subs	r3, #2
 8007982:	2b1e      	cmp	r3, #30
 8007984:	d87e      	bhi.n	8007a84 <UART_SetConfig+0x6c4>
 8007986:	a201      	add	r2, pc, #4	; (adr r2, 800798c <UART_SetConfig+0x5cc>)
 8007988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800798c:	08007a0f 	.word	0x08007a0f
 8007990:	08007a85 	.word	0x08007a85
 8007994:	08007a17 	.word	0x08007a17
 8007998:	08007a85 	.word	0x08007a85
 800799c:	08007a85 	.word	0x08007a85
 80079a0:	08007a85 	.word	0x08007a85
 80079a4:	08007a27 	.word	0x08007a27
 80079a8:	08007a85 	.word	0x08007a85
 80079ac:	08007a85 	.word	0x08007a85
 80079b0:	08007a85 	.word	0x08007a85
 80079b4:	08007a85 	.word	0x08007a85
 80079b8:	08007a85 	.word	0x08007a85
 80079bc:	08007a85 	.word	0x08007a85
 80079c0:	08007a85 	.word	0x08007a85
 80079c4:	08007a37 	.word	0x08007a37
 80079c8:	08007a85 	.word	0x08007a85
 80079cc:	08007a85 	.word	0x08007a85
 80079d0:	08007a85 	.word	0x08007a85
 80079d4:	08007a85 	.word	0x08007a85
 80079d8:	08007a85 	.word	0x08007a85
 80079dc:	08007a85 	.word	0x08007a85
 80079e0:	08007a85 	.word	0x08007a85
 80079e4:	08007a85 	.word	0x08007a85
 80079e8:	08007a85 	.word	0x08007a85
 80079ec:	08007a85 	.word	0x08007a85
 80079f0:	08007a85 	.word	0x08007a85
 80079f4:	08007a85 	.word	0x08007a85
 80079f8:	08007a85 	.word	0x08007a85
 80079fc:	08007a85 	.word	0x08007a85
 8007a00:	08007a85 	.word	0x08007a85
 8007a04:	08007a77 	.word	0x08007a77
 8007a08:	2b40      	cmp	r3, #64	; 0x40
 8007a0a:	d037      	beq.n	8007a7c <UART_SetConfig+0x6bc>
 8007a0c:	e03a      	b.n	8007a84 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007a0e:	f7fd f977 	bl	8004d00 <HAL_RCCEx_GetD3PCLK1Freq>
 8007a12:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007a14:	e03c      	b.n	8007a90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f7fd f986 	bl	8004d2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007a24:	e034      	b.n	8007a90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a26:	f107 0318 	add.w	r3, r7, #24
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f7fd fad2 	bl	8004fd4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007a30:	69fb      	ldr	r3, [r7, #28]
 8007a32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007a34:	e02c      	b.n	8007a90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a36:	4b09      	ldr	r3, [pc, #36]	; (8007a5c <UART_SetConfig+0x69c>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f003 0320 	and.w	r3, r3, #32
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d016      	beq.n	8007a70 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007a42:	4b06      	ldr	r3, [pc, #24]	; (8007a5c <UART_SetConfig+0x69c>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	08db      	lsrs	r3, r3, #3
 8007a48:	f003 0303 	and.w	r3, r3, #3
 8007a4c:	4a07      	ldr	r2, [pc, #28]	; (8007a6c <UART_SetConfig+0x6ac>)
 8007a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8007a52:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007a54:	e01c      	b.n	8007a90 <UART_SetConfig+0x6d0>
 8007a56:	bf00      	nop
 8007a58:	40011400 	.word	0x40011400
 8007a5c:	58024400 	.word	0x58024400
 8007a60:	40007800 	.word	0x40007800
 8007a64:	40007c00 	.word	0x40007c00
 8007a68:	58000c00 	.word	0x58000c00
 8007a6c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007a70:	4b9d      	ldr	r3, [pc, #628]	; (8007ce8 <UART_SetConfig+0x928>)
 8007a72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007a74:	e00c      	b.n	8007a90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007a76:	4b9d      	ldr	r3, [pc, #628]	; (8007cec <UART_SetConfig+0x92c>)
 8007a78:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007a7a:	e009      	b.n	8007a90 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007a80:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007a82:	e005      	b.n	8007a90 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007a84:	2300      	movs	r3, #0
 8007a86:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007a8e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007a90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f000 81de 	beq.w	8007e54 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a9c:	4a94      	ldr	r2, [pc, #592]	; (8007cf0 <UART_SetConfig+0x930>)
 8007a9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007aa6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007aaa:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	685a      	ldr	r2, [r3, #4]
 8007ab0:	4613      	mov	r3, r2
 8007ab2:	005b      	lsls	r3, r3, #1
 8007ab4:	4413      	add	r3, r2
 8007ab6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d305      	bcc.n	8007ac8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ac2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d903      	bls.n	8007ad0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007ace:	e1c1      	b.n	8007e54 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	60bb      	str	r3, [r7, #8]
 8007ad6:	60fa      	str	r2, [r7, #12]
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007adc:	4a84      	ldr	r2, [pc, #528]	; (8007cf0 <UART_SetConfig+0x930>)
 8007ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ae2:	b29b      	uxth	r3, r3
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	603b      	str	r3, [r7, #0]
 8007ae8:	607a      	str	r2, [r7, #4]
 8007aea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007af2:	f7f8 fc4d 	bl	8000390 <__aeabi_uldivmod>
 8007af6:	4602      	mov	r2, r0
 8007af8:	460b      	mov	r3, r1
 8007afa:	4610      	mov	r0, r2
 8007afc:	4619      	mov	r1, r3
 8007afe:	f04f 0200 	mov.w	r2, #0
 8007b02:	f04f 0300 	mov.w	r3, #0
 8007b06:	020b      	lsls	r3, r1, #8
 8007b08:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007b0c:	0202      	lsls	r2, r0, #8
 8007b0e:	6979      	ldr	r1, [r7, #20]
 8007b10:	6849      	ldr	r1, [r1, #4]
 8007b12:	0849      	lsrs	r1, r1, #1
 8007b14:	2000      	movs	r0, #0
 8007b16:	460c      	mov	r4, r1
 8007b18:	4605      	mov	r5, r0
 8007b1a:	eb12 0804 	adds.w	r8, r2, r4
 8007b1e:	eb43 0905 	adc.w	r9, r3, r5
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	469a      	mov	sl, r3
 8007b2a:	4693      	mov	fp, r2
 8007b2c:	4652      	mov	r2, sl
 8007b2e:	465b      	mov	r3, fp
 8007b30:	4640      	mov	r0, r8
 8007b32:	4649      	mov	r1, r9
 8007b34:	f7f8 fc2c 	bl	8000390 <__aeabi_uldivmod>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	4613      	mov	r3, r2
 8007b3e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b42:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b46:	d308      	bcc.n	8007b5a <UART_SetConfig+0x79a>
 8007b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b4e:	d204      	bcs.n	8007b5a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b56:	60da      	str	r2, [r3, #12]
 8007b58:	e17c      	b.n	8007e54 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007b60:	e178      	b.n	8007e54 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b6a:	f040 80c5 	bne.w	8007cf8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007b6e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007b72:	2b20      	cmp	r3, #32
 8007b74:	dc48      	bgt.n	8007c08 <UART_SetConfig+0x848>
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	db7b      	blt.n	8007c72 <UART_SetConfig+0x8b2>
 8007b7a:	2b20      	cmp	r3, #32
 8007b7c:	d879      	bhi.n	8007c72 <UART_SetConfig+0x8b2>
 8007b7e:	a201      	add	r2, pc, #4	; (adr r2, 8007b84 <UART_SetConfig+0x7c4>)
 8007b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b84:	08007c0f 	.word	0x08007c0f
 8007b88:	08007c17 	.word	0x08007c17
 8007b8c:	08007c73 	.word	0x08007c73
 8007b90:	08007c73 	.word	0x08007c73
 8007b94:	08007c1f 	.word	0x08007c1f
 8007b98:	08007c73 	.word	0x08007c73
 8007b9c:	08007c73 	.word	0x08007c73
 8007ba0:	08007c73 	.word	0x08007c73
 8007ba4:	08007c2f 	.word	0x08007c2f
 8007ba8:	08007c73 	.word	0x08007c73
 8007bac:	08007c73 	.word	0x08007c73
 8007bb0:	08007c73 	.word	0x08007c73
 8007bb4:	08007c73 	.word	0x08007c73
 8007bb8:	08007c73 	.word	0x08007c73
 8007bbc:	08007c73 	.word	0x08007c73
 8007bc0:	08007c73 	.word	0x08007c73
 8007bc4:	08007c3f 	.word	0x08007c3f
 8007bc8:	08007c73 	.word	0x08007c73
 8007bcc:	08007c73 	.word	0x08007c73
 8007bd0:	08007c73 	.word	0x08007c73
 8007bd4:	08007c73 	.word	0x08007c73
 8007bd8:	08007c73 	.word	0x08007c73
 8007bdc:	08007c73 	.word	0x08007c73
 8007be0:	08007c73 	.word	0x08007c73
 8007be4:	08007c73 	.word	0x08007c73
 8007be8:	08007c73 	.word	0x08007c73
 8007bec:	08007c73 	.word	0x08007c73
 8007bf0:	08007c73 	.word	0x08007c73
 8007bf4:	08007c73 	.word	0x08007c73
 8007bf8:	08007c73 	.word	0x08007c73
 8007bfc:	08007c73 	.word	0x08007c73
 8007c00:	08007c73 	.word	0x08007c73
 8007c04:	08007c65 	.word	0x08007c65
 8007c08:	2b40      	cmp	r3, #64	; 0x40
 8007c0a:	d02e      	beq.n	8007c6a <UART_SetConfig+0x8aa>
 8007c0c:	e031      	b.n	8007c72 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c0e:	f7fc f89b 	bl	8003d48 <HAL_RCC_GetPCLK1Freq>
 8007c12:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007c14:	e033      	b.n	8007c7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c16:	f7fc f8ad 	bl	8003d74 <HAL_RCC_GetPCLK2Freq>
 8007c1a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007c1c:	e02f      	b.n	8007c7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007c22:	4618      	mov	r0, r3
 8007c24:	f7fd f882 	bl	8004d2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c2c:	e027      	b.n	8007c7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c2e:	f107 0318 	add.w	r3, r7, #24
 8007c32:	4618      	mov	r0, r3
 8007c34:	f7fd f9ce 	bl	8004fd4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c3c:	e01f      	b.n	8007c7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c3e:	4b2d      	ldr	r3, [pc, #180]	; (8007cf4 <UART_SetConfig+0x934>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 0320 	and.w	r3, r3, #32
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d009      	beq.n	8007c5e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007c4a:	4b2a      	ldr	r3, [pc, #168]	; (8007cf4 <UART_SetConfig+0x934>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	08db      	lsrs	r3, r3, #3
 8007c50:	f003 0303 	and.w	r3, r3, #3
 8007c54:	4a24      	ldr	r2, [pc, #144]	; (8007ce8 <UART_SetConfig+0x928>)
 8007c56:	fa22 f303 	lsr.w	r3, r2, r3
 8007c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007c5c:	e00f      	b.n	8007c7e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007c5e:	4b22      	ldr	r3, [pc, #136]	; (8007ce8 <UART_SetConfig+0x928>)
 8007c60:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c62:	e00c      	b.n	8007c7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007c64:	4b21      	ldr	r3, [pc, #132]	; (8007cec <UART_SetConfig+0x92c>)
 8007c66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c68:	e009      	b.n	8007c7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007c70:	e005      	b.n	8007c7e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007c7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	f000 80e7 	beq.w	8007e54 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8a:	4a19      	ldr	r2, [pc, #100]	; (8007cf0 <UART_SetConfig+0x930>)
 8007c8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c90:	461a      	mov	r2, r3
 8007c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c94:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c98:	005a      	lsls	r2, r3, #1
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	085b      	lsrs	r3, r3, #1
 8007ca0:	441a      	add	r2, r3
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007caa:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cae:	2b0f      	cmp	r3, #15
 8007cb0:	d916      	bls.n	8007ce0 <UART_SetConfig+0x920>
 8007cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cb8:	d212      	bcs.n	8007ce0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	f023 030f 	bic.w	r3, r3, #15
 8007cc2:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cc6:	085b      	lsrs	r3, r3, #1
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	f003 0307 	and.w	r3, r3, #7
 8007cce:	b29a      	uxth	r2, r3
 8007cd0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8007cdc:	60da      	str	r2, [r3, #12]
 8007cde:	e0b9      	b.n	8007e54 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007ce6:	e0b5      	b.n	8007e54 <UART_SetConfig+0xa94>
 8007ce8:	03d09000 	.word	0x03d09000
 8007cec:	003d0900 	.word	0x003d0900
 8007cf0:	0800bb30 	.word	0x0800bb30
 8007cf4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007cf8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007cfc:	2b20      	cmp	r3, #32
 8007cfe:	dc49      	bgt.n	8007d94 <UART_SetConfig+0x9d4>
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	db7c      	blt.n	8007dfe <UART_SetConfig+0xa3e>
 8007d04:	2b20      	cmp	r3, #32
 8007d06:	d87a      	bhi.n	8007dfe <UART_SetConfig+0xa3e>
 8007d08:	a201      	add	r2, pc, #4	; (adr r2, 8007d10 <UART_SetConfig+0x950>)
 8007d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d0e:	bf00      	nop
 8007d10:	08007d9b 	.word	0x08007d9b
 8007d14:	08007da3 	.word	0x08007da3
 8007d18:	08007dff 	.word	0x08007dff
 8007d1c:	08007dff 	.word	0x08007dff
 8007d20:	08007dab 	.word	0x08007dab
 8007d24:	08007dff 	.word	0x08007dff
 8007d28:	08007dff 	.word	0x08007dff
 8007d2c:	08007dff 	.word	0x08007dff
 8007d30:	08007dbb 	.word	0x08007dbb
 8007d34:	08007dff 	.word	0x08007dff
 8007d38:	08007dff 	.word	0x08007dff
 8007d3c:	08007dff 	.word	0x08007dff
 8007d40:	08007dff 	.word	0x08007dff
 8007d44:	08007dff 	.word	0x08007dff
 8007d48:	08007dff 	.word	0x08007dff
 8007d4c:	08007dff 	.word	0x08007dff
 8007d50:	08007dcb 	.word	0x08007dcb
 8007d54:	08007dff 	.word	0x08007dff
 8007d58:	08007dff 	.word	0x08007dff
 8007d5c:	08007dff 	.word	0x08007dff
 8007d60:	08007dff 	.word	0x08007dff
 8007d64:	08007dff 	.word	0x08007dff
 8007d68:	08007dff 	.word	0x08007dff
 8007d6c:	08007dff 	.word	0x08007dff
 8007d70:	08007dff 	.word	0x08007dff
 8007d74:	08007dff 	.word	0x08007dff
 8007d78:	08007dff 	.word	0x08007dff
 8007d7c:	08007dff 	.word	0x08007dff
 8007d80:	08007dff 	.word	0x08007dff
 8007d84:	08007dff 	.word	0x08007dff
 8007d88:	08007dff 	.word	0x08007dff
 8007d8c:	08007dff 	.word	0x08007dff
 8007d90:	08007df1 	.word	0x08007df1
 8007d94:	2b40      	cmp	r3, #64	; 0x40
 8007d96:	d02e      	beq.n	8007df6 <UART_SetConfig+0xa36>
 8007d98:	e031      	b.n	8007dfe <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d9a:	f7fb ffd5 	bl	8003d48 <HAL_RCC_GetPCLK1Freq>
 8007d9e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007da0:	e033      	b.n	8007e0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007da2:	f7fb ffe7 	bl	8003d74 <HAL_RCC_GetPCLK2Freq>
 8007da6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007da8:	e02f      	b.n	8007e0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007daa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7fc ffbc 	bl	8004d2c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007db6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007db8:	e027      	b.n	8007e0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007dba:	f107 0318 	add.w	r3, r7, #24
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f7fd f908 	bl	8004fd4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007dc4:	69fb      	ldr	r3, [r7, #28]
 8007dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007dc8:	e01f      	b.n	8007e0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007dca:	4b2d      	ldr	r3, [pc, #180]	; (8007e80 <UART_SetConfig+0xac0>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f003 0320 	and.w	r3, r3, #32
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d009      	beq.n	8007dea <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007dd6:	4b2a      	ldr	r3, [pc, #168]	; (8007e80 <UART_SetConfig+0xac0>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	08db      	lsrs	r3, r3, #3
 8007ddc:	f003 0303 	and.w	r3, r3, #3
 8007de0:	4a28      	ldr	r2, [pc, #160]	; (8007e84 <UART_SetConfig+0xac4>)
 8007de2:	fa22 f303 	lsr.w	r3, r2, r3
 8007de6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007de8:	e00f      	b.n	8007e0a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007dea:	4b26      	ldr	r3, [pc, #152]	; (8007e84 <UART_SetConfig+0xac4>)
 8007dec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007dee:	e00c      	b.n	8007e0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007df0:	4b25      	ldr	r3, [pc, #148]	; (8007e88 <UART_SetConfig+0xac8>)
 8007df2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007df4:	e009      	b.n	8007e0a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007df6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007dfc:	e005      	b.n	8007e0a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007e08:	bf00      	nop
    }

    if (pclk != 0U)
 8007e0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d021      	beq.n	8007e54 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e14:	4a1d      	ldr	r2, [pc, #116]	; (8007e8c <UART_SetConfig+0xacc>)
 8007e16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e1e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	085b      	lsrs	r3, r3, #1
 8007e28:	441a      	add	r2, r3
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e32:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e36:	2b0f      	cmp	r3, #15
 8007e38:	d909      	bls.n	8007e4e <UART_SetConfig+0xa8e>
 8007e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e40:	d205      	bcs.n	8007e4e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	60da      	str	r2, [r3, #12]
 8007e4c:	e002      	b.n	8007e54 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	2200      	movs	r2, #0
 8007e68:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007e70:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3748      	adds	r7, #72	; 0x48
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e7e:	bf00      	nop
 8007e80:	58024400 	.word	0x58024400
 8007e84:	03d09000 	.word	0x03d09000
 8007e88:	003d0900 	.word	0x003d0900
 8007e8c:	0800bb30 	.word	0x0800bb30

08007e90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b083      	sub	sp, #12
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9c:	f003 0301 	and.w	r3, r3, #1
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d00a      	beq.n	8007eba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	430a      	orrs	r2, r1
 8007eb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ebe:	f003 0302 	and.w	r3, r3, #2
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d00a      	beq.n	8007edc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	430a      	orrs	r2, r1
 8007eda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ee0:	f003 0304 	and.w	r3, r3, #4
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d00a      	beq.n	8007efe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	685b      	ldr	r3, [r3, #4]
 8007eee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	430a      	orrs	r2, r1
 8007efc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f02:	f003 0308 	and.w	r3, r3, #8
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d00a      	beq.n	8007f20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	430a      	orrs	r2, r1
 8007f1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f24:	f003 0310 	and.w	r3, r3, #16
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d00a      	beq.n	8007f42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	430a      	orrs	r2, r1
 8007f40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f46:	f003 0320 	and.w	r3, r3, #32
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d00a      	beq.n	8007f64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	430a      	orrs	r2, r1
 8007f62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d01a      	beq.n	8007fa6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	430a      	orrs	r2, r1
 8007f84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f8e:	d10a      	bne.n	8007fa6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	430a      	orrs	r2, r1
 8007fa4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d00a      	beq.n	8007fc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	430a      	orrs	r2, r1
 8007fc6:	605a      	str	r2, [r3, #4]
  }
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b086      	sub	sp, #24
 8007fd8:	af02      	add	r7, sp, #8
 8007fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007fe4:	f7fa fa46 	bl	8002474 <HAL_GetTick>
 8007fe8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f003 0308 	and.w	r3, r3, #8
 8007ff4:	2b08      	cmp	r3, #8
 8007ff6:	d10e      	bne.n	8008016 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ff8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ffc:	9300      	str	r3, [sp, #0]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2200      	movs	r2, #0
 8008002:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 f82f 	bl	800806a <UART_WaitOnFlagUntilTimeout>
 800800c:	4603      	mov	r3, r0
 800800e:	2b00      	cmp	r3, #0
 8008010:	d001      	beq.n	8008016 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008012:	2303      	movs	r3, #3
 8008014:	e025      	b.n	8008062 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 0304 	and.w	r3, r3, #4
 8008020:	2b04      	cmp	r3, #4
 8008022:	d10e      	bne.n	8008042 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008024:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008028:	9300      	str	r3, [sp, #0]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2200      	movs	r2, #0
 800802e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 f819 	bl	800806a <UART_WaitOnFlagUntilTimeout>
 8008038:	4603      	mov	r3, r0
 800803a:	2b00      	cmp	r3, #0
 800803c:	d001      	beq.n	8008042 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800803e:	2303      	movs	r3, #3
 8008040:	e00f      	b.n	8008062 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2220      	movs	r2, #32
 8008046:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2220      	movs	r2, #32
 800804e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008060:	2300      	movs	r3, #0
}
 8008062:	4618      	mov	r0, r3
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}

0800806a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800806a:	b580      	push	{r7, lr}
 800806c:	b09c      	sub	sp, #112	; 0x70
 800806e:	af00      	add	r7, sp, #0
 8008070:	60f8      	str	r0, [r7, #12]
 8008072:	60b9      	str	r1, [r7, #8]
 8008074:	603b      	str	r3, [r7, #0]
 8008076:	4613      	mov	r3, r2
 8008078:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800807a:	e0a9      	b.n	80081d0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800807c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800807e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008082:	f000 80a5 	beq.w	80081d0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008086:	f7fa f9f5 	bl	8002474 <HAL_GetTick>
 800808a:	4602      	mov	r2, r0
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	1ad3      	subs	r3, r2, r3
 8008090:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008092:	429a      	cmp	r2, r3
 8008094:	d302      	bcc.n	800809c <UART_WaitOnFlagUntilTimeout+0x32>
 8008096:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008098:	2b00      	cmp	r3, #0
 800809a:	d140      	bne.n	800811e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080a4:	e853 3f00 	ldrex	r3, [r3]
 80080a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80080aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080b0:	667b      	str	r3, [r7, #100]	; 0x64
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	461a      	mov	r2, r3
 80080b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80080bc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80080c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80080c2:	e841 2300 	strex	r3, r2, [r1]
 80080c6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80080c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1e6      	bne.n	800809c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	3308      	adds	r3, #8
 80080d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080d8:	e853 3f00 	ldrex	r3, [r3]
 80080dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e0:	f023 0301 	bic.w	r3, r3, #1
 80080e4:	663b      	str	r3, [r7, #96]	; 0x60
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3308      	adds	r3, #8
 80080ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80080ee:	64ba      	str	r2, [r7, #72]	; 0x48
 80080f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80080f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080f6:	e841 2300 	strex	r3, r2, [r1]
 80080fa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80080fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1e5      	bne.n	80080ce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2220      	movs	r2, #32
 8008106:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2220      	movs	r2, #32
 800810e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2200      	movs	r2, #0
 8008116:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	e069      	b.n	80081f2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f003 0304 	and.w	r3, r3, #4
 8008128:	2b00      	cmp	r3, #0
 800812a:	d051      	beq.n	80081d0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	69db      	ldr	r3, [r3, #28]
 8008132:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008136:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800813a:	d149      	bne.n	80081d0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008144:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800814c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800814e:	e853 3f00 	ldrex	r3, [r3]
 8008152:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008156:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800815a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	461a      	mov	r2, r3
 8008162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008164:	637b      	str	r3, [r7, #52]	; 0x34
 8008166:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008168:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800816a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800816c:	e841 2300 	strex	r3, r2, [r1]
 8008170:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1e6      	bne.n	8008146 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	3308      	adds	r3, #8
 800817e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	e853 3f00 	ldrex	r3, [r3]
 8008186:	613b      	str	r3, [r7, #16]
   return(result);
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	f023 0301 	bic.w	r3, r3, #1
 800818e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	3308      	adds	r3, #8
 8008196:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008198:	623a      	str	r2, [r7, #32]
 800819a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800819c:	69f9      	ldr	r1, [r7, #28]
 800819e:	6a3a      	ldr	r2, [r7, #32]
 80081a0:	e841 2300 	strex	r3, r2, [r1]
 80081a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1e5      	bne.n	8008178 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2220      	movs	r2, #32
 80081b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2220      	movs	r2, #32
 80081b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2220      	movs	r2, #32
 80081c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2200      	movs	r2, #0
 80081c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80081cc:	2303      	movs	r3, #3
 80081ce:	e010      	b.n	80081f2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	69da      	ldr	r2, [r3, #28]
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	4013      	ands	r3, r2
 80081da:	68ba      	ldr	r2, [r7, #8]
 80081dc:	429a      	cmp	r2, r3
 80081de:	bf0c      	ite	eq
 80081e0:	2301      	moveq	r3, #1
 80081e2:	2300      	movne	r3, #0
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	461a      	mov	r2, r3
 80081e8:	79fb      	ldrb	r3, [r7, #7]
 80081ea:	429a      	cmp	r2, r3
 80081ec:	f43f af46 	beq.w	800807c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3770      	adds	r7, #112	; 0x70
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80081fa:	b480      	push	{r7}
 80081fc:	b085      	sub	sp, #20
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008208:	2b01      	cmp	r3, #1
 800820a:	d101      	bne.n	8008210 <HAL_UARTEx_DisableFifoMode+0x16>
 800820c:	2302      	movs	r3, #2
 800820e:	e027      	b.n	8008260 <HAL_UARTEx_DisableFifoMode+0x66>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2224      	movs	r2, #36	; 0x24
 800821c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f022 0201 	bic.w	r2, r2, #1
 8008236:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800823e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2220      	movs	r2, #32
 8008252:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2200      	movs	r2, #0
 800825a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800825e:	2300      	movs	r3, #0
}
 8008260:	4618      	mov	r0, r3
 8008262:	3714      	adds	r7, #20
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr

0800826c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b084      	sub	sp, #16
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800827c:	2b01      	cmp	r3, #1
 800827e:	d101      	bne.n	8008284 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008280:	2302      	movs	r3, #2
 8008282:	e02d      	b.n	80082e0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2224      	movs	r2, #36	; 0x24
 8008290:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f022 0201 	bic.w	r2, r2, #1
 80082aa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	683a      	ldr	r2, [r7, #0]
 80082bc:	430a      	orrs	r2, r1
 80082be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f000 f84f 	bl	8008364 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68fa      	ldr	r2, [r7, #12]
 80082cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2220      	movs	r2, #32
 80082d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80082de:	2300      	movs	r3, #0
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3710      	adds	r7, #16
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}

080082e8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b084      	sub	sp, #16
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d101      	bne.n	8008300 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80082fc:	2302      	movs	r3, #2
 80082fe:	e02d      	b.n	800835c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2224      	movs	r2, #36	; 0x24
 800830c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f022 0201 	bic.w	r2, r2, #1
 8008326:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	683a      	ldr	r2, [r7, #0]
 8008338:	430a      	orrs	r2, r1
 800833a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 f811 	bl	8008364 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2220      	movs	r2, #32
 800834e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800835a:	2300      	movs	r3, #0
}
 800835c:	4618      	mov	r0, r3
 800835e:	3710      	adds	r7, #16
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}

08008364 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008364:	b480      	push	{r7}
 8008366:	b085      	sub	sp, #20
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008370:	2b00      	cmp	r3, #0
 8008372:	d108      	bne.n	8008386 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008384:	e031      	b.n	80083ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008386:	2310      	movs	r3, #16
 8008388:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800838a:	2310      	movs	r3, #16
 800838c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	689b      	ldr	r3, [r3, #8]
 8008394:	0e5b      	lsrs	r3, r3, #25
 8008396:	b2db      	uxtb	r3, r3
 8008398:	f003 0307 	and.w	r3, r3, #7
 800839c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	0f5b      	lsrs	r3, r3, #29
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	f003 0307 	and.w	r3, r3, #7
 80083ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80083ae:	7bbb      	ldrb	r3, [r7, #14]
 80083b0:	7b3a      	ldrb	r2, [r7, #12]
 80083b2:	4911      	ldr	r1, [pc, #68]	; (80083f8 <UARTEx_SetNbDataToProcess+0x94>)
 80083b4:	5c8a      	ldrb	r2, [r1, r2]
 80083b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80083ba:	7b3a      	ldrb	r2, [r7, #12]
 80083bc:	490f      	ldr	r1, [pc, #60]	; (80083fc <UARTEx_SetNbDataToProcess+0x98>)
 80083be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80083c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80083c4:	b29a      	uxth	r2, r3
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083cc:	7bfb      	ldrb	r3, [r7, #15]
 80083ce:	7b7a      	ldrb	r2, [r7, #13]
 80083d0:	4909      	ldr	r1, [pc, #36]	; (80083f8 <UARTEx_SetNbDataToProcess+0x94>)
 80083d2:	5c8a      	ldrb	r2, [r1, r2]
 80083d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80083d8:	7b7a      	ldrb	r2, [r7, #13]
 80083da:	4908      	ldr	r1, [pc, #32]	; (80083fc <UARTEx_SetNbDataToProcess+0x98>)
 80083dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80083de:	fb93 f3f2 	sdiv	r3, r3, r2
 80083e2:	b29a      	uxth	r2, r3
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80083ea:	bf00      	nop
 80083ec:	3714      	adds	r7, #20
 80083ee:	46bd      	mov	sp, r7
 80083f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f4:	4770      	bx	lr
 80083f6:	bf00      	nop
 80083f8:	0800bb48 	.word	0x0800bb48
 80083fc:	0800bb50 	.word	0x0800bb50

08008400 <__NVIC_SetPriority>:
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	4603      	mov	r3, r0
 8008408:	6039      	str	r1, [r7, #0]
 800840a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800840c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008410:	2b00      	cmp	r3, #0
 8008412:	db0a      	blt.n	800842a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	b2da      	uxtb	r2, r3
 8008418:	490c      	ldr	r1, [pc, #48]	; (800844c <__NVIC_SetPriority+0x4c>)
 800841a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800841e:	0112      	lsls	r2, r2, #4
 8008420:	b2d2      	uxtb	r2, r2
 8008422:	440b      	add	r3, r1
 8008424:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008428:	e00a      	b.n	8008440 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	b2da      	uxtb	r2, r3
 800842e:	4908      	ldr	r1, [pc, #32]	; (8008450 <__NVIC_SetPriority+0x50>)
 8008430:	88fb      	ldrh	r3, [r7, #6]
 8008432:	f003 030f 	and.w	r3, r3, #15
 8008436:	3b04      	subs	r3, #4
 8008438:	0112      	lsls	r2, r2, #4
 800843a:	b2d2      	uxtb	r2, r2
 800843c:	440b      	add	r3, r1
 800843e:	761a      	strb	r2, [r3, #24]
}
 8008440:	bf00      	nop
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr
 800844c:	e000e100 	.word	0xe000e100
 8008450:	e000ed00 	.word	0xe000ed00

08008454 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008454:	b580      	push	{r7, lr}
 8008456:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008458:	4b05      	ldr	r3, [pc, #20]	; (8008470 <SysTick_Handler+0x1c>)
 800845a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800845c:	f002 f98a 	bl	800a774 <xTaskGetSchedulerState>
 8008460:	4603      	mov	r3, r0
 8008462:	2b01      	cmp	r3, #1
 8008464:	d001      	beq.n	800846a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008466:	f000 fdaf 	bl	8008fc8 <xPortSysTickHandler>
  }
}
 800846a:	bf00      	nop
 800846c:	bd80      	pop	{r7, pc}
 800846e:	bf00      	nop
 8008470:	e000e010 	.word	0xe000e010

08008474 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008474:	b580      	push	{r7, lr}
 8008476:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008478:	2100      	movs	r1, #0
 800847a:	f06f 0004 	mvn.w	r0, #4
 800847e:	f7ff ffbf 	bl	8008400 <__NVIC_SetPriority>
#endif
}
 8008482:	bf00      	nop
 8008484:	bd80      	pop	{r7, pc}
	...

08008488 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800848e:	f3ef 8305 	mrs	r3, IPSR
 8008492:	603b      	str	r3, [r7, #0]
  return(result);
 8008494:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008496:	2b00      	cmp	r3, #0
 8008498:	d003      	beq.n	80084a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800849a:	f06f 0305 	mvn.w	r3, #5
 800849e:	607b      	str	r3, [r7, #4]
 80084a0:	e00c      	b.n	80084bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80084a2:	4b0a      	ldr	r3, [pc, #40]	; (80084cc <osKernelInitialize+0x44>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d105      	bne.n	80084b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80084aa:	4b08      	ldr	r3, [pc, #32]	; (80084cc <osKernelInitialize+0x44>)
 80084ac:	2201      	movs	r2, #1
 80084ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80084b0:	2300      	movs	r3, #0
 80084b2:	607b      	str	r3, [r7, #4]
 80084b4:	e002      	b.n	80084bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80084b6:	f04f 33ff 	mov.w	r3, #4294967295
 80084ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80084bc:	687b      	ldr	r3, [r7, #4]
}
 80084be:	4618      	mov	r0, r3
 80084c0:	370c      	adds	r7, #12
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr
 80084ca:	bf00      	nop
 80084cc:	240002f0 	.word	0x240002f0

080084d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b082      	sub	sp, #8
 80084d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084d6:	f3ef 8305 	mrs	r3, IPSR
 80084da:	603b      	str	r3, [r7, #0]
  return(result);
 80084dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d003      	beq.n	80084ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80084e2:	f06f 0305 	mvn.w	r3, #5
 80084e6:	607b      	str	r3, [r7, #4]
 80084e8:	e010      	b.n	800850c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80084ea:	4b0b      	ldr	r3, [pc, #44]	; (8008518 <osKernelStart+0x48>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d109      	bne.n	8008506 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80084f2:	f7ff ffbf 	bl	8008474 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80084f6:	4b08      	ldr	r3, [pc, #32]	; (8008518 <osKernelStart+0x48>)
 80084f8:	2202      	movs	r2, #2
 80084fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80084fc:	f001 fccc 	bl	8009e98 <vTaskStartScheduler>
      stat = osOK;
 8008500:	2300      	movs	r3, #0
 8008502:	607b      	str	r3, [r7, #4]
 8008504:	e002      	b.n	800850c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008506:	f04f 33ff 	mov.w	r3, #4294967295
 800850a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800850c:	687b      	ldr	r3, [r7, #4]
}
 800850e:	4618      	mov	r0, r3
 8008510:	3708      	adds	r7, #8
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	240002f0 	.word	0x240002f0

0800851c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800851c:	b580      	push	{r7, lr}
 800851e:	b082      	sub	sp, #8
 8008520:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008522:	f3ef 8305 	mrs	r3, IPSR
 8008526:	603b      	str	r3, [r7, #0]
  return(result);
 8008528:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800852a:	2b00      	cmp	r3, #0
 800852c:	d003      	beq.n	8008536 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800852e:	f001 fddf 	bl	800a0f0 <xTaskGetTickCountFromISR>
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	e002      	b.n	800853c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8008536:	f001 fdcb 	bl	800a0d0 <xTaskGetTickCount>
 800853a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800853c:	687b      	ldr	r3, [r7, #4]
}
 800853e:	4618      	mov	r0, r3
 8008540:	3708      	adds	r7, #8
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}

08008546 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008546:	b580      	push	{r7, lr}
 8008548:	b08e      	sub	sp, #56	; 0x38
 800854a:	af04      	add	r7, sp, #16
 800854c:	60f8      	str	r0, [r7, #12]
 800854e:	60b9      	str	r1, [r7, #8]
 8008550:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008552:	2300      	movs	r3, #0
 8008554:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008556:	f3ef 8305 	mrs	r3, IPSR
 800855a:	617b      	str	r3, [r7, #20]
  return(result);
 800855c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800855e:	2b00      	cmp	r3, #0
 8008560:	d17e      	bne.n	8008660 <osThreadNew+0x11a>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d07b      	beq.n	8008660 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008568:	2380      	movs	r3, #128	; 0x80
 800856a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800856c:	2318      	movs	r3, #24
 800856e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008570:	2300      	movs	r3, #0
 8008572:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008574:	f04f 33ff 	mov.w	r3, #4294967295
 8008578:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d045      	beq.n	800860c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d002      	beq.n	800858e <osThreadNew+0x48>
        name = attr->name;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	699b      	ldr	r3, [r3, #24]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d002      	beq.n	800859c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	699b      	ldr	r3, [r3, #24]
 800859a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800859c:	69fb      	ldr	r3, [r7, #28]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d008      	beq.n	80085b4 <osThreadNew+0x6e>
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	2b38      	cmp	r3, #56	; 0x38
 80085a6:	d805      	bhi.n	80085b4 <osThreadNew+0x6e>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	f003 0301 	and.w	r3, r3, #1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d001      	beq.n	80085b8 <osThreadNew+0x72>
        return (NULL);
 80085b4:	2300      	movs	r3, #0
 80085b6:	e054      	b.n	8008662 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	695b      	ldr	r3, [r3, #20]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d003      	beq.n	80085c8 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	695b      	ldr	r3, [r3, #20]
 80085c4:	089b      	lsrs	r3, r3, #2
 80085c6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	689b      	ldr	r3, [r3, #8]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d00e      	beq.n	80085ee <osThreadNew+0xa8>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	2bbb      	cmp	r3, #187	; 0xbb
 80085d6:	d90a      	bls.n	80085ee <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d006      	beq.n	80085ee <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	695b      	ldr	r3, [r3, #20]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d002      	beq.n	80085ee <osThreadNew+0xa8>
        mem = 1;
 80085e8:	2301      	movs	r3, #1
 80085ea:	61bb      	str	r3, [r7, #24]
 80085ec:	e010      	b.n	8008610 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	689b      	ldr	r3, [r3, #8]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d10c      	bne.n	8008610 <osThreadNew+0xca>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d108      	bne.n	8008610 <osThreadNew+0xca>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	691b      	ldr	r3, [r3, #16]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d104      	bne.n	8008610 <osThreadNew+0xca>
          mem = 0;
 8008606:	2300      	movs	r3, #0
 8008608:	61bb      	str	r3, [r7, #24]
 800860a:	e001      	b.n	8008610 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800860c:	2300      	movs	r3, #0
 800860e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008610:	69bb      	ldr	r3, [r7, #24]
 8008612:	2b01      	cmp	r3, #1
 8008614:	d110      	bne.n	8008638 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800861e:	9202      	str	r2, [sp, #8]
 8008620:	9301      	str	r3, [sp, #4]
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	6a3a      	ldr	r2, [r7, #32]
 800862a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f001 fa47 	bl	8009ac0 <xTaskCreateStatic>
 8008632:	4603      	mov	r3, r0
 8008634:	613b      	str	r3, [r7, #16]
 8008636:	e013      	b.n	8008660 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d110      	bne.n	8008660 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800863e:	6a3b      	ldr	r3, [r7, #32]
 8008640:	b29a      	uxth	r2, r3
 8008642:	f107 0310 	add.w	r3, r7, #16
 8008646:	9301      	str	r3, [sp, #4]
 8008648:	69fb      	ldr	r3, [r7, #28]
 800864a:	9300      	str	r3, [sp, #0]
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f001 fa92 	bl	8009b7a <xTaskCreate>
 8008656:	4603      	mov	r3, r0
 8008658:	2b01      	cmp	r3, #1
 800865a:	d001      	beq.n	8008660 <osThreadNew+0x11a>
            hTask = NULL;
 800865c:	2300      	movs	r3, #0
 800865e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008660:	693b      	ldr	r3, [r7, #16]
}
 8008662:	4618      	mov	r0, r3
 8008664:	3728      	adds	r7, #40	; 0x28
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800866a:	b580      	push	{r7, lr}
 800866c:	b084      	sub	sp, #16
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008672:	f3ef 8305 	mrs	r3, IPSR
 8008676:	60bb      	str	r3, [r7, #8]
  return(result);
 8008678:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800867a:	2b00      	cmp	r3, #0
 800867c:	d003      	beq.n	8008686 <osDelay+0x1c>
    stat = osErrorISR;
 800867e:	f06f 0305 	mvn.w	r3, #5
 8008682:	60fb      	str	r3, [r7, #12]
 8008684:	e007      	b.n	8008696 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008686:	2300      	movs	r3, #0
 8008688:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d002      	beq.n	8008696 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f001 fbcd 	bl	8009e30 <vTaskDelay>
    }
  }

  return (stat);
 8008696:	68fb      	ldr	r3, [r7, #12]
}
 8008698:	4618      	mov	r0, r3
 800869a:	3710      	adds	r7, #16
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}

080086a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80086a0:	b480      	push	{r7}
 80086a2:	b085      	sub	sp, #20
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	60f8      	str	r0, [r7, #12]
 80086a8:	60b9      	str	r1, [r7, #8]
 80086aa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4a07      	ldr	r2, [pc, #28]	; (80086cc <vApplicationGetIdleTaskMemory+0x2c>)
 80086b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	4a06      	ldr	r2, [pc, #24]	; (80086d0 <vApplicationGetIdleTaskMemory+0x30>)
 80086b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2280      	movs	r2, #128	; 0x80
 80086bc:	601a      	str	r2, [r3, #0]
}
 80086be:	bf00      	nop
 80086c0:	3714      	adds	r7, #20
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr
 80086ca:	bf00      	nop
 80086cc:	240002f4 	.word	0x240002f4
 80086d0:	240003b0 	.word	0x240003b0

080086d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	4a07      	ldr	r2, [pc, #28]	; (8008700 <vApplicationGetTimerTaskMemory+0x2c>)
 80086e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	4a06      	ldr	r2, [pc, #24]	; (8008704 <vApplicationGetTimerTaskMemory+0x30>)
 80086ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80086f2:	601a      	str	r2, [r3, #0]
}
 80086f4:	bf00      	nop
 80086f6:	3714      	adds	r7, #20
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr
 8008700:	240005b0 	.word	0x240005b0
 8008704:	2400066c 	.word	0x2400066c

08008708 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b08a      	sub	sp, #40	; 0x28
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008710:	2300      	movs	r3, #0
 8008712:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008714:	f001 fc30 	bl	8009f78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008718:	4b5b      	ldr	r3, [pc, #364]	; (8008888 <pvPortMalloc+0x180>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d101      	bne.n	8008724 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008720:	f000 f920 	bl	8008964 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008724:	4b59      	ldr	r3, [pc, #356]	; (800888c <pvPortMalloc+0x184>)
 8008726:	681a      	ldr	r2, [r3, #0]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4013      	ands	r3, r2
 800872c:	2b00      	cmp	r3, #0
 800872e:	f040 8093 	bne.w	8008858 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d01d      	beq.n	8008774 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008738:	2208      	movs	r2, #8
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4413      	add	r3, r2
 800873e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f003 0307 	and.w	r3, r3, #7
 8008746:	2b00      	cmp	r3, #0
 8008748:	d014      	beq.n	8008774 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f023 0307 	bic.w	r3, r3, #7
 8008750:	3308      	adds	r3, #8
 8008752:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f003 0307 	and.w	r3, r3, #7
 800875a:	2b00      	cmp	r3, #0
 800875c:	d00a      	beq.n	8008774 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800875e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008762:	f383 8811 	msr	BASEPRI, r3
 8008766:	f3bf 8f6f 	isb	sy
 800876a:	f3bf 8f4f 	dsb	sy
 800876e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008770:	bf00      	nop
 8008772:	e7fe      	b.n	8008772 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d06e      	beq.n	8008858 <pvPortMalloc+0x150>
 800877a:	4b45      	ldr	r3, [pc, #276]	; (8008890 <pvPortMalloc+0x188>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	429a      	cmp	r2, r3
 8008782:	d869      	bhi.n	8008858 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008784:	4b43      	ldr	r3, [pc, #268]	; (8008894 <pvPortMalloc+0x18c>)
 8008786:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008788:	4b42      	ldr	r3, [pc, #264]	; (8008894 <pvPortMalloc+0x18c>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800878e:	e004      	b.n	800879a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008792:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800879a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	687a      	ldr	r2, [r7, #4]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d903      	bls.n	80087ac <pvPortMalloc+0xa4>
 80087a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d1f1      	bne.n	8008790 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80087ac:	4b36      	ldr	r3, [pc, #216]	; (8008888 <pvPortMalloc+0x180>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d050      	beq.n	8008858 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80087b6:	6a3b      	ldr	r3, [r7, #32]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2208      	movs	r2, #8
 80087bc:	4413      	add	r3, r2
 80087be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80087c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c2:	681a      	ldr	r2, [r3, #0]
 80087c4:	6a3b      	ldr	r3, [r7, #32]
 80087c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80087c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ca:	685a      	ldr	r2, [r3, #4]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	1ad2      	subs	r2, r2, r3
 80087d0:	2308      	movs	r3, #8
 80087d2:	005b      	lsls	r3, r3, #1
 80087d4:	429a      	cmp	r2, r3
 80087d6:	d91f      	bls.n	8008818 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80087d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4413      	add	r3, r2
 80087de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80087e0:	69bb      	ldr	r3, [r7, #24]
 80087e2:	f003 0307 	and.w	r3, r3, #7
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d00a      	beq.n	8008800 <pvPortMalloc+0xf8>
	__asm volatile
 80087ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ee:	f383 8811 	msr	BASEPRI, r3
 80087f2:	f3bf 8f6f 	isb	sy
 80087f6:	f3bf 8f4f 	dsb	sy
 80087fa:	613b      	str	r3, [r7, #16]
}
 80087fc:	bf00      	nop
 80087fe:	e7fe      	b.n	80087fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008802:	685a      	ldr	r2, [r3, #4]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	1ad2      	subs	r2, r2, r3
 8008808:	69bb      	ldr	r3, [r7, #24]
 800880a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800880c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008812:	69b8      	ldr	r0, [r7, #24]
 8008814:	f000 f908 	bl	8008a28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008818:	4b1d      	ldr	r3, [pc, #116]	; (8008890 <pvPortMalloc+0x188>)
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	4a1b      	ldr	r2, [pc, #108]	; (8008890 <pvPortMalloc+0x188>)
 8008824:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008826:	4b1a      	ldr	r3, [pc, #104]	; (8008890 <pvPortMalloc+0x188>)
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	4b1b      	ldr	r3, [pc, #108]	; (8008898 <pvPortMalloc+0x190>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	429a      	cmp	r2, r3
 8008830:	d203      	bcs.n	800883a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008832:	4b17      	ldr	r3, [pc, #92]	; (8008890 <pvPortMalloc+0x188>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a18      	ldr	r2, [pc, #96]	; (8008898 <pvPortMalloc+0x190>)
 8008838:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800883a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800883c:	685a      	ldr	r2, [r3, #4]
 800883e:	4b13      	ldr	r3, [pc, #76]	; (800888c <pvPortMalloc+0x184>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	431a      	orrs	r2, r3
 8008844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008846:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884a:	2200      	movs	r2, #0
 800884c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800884e:	4b13      	ldr	r3, [pc, #76]	; (800889c <pvPortMalloc+0x194>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	3301      	adds	r3, #1
 8008854:	4a11      	ldr	r2, [pc, #68]	; (800889c <pvPortMalloc+0x194>)
 8008856:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008858:	f001 fb9c 	bl	8009f94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	f003 0307 	and.w	r3, r3, #7
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00a      	beq.n	800887c <pvPortMalloc+0x174>
	__asm volatile
 8008866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886a:	f383 8811 	msr	BASEPRI, r3
 800886e:	f3bf 8f6f 	isb	sy
 8008872:	f3bf 8f4f 	dsb	sy
 8008876:	60fb      	str	r3, [r7, #12]
}
 8008878:	bf00      	nop
 800887a:	e7fe      	b.n	800887a <pvPortMalloc+0x172>
	return pvReturn;
 800887c:	69fb      	ldr	r3, [r7, #28]
}
 800887e:	4618      	mov	r0, r3
 8008880:	3728      	adds	r7, #40	; 0x28
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop
 8008888:	24004674 	.word	0x24004674
 800888c:	24004688 	.word	0x24004688
 8008890:	24004678 	.word	0x24004678
 8008894:	2400466c 	.word	0x2400466c
 8008898:	2400467c 	.word	0x2400467c
 800889c:	24004680 	.word	0x24004680

080088a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b086      	sub	sp, #24
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d04d      	beq.n	800894e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80088b2:	2308      	movs	r3, #8
 80088b4:	425b      	negs	r3, r3
 80088b6:	697a      	ldr	r2, [r7, #20]
 80088b8:	4413      	add	r3, r2
 80088ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	685a      	ldr	r2, [r3, #4]
 80088c4:	4b24      	ldr	r3, [pc, #144]	; (8008958 <vPortFree+0xb8>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4013      	ands	r3, r2
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d10a      	bne.n	80088e4 <vPortFree+0x44>
	__asm volatile
 80088ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d2:	f383 8811 	msr	BASEPRI, r3
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	f3bf 8f4f 	dsb	sy
 80088de:	60fb      	str	r3, [r7, #12]
}
 80088e0:	bf00      	nop
 80088e2:	e7fe      	b.n	80088e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d00a      	beq.n	8008902 <vPortFree+0x62>
	__asm volatile
 80088ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f0:	f383 8811 	msr	BASEPRI, r3
 80088f4:	f3bf 8f6f 	isb	sy
 80088f8:	f3bf 8f4f 	dsb	sy
 80088fc:	60bb      	str	r3, [r7, #8]
}
 80088fe:	bf00      	nop
 8008900:	e7fe      	b.n	8008900 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	685a      	ldr	r2, [r3, #4]
 8008906:	4b14      	ldr	r3, [pc, #80]	; (8008958 <vPortFree+0xb8>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4013      	ands	r3, r2
 800890c:	2b00      	cmp	r3, #0
 800890e:	d01e      	beq.n	800894e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d11a      	bne.n	800894e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	685a      	ldr	r2, [r3, #4]
 800891c:	4b0e      	ldr	r3, [pc, #56]	; (8008958 <vPortFree+0xb8>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	43db      	mvns	r3, r3
 8008922:	401a      	ands	r2, r3
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008928:	f001 fb26 	bl	8009f78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	685a      	ldr	r2, [r3, #4]
 8008930:	4b0a      	ldr	r3, [pc, #40]	; (800895c <vPortFree+0xbc>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4413      	add	r3, r2
 8008936:	4a09      	ldr	r2, [pc, #36]	; (800895c <vPortFree+0xbc>)
 8008938:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800893a:	6938      	ldr	r0, [r7, #16]
 800893c:	f000 f874 	bl	8008a28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008940:	4b07      	ldr	r3, [pc, #28]	; (8008960 <vPortFree+0xc0>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	3301      	adds	r3, #1
 8008946:	4a06      	ldr	r2, [pc, #24]	; (8008960 <vPortFree+0xc0>)
 8008948:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800894a:	f001 fb23 	bl	8009f94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800894e:	bf00      	nop
 8008950:	3718      	adds	r7, #24
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	24004688 	.word	0x24004688
 800895c:	24004678 	.word	0x24004678
 8008960:	24004684 	.word	0x24004684

08008964 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008964:	b480      	push	{r7}
 8008966:	b085      	sub	sp, #20
 8008968:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800896a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800896e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008970:	4b27      	ldr	r3, [pc, #156]	; (8008a10 <prvHeapInit+0xac>)
 8008972:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	f003 0307 	and.w	r3, r3, #7
 800897a:	2b00      	cmp	r3, #0
 800897c:	d00c      	beq.n	8008998 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	3307      	adds	r3, #7
 8008982:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f023 0307 	bic.w	r3, r3, #7
 800898a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800898c:	68ba      	ldr	r2, [r7, #8]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	4a1f      	ldr	r2, [pc, #124]	; (8008a10 <prvHeapInit+0xac>)
 8008994:	4413      	add	r3, r2
 8008996:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800899c:	4a1d      	ldr	r2, [pc, #116]	; (8008a14 <prvHeapInit+0xb0>)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80089a2:	4b1c      	ldr	r3, [pc, #112]	; (8008a14 <prvHeapInit+0xb0>)
 80089a4:	2200      	movs	r2, #0
 80089a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	68ba      	ldr	r2, [r7, #8]
 80089ac:	4413      	add	r3, r2
 80089ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80089b0:	2208      	movs	r2, #8
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	1a9b      	subs	r3, r3, r2
 80089b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f023 0307 	bic.w	r3, r3, #7
 80089be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	4a15      	ldr	r2, [pc, #84]	; (8008a18 <prvHeapInit+0xb4>)
 80089c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80089c6:	4b14      	ldr	r3, [pc, #80]	; (8008a18 <prvHeapInit+0xb4>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2200      	movs	r2, #0
 80089cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80089ce:	4b12      	ldr	r3, [pc, #72]	; (8008a18 <prvHeapInit+0xb4>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	2200      	movs	r2, #0
 80089d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	68fa      	ldr	r2, [r7, #12]
 80089de:	1ad2      	subs	r2, r2, r3
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80089e4:	4b0c      	ldr	r3, [pc, #48]	; (8008a18 <prvHeapInit+0xb4>)
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	4a0a      	ldr	r2, [pc, #40]	; (8008a1c <prvHeapInit+0xb8>)
 80089f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	4a09      	ldr	r2, [pc, #36]	; (8008a20 <prvHeapInit+0xbc>)
 80089fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80089fc:	4b09      	ldr	r3, [pc, #36]	; (8008a24 <prvHeapInit+0xc0>)
 80089fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008a02:	601a      	str	r2, [r3, #0]
}
 8008a04:	bf00      	nop
 8008a06:	3714      	adds	r7, #20
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr
 8008a10:	24000a6c 	.word	0x24000a6c
 8008a14:	2400466c 	.word	0x2400466c
 8008a18:	24004674 	.word	0x24004674
 8008a1c:	2400467c 	.word	0x2400467c
 8008a20:	24004678 	.word	0x24004678
 8008a24:	24004688 	.word	0x24004688

08008a28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008a30:	4b28      	ldr	r3, [pc, #160]	; (8008ad4 <prvInsertBlockIntoFreeList+0xac>)
 8008a32:	60fb      	str	r3, [r7, #12]
 8008a34:	e002      	b.n	8008a3c <prvInsertBlockIntoFreeList+0x14>
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	60fb      	str	r3, [r7, #12]
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	687a      	ldr	r2, [r7, #4]
 8008a42:	429a      	cmp	r2, r3
 8008a44:	d8f7      	bhi.n	8008a36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	68ba      	ldr	r2, [r7, #8]
 8008a50:	4413      	add	r3, r2
 8008a52:	687a      	ldr	r2, [r7, #4]
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d108      	bne.n	8008a6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	685a      	ldr	r2, [r3, #4]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	441a      	add	r2, r3
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	68ba      	ldr	r2, [r7, #8]
 8008a74:	441a      	add	r2, r3
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d118      	bne.n	8008ab0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	4b15      	ldr	r3, [pc, #84]	; (8008ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d00d      	beq.n	8008aa6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	685a      	ldr	r2, [r3, #4]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	441a      	add	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	601a      	str	r2, [r3, #0]
 8008aa4:	e008      	b.n	8008ab8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008aa6:	4b0c      	ldr	r3, [pc, #48]	; (8008ad8 <prvInsertBlockIntoFreeList+0xb0>)
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	601a      	str	r2, [r3, #0]
 8008aae:	e003      	b.n	8008ab8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ab8:	68fa      	ldr	r2, [r7, #12]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d002      	beq.n	8008ac6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	687a      	ldr	r2, [r7, #4]
 8008ac4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ac6:	bf00      	nop
 8008ac8:	3714      	adds	r7, #20
 8008aca:	46bd      	mov	sp, r7
 8008acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad0:	4770      	bx	lr
 8008ad2:	bf00      	nop
 8008ad4:	2400466c 	.word	0x2400466c
 8008ad8:	24004674 	.word	0x24004674

08008adc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008adc:	b480      	push	{r7}
 8008ade:	b083      	sub	sp, #12
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f103 0208 	add.w	r2, r3, #8
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f04f 32ff 	mov.w	r2, #4294967295
 8008af4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f103 0208 	add.w	r2, r3, #8
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f103 0208 	add.w	r2, r3, #8
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008b10:	bf00      	nop
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2200      	movs	r2, #0
 8008b28:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008b2a:	bf00      	nop
 8008b2c:	370c      	adds	r7, #12
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b34:	4770      	bx	lr

08008b36 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b36:	b480      	push	{r7}
 8008b38:	b085      	sub	sp, #20
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	6078      	str	r0, [r7, #4]
 8008b3e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	68fa      	ldr	r2, [r7, #12]
 8008b4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	689a      	ldr	r2, [r3, #8]
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	683a      	ldr	r2, [r7, #0]
 8008b5a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	683a      	ldr	r2, [r7, #0]
 8008b60:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	1c5a      	adds	r2, r3, #1
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	601a      	str	r2, [r3, #0]
}
 8008b72:	bf00      	nop
 8008b74:	3714      	adds	r7, #20
 8008b76:	46bd      	mov	sp, r7
 8008b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7c:	4770      	bx	lr

08008b7e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008b7e:	b480      	push	{r7}
 8008b80:	b085      	sub	sp, #20
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
 8008b86:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b94:	d103      	bne.n	8008b9e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	60fb      	str	r3, [r7, #12]
 8008b9c:	e00c      	b.n	8008bb8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	3308      	adds	r3, #8
 8008ba2:	60fb      	str	r3, [r7, #12]
 8008ba4:	e002      	b.n	8008bac <vListInsert+0x2e>
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	60fb      	str	r3, [r7, #12]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	68ba      	ldr	r2, [r7, #8]
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d2f6      	bcs.n	8008ba6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	685a      	ldr	r2, [r3, #4]
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	683a      	ldr	r2, [r7, #0]
 8008bc6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	683a      	ldr	r2, [r7, #0]
 8008bd2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	687a      	ldr	r2, [r7, #4]
 8008bd8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	1c5a      	adds	r2, r3, #1
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	601a      	str	r2, [r3, #0]
}
 8008be4:	bf00      	nop
 8008be6:	3714      	adds	r7, #20
 8008be8:	46bd      	mov	sp, r7
 8008bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bee:	4770      	bx	lr

08008bf0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	691b      	ldr	r3, [r3, #16]
 8008bfc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	6892      	ldr	r2, [r2, #8]
 8008c06:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	689b      	ldr	r3, [r3, #8]
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	6852      	ldr	r2, [r2, #4]
 8008c10:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	687a      	ldr	r2, [r7, #4]
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d103      	bne.n	8008c24 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	689a      	ldr	r2, [r3, #8]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	1e5a      	subs	r2, r3, #1
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3714      	adds	r7, #20
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c42:	4770      	bx	lr

08008c44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008c44:	b480      	push	{r7}
 8008c46:	b085      	sub	sp, #20
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	60f8      	str	r0, [r7, #12]
 8008c4c:	60b9      	str	r1, [r7, #8]
 8008c4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	3b04      	subs	r3, #4
 8008c54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008c5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	3b04      	subs	r3, #4
 8008c62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	f023 0201 	bic.w	r2, r3, #1
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	3b04      	subs	r3, #4
 8008c72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c74:	4a0c      	ldr	r2, [pc, #48]	; (8008ca8 <pxPortInitialiseStack+0x64>)
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	3b14      	subs	r3, #20
 8008c7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008c80:	687a      	ldr	r2, [r7, #4]
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	3b04      	subs	r3, #4
 8008c8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f06f 0202 	mvn.w	r2, #2
 8008c92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	3b20      	subs	r3, #32
 8008c98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3714      	adds	r7, #20
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr
 8008ca8:	08008cad 	.word	0x08008cad

08008cac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008cac:	b480      	push	{r7}
 8008cae:	b085      	sub	sp, #20
 8008cb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008cb6:	4b12      	ldr	r3, [pc, #72]	; (8008d00 <prvTaskExitError+0x54>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cbe:	d00a      	beq.n	8008cd6 <prvTaskExitError+0x2a>
	__asm volatile
 8008cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc4:	f383 8811 	msr	BASEPRI, r3
 8008cc8:	f3bf 8f6f 	isb	sy
 8008ccc:	f3bf 8f4f 	dsb	sy
 8008cd0:	60fb      	str	r3, [r7, #12]
}
 8008cd2:	bf00      	nop
 8008cd4:	e7fe      	b.n	8008cd4 <prvTaskExitError+0x28>
	__asm volatile
 8008cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cda:	f383 8811 	msr	BASEPRI, r3
 8008cde:	f3bf 8f6f 	isb	sy
 8008ce2:	f3bf 8f4f 	dsb	sy
 8008ce6:	60bb      	str	r3, [r7, #8]
}
 8008ce8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008cea:	bf00      	nop
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d0fc      	beq.n	8008cec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008cf2:	bf00      	nop
 8008cf4:	bf00      	nop
 8008cf6:	3714      	adds	r7, #20
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr
 8008d00:	24000010 	.word	0x24000010
	...

08008d10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d10:	4b07      	ldr	r3, [pc, #28]	; (8008d30 <pxCurrentTCBConst2>)
 8008d12:	6819      	ldr	r1, [r3, #0]
 8008d14:	6808      	ldr	r0, [r1, #0]
 8008d16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d1a:	f380 8809 	msr	PSP, r0
 8008d1e:	f3bf 8f6f 	isb	sy
 8008d22:	f04f 0000 	mov.w	r0, #0
 8008d26:	f380 8811 	msr	BASEPRI, r0
 8008d2a:	4770      	bx	lr
 8008d2c:	f3af 8000 	nop.w

08008d30 <pxCurrentTCBConst2>:
 8008d30:	240046d4 	.word	0x240046d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008d34:	bf00      	nop
 8008d36:	bf00      	nop

08008d38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008d38:	4808      	ldr	r0, [pc, #32]	; (8008d5c <prvPortStartFirstTask+0x24>)
 8008d3a:	6800      	ldr	r0, [r0, #0]
 8008d3c:	6800      	ldr	r0, [r0, #0]
 8008d3e:	f380 8808 	msr	MSP, r0
 8008d42:	f04f 0000 	mov.w	r0, #0
 8008d46:	f380 8814 	msr	CONTROL, r0
 8008d4a:	b662      	cpsie	i
 8008d4c:	b661      	cpsie	f
 8008d4e:	f3bf 8f4f 	dsb	sy
 8008d52:	f3bf 8f6f 	isb	sy
 8008d56:	df00      	svc	0
 8008d58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d5a:	bf00      	nop
 8008d5c:	e000ed08 	.word	0xe000ed08

08008d60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b086      	sub	sp, #24
 8008d64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d66:	4b46      	ldr	r3, [pc, #280]	; (8008e80 <xPortStartScheduler+0x120>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a46      	ldr	r2, [pc, #280]	; (8008e84 <xPortStartScheduler+0x124>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d10a      	bne.n	8008d86 <xPortStartScheduler+0x26>
	__asm volatile
 8008d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d74:	f383 8811 	msr	BASEPRI, r3
 8008d78:	f3bf 8f6f 	isb	sy
 8008d7c:	f3bf 8f4f 	dsb	sy
 8008d80:	613b      	str	r3, [r7, #16]
}
 8008d82:	bf00      	nop
 8008d84:	e7fe      	b.n	8008d84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008d86:	4b3e      	ldr	r3, [pc, #248]	; (8008e80 <xPortStartScheduler+0x120>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a3f      	ldr	r2, [pc, #252]	; (8008e88 <xPortStartScheduler+0x128>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d10a      	bne.n	8008da6 <xPortStartScheduler+0x46>
	__asm volatile
 8008d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d94:	f383 8811 	msr	BASEPRI, r3
 8008d98:	f3bf 8f6f 	isb	sy
 8008d9c:	f3bf 8f4f 	dsb	sy
 8008da0:	60fb      	str	r3, [r7, #12]
}
 8008da2:	bf00      	nop
 8008da4:	e7fe      	b.n	8008da4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008da6:	4b39      	ldr	r3, [pc, #228]	; (8008e8c <xPortStartScheduler+0x12c>)
 8008da8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	781b      	ldrb	r3, [r3, #0]
 8008dae:	b2db      	uxtb	r3, r3
 8008db0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	22ff      	movs	r2, #255	; 0xff
 8008db6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008dc0:	78fb      	ldrb	r3, [r7, #3]
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008dc8:	b2da      	uxtb	r2, r3
 8008dca:	4b31      	ldr	r3, [pc, #196]	; (8008e90 <xPortStartScheduler+0x130>)
 8008dcc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008dce:	4b31      	ldr	r3, [pc, #196]	; (8008e94 <xPortStartScheduler+0x134>)
 8008dd0:	2207      	movs	r2, #7
 8008dd2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008dd4:	e009      	b.n	8008dea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008dd6:	4b2f      	ldr	r3, [pc, #188]	; (8008e94 <xPortStartScheduler+0x134>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	4a2d      	ldr	r2, [pc, #180]	; (8008e94 <xPortStartScheduler+0x134>)
 8008dde:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008de0:	78fb      	ldrb	r3, [r7, #3]
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	005b      	lsls	r3, r3, #1
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008dea:	78fb      	ldrb	r3, [r7, #3]
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008df2:	2b80      	cmp	r3, #128	; 0x80
 8008df4:	d0ef      	beq.n	8008dd6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008df6:	4b27      	ldr	r3, [pc, #156]	; (8008e94 <xPortStartScheduler+0x134>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f1c3 0307 	rsb	r3, r3, #7
 8008dfe:	2b04      	cmp	r3, #4
 8008e00:	d00a      	beq.n	8008e18 <xPortStartScheduler+0xb8>
	__asm volatile
 8008e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e06:	f383 8811 	msr	BASEPRI, r3
 8008e0a:	f3bf 8f6f 	isb	sy
 8008e0e:	f3bf 8f4f 	dsb	sy
 8008e12:	60bb      	str	r3, [r7, #8]
}
 8008e14:	bf00      	nop
 8008e16:	e7fe      	b.n	8008e16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e18:	4b1e      	ldr	r3, [pc, #120]	; (8008e94 <xPortStartScheduler+0x134>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	021b      	lsls	r3, r3, #8
 8008e1e:	4a1d      	ldr	r2, [pc, #116]	; (8008e94 <xPortStartScheduler+0x134>)
 8008e20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e22:	4b1c      	ldr	r3, [pc, #112]	; (8008e94 <xPortStartScheduler+0x134>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008e2a:	4a1a      	ldr	r2, [pc, #104]	; (8008e94 <xPortStartScheduler+0x134>)
 8008e2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	b2da      	uxtb	r2, r3
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e36:	4b18      	ldr	r3, [pc, #96]	; (8008e98 <xPortStartScheduler+0x138>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a17      	ldr	r2, [pc, #92]	; (8008e98 <xPortStartScheduler+0x138>)
 8008e3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e42:	4b15      	ldr	r3, [pc, #84]	; (8008e98 <xPortStartScheduler+0x138>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a14      	ldr	r2, [pc, #80]	; (8008e98 <xPortStartScheduler+0x138>)
 8008e48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008e4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e4e:	f000 f8dd 	bl	800900c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e52:	4b12      	ldr	r3, [pc, #72]	; (8008e9c <xPortStartScheduler+0x13c>)
 8008e54:	2200      	movs	r2, #0
 8008e56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e58:	f000 f8fc 	bl	8009054 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e5c:	4b10      	ldr	r3, [pc, #64]	; (8008ea0 <xPortStartScheduler+0x140>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a0f      	ldr	r2, [pc, #60]	; (8008ea0 <xPortStartScheduler+0x140>)
 8008e62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008e66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e68:	f7ff ff66 	bl	8008d38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e6c:	f001 fa0c 	bl	800a288 <vTaskSwitchContext>
	prvTaskExitError();
 8008e70:	f7ff ff1c 	bl	8008cac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3718      	adds	r7, #24
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	e000ed00 	.word	0xe000ed00
 8008e84:	410fc271 	.word	0x410fc271
 8008e88:	410fc270 	.word	0x410fc270
 8008e8c:	e000e400 	.word	0xe000e400
 8008e90:	2400468c 	.word	0x2400468c
 8008e94:	24004690 	.word	0x24004690
 8008e98:	e000ed20 	.word	0xe000ed20
 8008e9c:	24000010 	.word	0x24000010
 8008ea0:	e000ef34 	.word	0xe000ef34

08008ea4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b083      	sub	sp, #12
 8008ea8:	af00      	add	r7, sp, #0
	__asm volatile
 8008eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eae:	f383 8811 	msr	BASEPRI, r3
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	f3bf 8f4f 	dsb	sy
 8008eba:	607b      	str	r3, [r7, #4]
}
 8008ebc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008ebe:	4b0f      	ldr	r3, [pc, #60]	; (8008efc <vPortEnterCritical+0x58>)
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	4a0d      	ldr	r2, [pc, #52]	; (8008efc <vPortEnterCritical+0x58>)
 8008ec6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ec8:	4b0c      	ldr	r3, [pc, #48]	; (8008efc <vPortEnterCritical+0x58>)
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	2b01      	cmp	r3, #1
 8008ece:	d10f      	bne.n	8008ef0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ed0:	4b0b      	ldr	r3, [pc, #44]	; (8008f00 <vPortEnterCritical+0x5c>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d00a      	beq.n	8008ef0 <vPortEnterCritical+0x4c>
	__asm volatile
 8008eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ede:	f383 8811 	msr	BASEPRI, r3
 8008ee2:	f3bf 8f6f 	isb	sy
 8008ee6:	f3bf 8f4f 	dsb	sy
 8008eea:	603b      	str	r3, [r7, #0]
}
 8008eec:	bf00      	nop
 8008eee:	e7fe      	b.n	8008eee <vPortEnterCritical+0x4a>
	}
}
 8008ef0:	bf00      	nop
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr
 8008efc:	24000010 	.word	0x24000010
 8008f00:	e000ed04 	.word	0xe000ed04

08008f04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f04:	b480      	push	{r7}
 8008f06:	b083      	sub	sp, #12
 8008f08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f0a:	4b12      	ldr	r3, [pc, #72]	; (8008f54 <vPortExitCritical+0x50>)
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d10a      	bne.n	8008f28 <vPortExitCritical+0x24>
	__asm volatile
 8008f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f16:	f383 8811 	msr	BASEPRI, r3
 8008f1a:	f3bf 8f6f 	isb	sy
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	607b      	str	r3, [r7, #4]
}
 8008f24:	bf00      	nop
 8008f26:	e7fe      	b.n	8008f26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008f28:	4b0a      	ldr	r3, [pc, #40]	; (8008f54 <vPortExitCritical+0x50>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	4a09      	ldr	r2, [pc, #36]	; (8008f54 <vPortExitCritical+0x50>)
 8008f30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f32:	4b08      	ldr	r3, [pc, #32]	; (8008f54 <vPortExitCritical+0x50>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d105      	bne.n	8008f46 <vPortExitCritical+0x42>
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008f44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f46:	bf00      	nop
 8008f48:	370c      	adds	r7, #12
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr
 8008f52:	bf00      	nop
 8008f54:	24000010 	.word	0x24000010
	...

08008f60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f60:	f3ef 8009 	mrs	r0, PSP
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	4b15      	ldr	r3, [pc, #84]	; (8008fc0 <pxCurrentTCBConst>)
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	f01e 0f10 	tst.w	lr, #16
 8008f70:	bf08      	it	eq
 8008f72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008f76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f7a:	6010      	str	r0, [r2, #0]
 8008f7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008f80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008f84:	f380 8811 	msr	BASEPRI, r0
 8008f88:	f3bf 8f4f 	dsb	sy
 8008f8c:	f3bf 8f6f 	isb	sy
 8008f90:	f001 f97a 	bl	800a288 <vTaskSwitchContext>
 8008f94:	f04f 0000 	mov.w	r0, #0
 8008f98:	f380 8811 	msr	BASEPRI, r0
 8008f9c:	bc09      	pop	{r0, r3}
 8008f9e:	6819      	ldr	r1, [r3, #0]
 8008fa0:	6808      	ldr	r0, [r1, #0]
 8008fa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa6:	f01e 0f10 	tst.w	lr, #16
 8008faa:	bf08      	it	eq
 8008fac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008fb0:	f380 8809 	msr	PSP, r0
 8008fb4:	f3bf 8f6f 	isb	sy
 8008fb8:	4770      	bx	lr
 8008fba:	bf00      	nop
 8008fbc:	f3af 8000 	nop.w

08008fc0 <pxCurrentTCBConst>:
 8008fc0:	240046d4 	.word	0x240046d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008fc4:	bf00      	nop
 8008fc6:	bf00      	nop

08008fc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af00      	add	r7, sp, #0
	__asm volatile
 8008fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd2:	f383 8811 	msr	BASEPRI, r3
 8008fd6:	f3bf 8f6f 	isb	sy
 8008fda:	f3bf 8f4f 	dsb	sy
 8008fde:	607b      	str	r3, [r7, #4]
}
 8008fe0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008fe2:	f001 f897 	bl	800a114 <xTaskIncrementTick>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d003      	beq.n	8008ff4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008fec:	4b06      	ldr	r3, [pc, #24]	; (8009008 <xPortSysTickHandler+0x40>)
 8008fee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ff2:	601a      	str	r2, [r3, #0]
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	f383 8811 	msr	BASEPRI, r3
}
 8008ffe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009000:	bf00      	nop
 8009002:	3708      	adds	r7, #8
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	e000ed04 	.word	0xe000ed04

0800900c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800900c:	b480      	push	{r7}
 800900e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009010:	4b0b      	ldr	r3, [pc, #44]	; (8009040 <vPortSetupTimerInterrupt+0x34>)
 8009012:	2200      	movs	r2, #0
 8009014:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009016:	4b0b      	ldr	r3, [pc, #44]	; (8009044 <vPortSetupTimerInterrupt+0x38>)
 8009018:	2200      	movs	r2, #0
 800901a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800901c:	4b0a      	ldr	r3, [pc, #40]	; (8009048 <vPortSetupTimerInterrupt+0x3c>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4a0a      	ldr	r2, [pc, #40]	; (800904c <vPortSetupTimerInterrupt+0x40>)
 8009022:	fba2 2303 	umull	r2, r3, r2, r3
 8009026:	099b      	lsrs	r3, r3, #6
 8009028:	4a09      	ldr	r2, [pc, #36]	; (8009050 <vPortSetupTimerInterrupt+0x44>)
 800902a:	3b01      	subs	r3, #1
 800902c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800902e:	4b04      	ldr	r3, [pc, #16]	; (8009040 <vPortSetupTimerInterrupt+0x34>)
 8009030:	2207      	movs	r2, #7
 8009032:	601a      	str	r2, [r3, #0]
}
 8009034:	bf00      	nop
 8009036:	46bd      	mov	sp, r7
 8009038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903c:	4770      	bx	lr
 800903e:	bf00      	nop
 8009040:	e000e010 	.word	0xe000e010
 8009044:	e000e018 	.word	0xe000e018
 8009048:	24000000 	.word	0x24000000
 800904c:	10624dd3 	.word	0x10624dd3
 8009050:	e000e014 	.word	0xe000e014

08009054 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009054:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009064 <vPortEnableVFP+0x10>
 8009058:	6801      	ldr	r1, [r0, #0]
 800905a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800905e:	6001      	str	r1, [r0, #0]
 8009060:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009062:	bf00      	nop
 8009064:	e000ed88 	.word	0xe000ed88

08009068 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800906e:	f3ef 8305 	mrs	r3, IPSR
 8009072:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2b0f      	cmp	r3, #15
 8009078:	d914      	bls.n	80090a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800907a:	4a17      	ldr	r2, [pc, #92]	; (80090d8 <vPortValidateInterruptPriority+0x70>)
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	4413      	add	r3, r2
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009084:	4b15      	ldr	r3, [pc, #84]	; (80090dc <vPortValidateInterruptPriority+0x74>)
 8009086:	781b      	ldrb	r3, [r3, #0]
 8009088:	7afa      	ldrb	r2, [r7, #11]
 800908a:	429a      	cmp	r2, r3
 800908c:	d20a      	bcs.n	80090a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800908e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009092:	f383 8811 	msr	BASEPRI, r3
 8009096:	f3bf 8f6f 	isb	sy
 800909a:	f3bf 8f4f 	dsb	sy
 800909e:	607b      	str	r3, [r7, #4]
}
 80090a0:	bf00      	nop
 80090a2:	e7fe      	b.n	80090a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80090a4:	4b0e      	ldr	r3, [pc, #56]	; (80090e0 <vPortValidateInterruptPriority+0x78>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80090ac:	4b0d      	ldr	r3, [pc, #52]	; (80090e4 <vPortValidateInterruptPriority+0x7c>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d90a      	bls.n	80090ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80090b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090b8:	f383 8811 	msr	BASEPRI, r3
 80090bc:	f3bf 8f6f 	isb	sy
 80090c0:	f3bf 8f4f 	dsb	sy
 80090c4:	603b      	str	r3, [r7, #0]
}
 80090c6:	bf00      	nop
 80090c8:	e7fe      	b.n	80090c8 <vPortValidateInterruptPriority+0x60>
	}
 80090ca:	bf00      	nop
 80090cc:	3714      	adds	r7, #20
 80090ce:	46bd      	mov	sp, r7
 80090d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d4:	4770      	bx	lr
 80090d6:	bf00      	nop
 80090d8:	e000e3f0 	.word	0xe000e3f0
 80090dc:	2400468c 	.word	0x2400468c
 80090e0:	e000ed0c 	.word	0xe000ed0c
 80090e4:	24004690 	.word	0x24004690

080090e8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b084      	sub	sp, #16
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d10a      	bne.n	8009112 <xQueueGenericReset+0x2a>
	__asm volatile
 80090fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009100:	f383 8811 	msr	BASEPRI, r3
 8009104:	f3bf 8f6f 	isb	sy
 8009108:	f3bf 8f4f 	dsb	sy
 800910c:	60bb      	str	r3, [r7, #8]
}
 800910e:	bf00      	nop
 8009110:	e7fe      	b.n	8009110 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009112:	f7ff fec7 	bl	8008ea4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800911e:	68f9      	ldr	r1, [r7, #12]
 8009120:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009122:	fb01 f303 	mul.w	r3, r1, r3
 8009126:	441a      	add	r2, r3
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	2200      	movs	r2, #0
 8009130:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681a      	ldr	r2, [r3, #0]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009142:	3b01      	subs	r3, #1
 8009144:	68f9      	ldr	r1, [r7, #12]
 8009146:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009148:	fb01 f303 	mul.w	r3, r1, r3
 800914c:	441a      	add	r2, r3
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	22ff      	movs	r2, #255	; 0xff
 8009156:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	22ff      	movs	r2, #255	; 0xff
 800915e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d114      	bne.n	8009192 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	691b      	ldr	r3, [r3, #16]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d01a      	beq.n	80091a6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	3310      	adds	r3, #16
 8009174:	4618      	mov	r0, r3
 8009176:	f001 f93b 	bl	800a3f0 <xTaskRemoveFromEventList>
 800917a:	4603      	mov	r3, r0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d012      	beq.n	80091a6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009180:	4b0c      	ldr	r3, [pc, #48]	; (80091b4 <xQueueGenericReset+0xcc>)
 8009182:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009186:	601a      	str	r2, [r3, #0]
 8009188:	f3bf 8f4f 	dsb	sy
 800918c:	f3bf 8f6f 	isb	sy
 8009190:	e009      	b.n	80091a6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	3310      	adds	r3, #16
 8009196:	4618      	mov	r0, r3
 8009198:	f7ff fca0 	bl	8008adc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	3324      	adds	r3, #36	; 0x24
 80091a0:	4618      	mov	r0, r3
 80091a2:	f7ff fc9b 	bl	8008adc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80091a6:	f7ff fead 	bl	8008f04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80091aa:	2301      	movs	r3, #1
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3710      	adds	r7, #16
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	e000ed04 	.word	0xe000ed04

080091b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b08e      	sub	sp, #56	; 0x38
 80091bc:	af02      	add	r7, sp, #8
 80091be:	60f8      	str	r0, [r7, #12]
 80091c0:	60b9      	str	r1, [r7, #8]
 80091c2:	607a      	str	r2, [r7, #4]
 80091c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d10a      	bne.n	80091e2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80091cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d0:	f383 8811 	msr	BASEPRI, r3
 80091d4:	f3bf 8f6f 	isb	sy
 80091d8:	f3bf 8f4f 	dsb	sy
 80091dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80091de:	bf00      	nop
 80091e0:	e7fe      	b.n	80091e0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d10a      	bne.n	80091fe <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80091e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ec:	f383 8811 	msr	BASEPRI, r3
 80091f0:	f3bf 8f6f 	isb	sy
 80091f4:	f3bf 8f4f 	dsb	sy
 80091f8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80091fa:	bf00      	nop
 80091fc:	e7fe      	b.n	80091fc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d002      	beq.n	800920a <xQueueGenericCreateStatic+0x52>
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d001      	beq.n	800920e <xQueueGenericCreateStatic+0x56>
 800920a:	2301      	movs	r3, #1
 800920c:	e000      	b.n	8009210 <xQueueGenericCreateStatic+0x58>
 800920e:	2300      	movs	r3, #0
 8009210:	2b00      	cmp	r3, #0
 8009212:	d10a      	bne.n	800922a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009218:	f383 8811 	msr	BASEPRI, r3
 800921c:	f3bf 8f6f 	isb	sy
 8009220:	f3bf 8f4f 	dsb	sy
 8009224:	623b      	str	r3, [r7, #32]
}
 8009226:	bf00      	nop
 8009228:	e7fe      	b.n	8009228 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d102      	bne.n	8009236 <xQueueGenericCreateStatic+0x7e>
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d101      	bne.n	800923a <xQueueGenericCreateStatic+0x82>
 8009236:	2301      	movs	r3, #1
 8009238:	e000      	b.n	800923c <xQueueGenericCreateStatic+0x84>
 800923a:	2300      	movs	r3, #0
 800923c:	2b00      	cmp	r3, #0
 800923e:	d10a      	bne.n	8009256 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009244:	f383 8811 	msr	BASEPRI, r3
 8009248:	f3bf 8f6f 	isb	sy
 800924c:	f3bf 8f4f 	dsb	sy
 8009250:	61fb      	str	r3, [r7, #28]
}
 8009252:	bf00      	nop
 8009254:	e7fe      	b.n	8009254 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009256:	2350      	movs	r3, #80	; 0x50
 8009258:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	2b50      	cmp	r3, #80	; 0x50
 800925e:	d00a      	beq.n	8009276 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009264:	f383 8811 	msr	BASEPRI, r3
 8009268:	f3bf 8f6f 	isb	sy
 800926c:	f3bf 8f4f 	dsb	sy
 8009270:	61bb      	str	r3, [r7, #24]
}
 8009272:	bf00      	nop
 8009274:	e7fe      	b.n	8009274 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009276:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800927c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800927e:	2b00      	cmp	r3, #0
 8009280:	d00d      	beq.n	800929e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009284:	2201      	movs	r2, #1
 8009286:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800928a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800928e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009290:	9300      	str	r3, [sp, #0]
 8009292:	4613      	mov	r3, r2
 8009294:	687a      	ldr	r2, [r7, #4]
 8009296:	68b9      	ldr	r1, [r7, #8]
 8009298:	68f8      	ldr	r0, [r7, #12]
 800929a:	f000 f805 	bl	80092a8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800929e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3730      	adds	r7, #48	; 0x30
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	60f8      	str	r0, [r7, #12]
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	607a      	str	r2, [r7, #4]
 80092b4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d103      	bne.n	80092c4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80092bc:	69bb      	ldr	r3, [r7, #24]
 80092be:	69ba      	ldr	r2, [r7, #24]
 80092c0:	601a      	str	r2, [r3, #0]
 80092c2:	e002      	b.n	80092ca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80092c4:	69bb      	ldr	r3, [r7, #24]
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	68fa      	ldr	r2, [r7, #12]
 80092ce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80092d0:	69bb      	ldr	r3, [r7, #24]
 80092d2:	68ba      	ldr	r2, [r7, #8]
 80092d4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80092d6:	2101      	movs	r1, #1
 80092d8:	69b8      	ldr	r0, [r7, #24]
 80092da:	f7ff ff05 	bl	80090e8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80092de:	69bb      	ldr	r3, [r7, #24]
 80092e0:	78fa      	ldrb	r2, [r7, #3]
 80092e2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80092e6:	bf00      	nop
 80092e8:	3710      	adds	r7, #16
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
	...

080092f0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b08e      	sub	sp, #56	; 0x38
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	60f8      	str	r0, [r7, #12]
 80092f8:	60b9      	str	r1, [r7, #8]
 80092fa:	607a      	str	r2, [r7, #4]
 80092fc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80092fe:	2300      	movs	r3, #0
 8009300:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009308:	2b00      	cmp	r3, #0
 800930a:	d10a      	bne.n	8009322 <xQueueGenericSend+0x32>
	__asm volatile
 800930c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009310:	f383 8811 	msr	BASEPRI, r3
 8009314:	f3bf 8f6f 	isb	sy
 8009318:	f3bf 8f4f 	dsb	sy
 800931c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800931e:	bf00      	nop
 8009320:	e7fe      	b.n	8009320 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d103      	bne.n	8009330 <xQueueGenericSend+0x40>
 8009328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800932a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800932c:	2b00      	cmp	r3, #0
 800932e:	d101      	bne.n	8009334 <xQueueGenericSend+0x44>
 8009330:	2301      	movs	r3, #1
 8009332:	e000      	b.n	8009336 <xQueueGenericSend+0x46>
 8009334:	2300      	movs	r3, #0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d10a      	bne.n	8009350 <xQueueGenericSend+0x60>
	__asm volatile
 800933a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800933e:	f383 8811 	msr	BASEPRI, r3
 8009342:	f3bf 8f6f 	isb	sy
 8009346:	f3bf 8f4f 	dsb	sy
 800934a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800934c:	bf00      	nop
 800934e:	e7fe      	b.n	800934e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	2b02      	cmp	r3, #2
 8009354:	d103      	bne.n	800935e <xQueueGenericSend+0x6e>
 8009356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800935a:	2b01      	cmp	r3, #1
 800935c:	d101      	bne.n	8009362 <xQueueGenericSend+0x72>
 800935e:	2301      	movs	r3, #1
 8009360:	e000      	b.n	8009364 <xQueueGenericSend+0x74>
 8009362:	2300      	movs	r3, #0
 8009364:	2b00      	cmp	r3, #0
 8009366:	d10a      	bne.n	800937e <xQueueGenericSend+0x8e>
	__asm volatile
 8009368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800936c:	f383 8811 	msr	BASEPRI, r3
 8009370:	f3bf 8f6f 	isb	sy
 8009374:	f3bf 8f4f 	dsb	sy
 8009378:	623b      	str	r3, [r7, #32]
}
 800937a:	bf00      	nop
 800937c:	e7fe      	b.n	800937c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800937e:	f001 f9f9 	bl	800a774 <xTaskGetSchedulerState>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d102      	bne.n	800938e <xQueueGenericSend+0x9e>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d101      	bne.n	8009392 <xQueueGenericSend+0xa2>
 800938e:	2301      	movs	r3, #1
 8009390:	e000      	b.n	8009394 <xQueueGenericSend+0xa4>
 8009392:	2300      	movs	r3, #0
 8009394:	2b00      	cmp	r3, #0
 8009396:	d10a      	bne.n	80093ae <xQueueGenericSend+0xbe>
	__asm volatile
 8009398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800939c:	f383 8811 	msr	BASEPRI, r3
 80093a0:	f3bf 8f6f 	isb	sy
 80093a4:	f3bf 8f4f 	dsb	sy
 80093a8:	61fb      	str	r3, [r7, #28]
}
 80093aa:	bf00      	nop
 80093ac:	e7fe      	b.n	80093ac <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80093ae:	f7ff fd79 	bl	8008ea4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80093b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d302      	bcc.n	80093c4 <xQueueGenericSend+0xd4>
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	2b02      	cmp	r3, #2
 80093c2:	d129      	bne.n	8009418 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80093c4:	683a      	ldr	r2, [r7, #0]
 80093c6:	68b9      	ldr	r1, [r7, #8]
 80093c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80093ca:	f000 fa0b 	bl	80097e4 <prvCopyDataToQueue>
 80093ce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d010      	beq.n	80093fa <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093da:	3324      	adds	r3, #36	; 0x24
 80093dc:	4618      	mov	r0, r3
 80093de:	f001 f807 	bl	800a3f0 <xTaskRemoveFromEventList>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d013      	beq.n	8009410 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80093e8:	4b3f      	ldr	r3, [pc, #252]	; (80094e8 <xQueueGenericSend+0x1f8>)
 80093ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093ee:	601a      	str	r2, [r3, #0]
 80093f0:	f3bf 8f4f 	dsb	sy
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	e00a      	b.n	8009410 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80093fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d007      	beq.n	8009410 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009400:	4b39      	ldr	r3, [pc, #228]	; (80094e8 <xQueueGenericSend+0x1f8>)
 8009402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009406:	601a      	str	r2, [r3, #0]
 8009408:	f3bf 8f4f 	dsb	sy
 800940c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009410:	f7ff fd78 	bl	8008f04 <vPortExitCritical>
				return pdPASS;
 8009414:	2301      	movs	r3, #1
 8009416:	e063      	b.n	80094e0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d103      	bne.n	8009426 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800941e:	f7ff fd71 	bl	8008f04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009422:	2300      	movs	r3, #0
 8009424:	e05c      	b.n	80094e0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009428:	2b00      	cmp	r3, #0
 800942a:	d106      	bne.n	800943a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800942c:	f107 0314 	add.w	r3, r7, #20
 8009430:	4618      	mov	r0, r3
 8009432:	f001 f841 	bl	800a4b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009436:	2301      	movs	r3, #1
 8009438:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800943a:	f7ff fd63 	bl	8008f04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800943e:	f000 fd9b 	bl	8009f78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009442:	f7ff fd2f 	bl	8008ea4 <vPortEnterCritical>
 8009446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009448:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800944c:	b25b      	sxtb	r3, r3
 800944e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009452:	d103      	bne.n	800945c <xQueueGenericSend+0x16c>
 8009454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009456:	2200      	movs	r2, #0
 8009458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800945c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800945e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009462:	b25b      	sxtb	r3, r3
 8009464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009468:	d103      	bne.n	8009472 <xQueueGenericSend+0x182>
 800946a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800946c:	2200      	movs	r2, #0
 800946e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009472:	f7ff fd47 	bl	8008f04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009476:	1d3a      	adds	r2, r7, #4
 8009478:	f107 0314 	add.w	r3, r7, #20
 800947c:	4611      	mov	r1, r2
 800947e:	4618      	mov	r0, r3
 8009480:	f001 f830 	bl	800a4e4 <xTaskCheckForTimeOut>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d124      	bne.n	80094d4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800948a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800948c:	f000 faa2 	bl	80099d4 <prvIsQueueFull>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d018      	beq.n	80094c8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009498:	3310      	adds	r3, #16
 800949a:	687a      	ldr	r2, [r7, #4]
 800949c:	4611      	mov	r1, r2
 800949e:	4618      	mov	r0, r3
 80094a0:	f000 ff56 	bl	800a350 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80094a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80094a6:	f000 fa2d 	bl	8009904 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80094aa:	f000 fd73 	bl	8009f94 <xTaskResumeAll>
 80094ae:	4603      	mov	r3, r0
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	f47f af7c 	bne.w	80093ae <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80094b6:	4b0c      	ldr	r3, [pc, #48]	; (80094e8 <xQueueGenericSend+0x1f8>)
 80094b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	f3bf 8f4f 	dsb	sy
 80094c2:	f3bf 8f6f 	isb	sy
 80094c6:	e772      	b.n	80093ae <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80094c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80094ca:	f000 fa1b 	bl	8009904 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80094ce:	f000 fd61 	bl	8009f94 <xTaskResumeAll>
 80094d2:	e76c      	b.n	80093ae <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80094d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80094d6:	f000 fa15 	bl	8009904 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80094da:	f000 fd5b 	bl	8009f94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80094de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	3738      	adds	r7, #56	; 0x38
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}
 80094e8:	e000ed04 	.word	0xe000ed04

080094ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b090      	sub	sp, #64	; 0x40
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	60f8      	str	r0, [r7, #12]
 80094f4:	60b9      	str	r1, [r7, #8]
 80094f6:	607a      	str	r2, [r7, #4]
 80094f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80094fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009500:	2b00      	cmp	r3, #0
 8009502:	d10a      	bne.n	800951a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009508:	f383 8811 	msr	BASEPRI, r3
 800950c:	f3bf 8f6f 	isb	sy
 8009510:	f3bf 8f4f 	dsb	sy
 8009514:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009516:	bf00      	nop
 8009518:	e7fe      	b.n	8009518 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d103      	bne.n	8009528 <xQueueGenericSendFromISR+0x3c>
 8009520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009524:	2b00      	cmp	r3, #0
 8009526:	d101      	bne.n	800952c <xQueueGenericSendFromISR+0x40>
 8009528:	2301      	movs	r3, #1
 800952a:	e000      	b.n	800952e <xQueueGenericSendFromISR+0x42>
 800952c:	2300      	movs	r3, #0
 800952e:	2b00      	cmp	r3, #0
 8009530:	d10a      	bne.n	8009548 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009536:	f383 8811 	msr	BASEPRI, r3
 800953a:	f3bf 8f6f 	isb	sy
 800953e:	f3bf 8f4f 	dsb	sy
 8009542:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009544:	bf00      	nop
 8009546:	e7fe      	b.n	8009546 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	2b02      	cmp	r3, #2
 800954c:	d103      	bne.n	8009556 <xQueueGenericSendFromISR+0x6a>
 800954e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009552:	2b01      	cmp	r3, #1
 8009554:	d101      	bne.n	800955a <xQueueGenericSendFromISR+0x6e>
 8009556:	2301      	movs	r3, #1
 8009558:	e000      	b.n	800955c <xQueueGenericSendFromISR+0x70>
 800955a:	2300      	movs	r3, #0
 800955c:	2b00      	cmp	r3, #0
 800955e:	d10a      	bne.n	8009576 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009564:	f383 8811 	msr	BASEPRI, r3
 8009568:	f3bf 8f6f 	isb	sy
 800956c:	f3bf 8f4f 	dsb	sy
 8009570:	623b      	str	r3, [r7, #32]
}
 8009572:	bf00      	nop
 8009574:	e7fe      	b.n	8009574 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009576:	f7ff fd77 	bl	8009068 <vPortValidateInterruptPriority>
	__asm volatile
 800957a:	f3ef 8211 	mrs	r2, BASEPRI
 800957e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009582:	f383 8811 	msr	BASEPRI, r3
 8009586:	f3bf 8f6f 	isb	sy
 800958a:	f3bf 8f4f 	dsb	sy
 800958e:	61fa      	str	r2, [r7, #28]
 8009590:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8009592:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009594:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009598:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800959a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800959c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800959e:	429a      	cmp	r2, r3
 80095a0:	d302      	bcc.n	80095a8 <xQueueGenericSendFromISR+0xbc>
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	2b02      	cmp	r3, #2
 80095a6:	d12f      	bne.n	8009608 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80095a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80095b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095b6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80095b8:	683a      	ldr	r2, [r7, #0]
 80095ba:	68b9      	ldr	r1, [r7, #8]
 80095bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80095be:	f000 f911 	bl	80097e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80095c2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80095c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095ca:	d112      	bne.n	80095f2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d016      	beq.n	8009602 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095d6:	3324      	adds	r3, #36	; 0x24
 80095d8:	4618      	mov	r0, r3
 80095da:	f000 ff09 	bl	800a3f0 <xTaskRemoveFromEventList>
 80095de:	4603      	mov	r3, r0
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d00e      	beq.n	8009602 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00b      	beq.n	8009602 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2201      	movs	r2, #1
 80095ee:	601a      	str	r2, [r3, #0]
 80095f0:	e007      	b.n	8009602 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80095f2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80095f6:	3301      	adds	r3, #1
 80095f8:	b2db      	uxtb	r3, r3
 80095fa:	b25a      	sxtb	r2, r3
 80095fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009602:	2301      	movs	r3, #1
 8009604:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009606:	e001      	b.n	800960c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009608:	2300      	movs	r3, #0
 800960a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800960c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800960e:	617b      	str	r3, [r7, #20]
	__asm volatile
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	f383 8811 	msr	BASEPRI, r3
}
 8009616:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009618:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800961a:	4618      	mov	r0, r3
 800961c:	3740      	adds	r7, #64	; 0x40
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
	...

08009624 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b08c      	sub	sp, #48	; 0x30
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009630:	2300      	movs	r3, #0
 8009632:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963a:	2b00      	cmp	r3, #0
 800963c:	d10a      	bne.n	8009654 <xQueueReceive+0x30>
	__asm volatile
 800963e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009642:	f383 8811 	msr	BASEPRI, r3
 8009646:	f3bf 8f6f 	isb	sy
 800964a:	f3bf 8f4f 	dsb	sy
 800964e:	623b      	str	r3, [r7, #32]
}
 8009650:	bf00      	nop
 8009652:	e7fe      	b.n	8009652 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d103      	bne.n	8009662 <xQueueReceive+0x3e>
 800965a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800965c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800965e:	2b00      	cmp	r3, #0
 8009660:	d101      	bne.n	8009666 <xQueueReceive+0x42>
 8009662:	2301      	movs	r3, #1
 8009664:	e000      	b.n	8009668 <xQueueReceive+0x44>
 8009666:	2300      	movs	r3, #0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d10a      	bne.n	8009682 <xQueueReceive+0x5e>
	__asm volatile
 800966c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009670:	f383 8811 	msr	BASEPRI, r3
 8009674:	f3bf 8f6f 	isb	sy
 8009678:	f3bf 8f4f 	dsb	sy
 800967c:	61fb      	str	r3, [r7, #28]
}
 800967e:	bf00      	nop
 8009680:	e7fe      	b.n	8009680 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009682:	f001 f877 	bl	800a774 <xTaskGetSchedulerState>
 8009686:	4603      	mov	r3, r0
 8009688:	2b00      	cmp	r3, #0
 800968a:	d102      	bne.n	8009692 <xQueueReceive+0x6e>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d101      	bne.n	8009696 <xQueueReceive+0x72>
 8009692:	2301      	movs	r3, #1
 8009694:	e000      	b.n	8009698 <xQueueReceive+0x74>
 8009696:	2300      	movs	r3, #0
 8009698:	2b00      	cmp	r3, #0
 800969a:	d10a      	bne.n	80096b2 <xQueueReceive+0x8e>
	__asm volatile
 800969c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a0:	f383 8811 	msr	BASEPRI, r3
 80096a4:	f3bf 8f6f 	isb	sy
 80096a8:	f3bf 8f4f 	dsb	sy
 80096ac:	61bb      	str	r3, [r7, #24]
}
 80096ae:	bf00      	nop
 80096b0:	e7fe      	b.n	80096b0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80096b2:	f7ff fbf7 	bl	8008ea4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ba:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80096bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d01f      	beq.n	8009702 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80096c2:	68b9      	ldr	r1, [r7, #8]
 80096c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80096c6:	f000 f8f7 	bl	80098b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80096ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096cc:	1e5a      	subs	r2, r3, #1
 80096ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096d0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80096d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096d4:	691b      	ldr	r3, [r3, #16]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d00f      	beq.n	80096fa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80096da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096dc:	3310      	adds	r3, #16
 80096de:	4618      	mov	r0, r3
 80096e0:	f000 fe86 	bl	800a3f0 <xTaskRemoveFromEventList>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d007      	beq.n	80096fa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80096ea:	4b3d      	ldr	r3, [pc, #244]	; (80097e0 <xQueueReceive+0x1bc>)
 80096ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096f0:	601a      	str	r2, [r3, #0]
 80096f2:	f3bf 8f4f 	dsb	sy
 80096f6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80096fa:	f7ff fc03 	bl	8008f04 <vPortExitCritical>
				return pdPASS;
 80096fe:	2301      	movs	r3, #1
 8009700:	e069      	b.n	80097d6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d103      	bne.n	8009710 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009708:	f7ff fbfc 	bl	8008f04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800970c:	2300      	movs	r3, #0
 800970e:	e062      	b.n	80097d6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009712:	2b00      	cmp	r3, #0
 8009714:	d106      	bne.n	8009724 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009716:	f107 0310 	add.w	r3, r7, #16
 800971a:	4618      	mov	r0, r3
 800971c:	f000 fecc 	bl	800a4b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009720:	2301      	movs	r3, #1
 8009722:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009724:	f7ff fbee 	bl	8008f04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009728:	f000 fc26 	bl	8009f78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800972c:	f7ff fbba 	bl	8008ea4 <vPortEnterCritical>
 8009730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009732:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009736:	b25b      	sxtb	r3, r3
 8009738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800973c:	d103      	bne.n	8009746 <xQueueReceive+0x122>
 800973e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009740:	2200      	movs	r2, #0
 8009742:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009748:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800974c:	b25b      	sxtb	r3, r3
 800974e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009752:	d103      	bne.n	800975c <xQueueReceive+0x138>
 8009754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009756:	2200      	movs	r2, #0
 8009758:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800975c:	f7ff fbd2 	bl	8008f04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009760:	1d3a      	adds	r2, r7, #4
 8009762:	f107 0310 	add.w	r3, r7, #16
 8009766:	4611      	mov	r1, r2
 8009768:	4618      	mov	r0, r3
 800976a:	f000 febb 	bl	800a4e4 <xTaskCheckForTimeOut>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d123      	bne.n	80097bc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009774:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009776:	f000 f917 	bl	80099a8 <prvIsQueueEmpty>
 800977a:	4603      	mov	r3, r0
 800977c:	2b00      	cmp	r3, #0
 800977e:	d017      	beq.n	80097b0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009782:	3324      	adds	r3, #36	; 0x24
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	4611      	mov	r1, r2
 8009788:	4618      	mov	r0, r3
 800978a:	f000 fde1 	bl	800a350 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800978e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009790:	f000 f8b8 	bl	8009904 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009794:	f000 fbfe 	bl	8009f94 <xTaskResumeAll>
 8009798:	4603      	mov	r3, r0
 800979a:	2b00      	cmp	r3, #0
 800979c:	d189      	bne.n	80096b2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800979e:	4b10      	ldr	r3, [pc, #64]	; (80097e0 <xQueueReceive+0x1bc>)
 80097a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097a4:	601a      	str	r2, [r3, #0]
 80097a6:	f3bf 8f4f 	dsb	sy
 80097aa:	f3bf 8f6f 	isb	sy
 80097ae:	e780      	b.n	80096b2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80097b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097b2:	f000 f8a7 	bl	8009904 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80097b6:	f000 fbed 	bl	8009f94 <xTaskResumeAll>
 80097ba:	e77a      	b.n	80096b2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80097bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097be:	f000 f8a1 	bl	8009904 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80097c2:	f000 fbe7 	bl	8009f94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80097c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097c8:	f000 f8ee 	bl	80099a8 <prvIsQueueEmpty>
 80097cc:	4603      	mov	r3, r0
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	f43f af6f 	beq.w	80096b2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80097d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3730      	adds	r7, #48	; 0x30
 80097da:	46bd      	mov	sp, r7
 80097dc:	bd80      	pop	{r7, pc}
 80097de:	bf00      	nop
 80097e0:	e000ed04 	.word	0xe000ed04

080097e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b086      	sub	sp, #24
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	60f8      	str	r0, [r7, #12]
 80097ec:	60b9      	str	r1, [r7, #8]
 80097ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80097f0:	2300      	movs	r3, #0
 80097f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d10d      	bne.n	800981e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d14d      	bne.n	80098a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	689b      	ldr	r3, [r3, #8]
 800980e:	4618      	mov	r0, r3
 8009810:	f000 ffce 	bl	800a7b0 <xTaskPriorityDisinherit>
 8009814:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2200      	movs	r2, #0
 800981a:	609a      	str	r2, [r3, #8]
 800981c:	e043      	b.n	80098a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d119      	bne.n	8009858 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	6858      	ldr	r0, [r3, #4]
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800982c:	461a      	mov	r2, r3
 800982e:	68b9      	ldr	r1, [r7, #8]
 8009830:	f001 fbfa 	bl	800b028 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	685a      	ldr	r2, [r3, #4]
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800983c:	441a      	add	r2, r3
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	685a      	ldr	r2, [r3, #4]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	689b      	ldr	r3, [r3, #8]
 800984a:	429a      	cmp	r2, r3
 800984c:	d32b      	bcc.n	80098a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	681a      	ldr	r2, [r3, #0]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	605a      	str	r2, [r3, #4]
 8009856:	e026      	b.n	80098a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	68d8      	ldr	r0, [r3, #12]
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009860:	461a      	mov	r2, r3
 8009862:	68b9      	ldr	r1, [r7, #8]
 8009864:	f001 fbe0 	bl	800b028 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	68da      	ldr	r2, [r3, #12]
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009870:	425b      	negs	r3, r3
 8009872:	441a      	add	r2, r3
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	68da      	ldr	r2, [r3, #12]
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	429a      	cmp	r2, r3
 8009882:	d207      	bcs.n	8009894 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	689a      	ldr	r2, [r3, #8]
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800988c:	425b      	negs	r3, r3
 800988e:	441a      	add	r2, r3
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2b02      	cmp	r3, #2
 8009898:	d105      	bne.n	80098a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d002      	beq.n	80098a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	3b01      	subs	r3, #1
 80098a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	1c5a      	adds	r2, r3, #1
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80098ae:	697b      	ldr	r3, [r7, #20]
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3718      	adds	r7, #24
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}

080098b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b082      	sub	sp, #8
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d018      	beq.n	80098fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	68da      	ldr	r2, [r3, #12]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098d2:	441a      	add	r2, r3
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	68da      	ldr	r2, [r3, #12]
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	689b      	ldr	r3, [r3, #8]
 80098e0:	429a      	cmp	r2, r3
 80098e2:	d303      	bcc.n	80098ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	68d9      	ldr	r1, [r3, #12]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098f4:	461a      	mov	r2, r3
 80098f6:	6838      	ldr	r0, [r7, #0]
 80098f8:	f001 fb96 	bl	800b028 <memcpy>
	}
}
 80098fc:	bf00      	nop
 80098fe:	3708      	adds	r7, #8
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}

08009904 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b084      	sub	sp, #16
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800990c:	f7ff faca 	bl	8008ea4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009916:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009918:	e011      	b.n	800993e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800991e:	2b00      	cmp	r3, #0
 8009920:	d012      	beq.n	8009948 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	3324      	adds	r3, #36	; 0x24
 8009926:	4618      	mov	r0, r3
 8009928:	f000 fd62 	bl	800a3f0 <xTaskRemoveFromEventList>
 800992c:	4603      	mov	r3, r0
 800992e:	2b00      	cmp	r3, #0
 8009930:	d001      	beq.n	8009936 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009932:	f000 fe39 	bl	800a5a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009936:	7bfb      	ldrb	r3, [r7, #15]
 8009938:	3b01      	subs	r3, #1
 800993a:	b2db      	uxtb	r3, r3
 800993c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800993e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009942:	2b00      	cmp	r3, #0
 8009944:	dce9      	bgt.n	800991a <prvUnlockQueue+0x16>
 8009946:	e000      	b.n	800994a <prvUnlockQueue+0x46>
					break;
 8009948:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	22ff      	movs	r2, #255	; 0xff
 800994e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009952:	f7ff fad7 	bl	8008f04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009956:	f7ff faa5 	bl	8008ea4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009960:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009962:	e011      	b.n	8009988 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	691b      	ldr	r3, [r3, #16]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d012      	beq.n	8009992 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	3310      	adds	r3, #16
 8009970:	4618      	mov	r0, r3
 8009972:	f000 fd3d 	bl	800a3f0 <xTaskRemoveFromEventList>
 8009976:	4603      	mov	r3, r0
 8009978:	2b00      	cmp	r3, #0
 800997a:	d001      	beq.n	8009980 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800997c:	f000 fe14 	bl	800a5a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009980:	7bbb      	ldrb	r3, [r7, #14]
 8009982:	3b01      	subs	r3, #1
 8009984:	b2db      	uxtb	r3, r3
 8009986:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009988:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800998c:	2b00      	cmp	r3, #0
 800998e:	dce9      	bgt.n	8009964 <prvUnlockQueue+0x60>
 8009990:	e000      	b.n	8009994 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009992:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	22ff      	movs	r2, #255	; 0xff
 8009998:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800999c:	f7ff fab2 	bl	8008f04 <vPortExitCritical>
}
 80099a0:	bf00      	nop
 80099a2:	3710      	adds	r7, #16
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}

080099a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80099b0:	f7ff fa78 	bl	8008ea4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d102      	bne.n	80099c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80099bc:	2301      	movs	r3, #1
 80099be:	60fb      	str	r3, [r7, #12]
 80099c0:	e001      	b.n	80099c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80099c2:	2300      	movs	r3, #0
 80099c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80099c6:	f7ff fa9d 	bl	8008f04 <vPortExitCritical>

	return xReturn;
 80099ca:	68fb      	ldr	r3, [r7, #12]
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3710      	adds	r7, #16
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b084      	sub	sp, #16
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80099dc:	f7ff fa62 	bl	8008ea4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d102      	bne.n	80099f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80099ec:	2301      	movs	r3, #1
 80099ee:	60fb      	str	r3, [r7, #12]
 80099f0:	e001      	b.n	80099f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80099f2:	2300      	movs	r3, #0
 80099f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80099f6:	f7ff fa85 	bl	8008f04 <vPortExitCritical>

	return xReturn;
 80099fa:	68fb      	ldr	r3, [r7, #12]
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3710      	adds	r7, #16
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}

08009a04 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009a04:	b480      	push	{r7}
 8009a06:	b085      	sub	sp, #20
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
 8009a0c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009a0e:	2300      	movs	r3, #0
 8009a10:	60fb      	str	r3, [r7, #12]
 8009a12:	e014      	b.n	8009a3e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009a14:	4a0f      	ldr	r2, [pc, #60]	; (8009a54 <vQueueAddToRegistry+0x50>)
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d10b      	bne.n	8009a38 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009a20:	490c      	ldr	r1, [pc, #48]	; (8009a54 <vQueueAddToRegistry+0x50>)
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	683a      	ldr	r2, [r7, #0]
 8009a26:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009a2a:	4a0a      	ldr	r2, [pc, #40]	; (8009a54 <vQueueAddToRegistry+0x50>)
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	00db      	lsls	r3, r3, #3
 8009a30:	4413      	add	r3, r2
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009a36:	e006      	b.n	8009a46 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	60fb      	str	r3, [r7, #12]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2b07      	cmp	r3, #7
 8009a42:	d9e7      	bls.n	8009a14 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009a44:	bf00      	nop
 8009a46:	bf00      	nop
 8009a48:	3714      	adds	r7, #20
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a50:	4770      	bx	lr
 8009a52:	bf00      	nop
 8009a54:	24004694 	.word	0x24004694

08009a58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b086      	sub	sp, #24
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009a68:	f7ff fa1c 	bl	8008ea4 <vPortEnterCritical>
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009a72:	b25b      	sxtb	r3, r3
 8009a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a78:	d103      	bne.n	8009a82 <vQueueWaitForMessageRestricted+0x2a>
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a88:	b25b      	sxtb	r3, r3
 8009a8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a8e:	d103      	bne.n	8009a98 <vQueueWaitForMessageRestricted+0x40>
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	2200      	movs	r2, #0
 8009a94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009a98:	f7ff fa34 	bl	8008f04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d106      	bne.n	8009ab2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009aa4:	697b      	ldr	r3, [r7, #20]
 8009aa6:	3324      	adds	r3, #36	; 0x24
 8009aa8:	687a      	ldr	r2, [r7, #4]
 8009aaa:	68b9      	ldr	r1, [r7, #8]
 8009aac:	4618      	mov	r0, r3
 8009aae:	f000 fc73 	bl	800a398 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009ab2:	6978      	ldr	r0, [r7, #20]
 8009ab4:	f7ff ff26 	bl	8009904 <prvUnlockQueue>
	}
 8009ab8:	bf00      	nop
 8009aba:	3718      	adds	r7, #24
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b08e      	sub	sp, #56	; 0x38
 8009ac4:	af04      	add	r7, sp, #16
 8009ac6:	60f8      	str	r0, [r7, #12]
 8009ac8:	60b9      	str	r1, [r7, #8]
 8009aca:	607a      	str	r2, [r7, #4]
 8009acc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009ace:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d10a      	bne.n	8009aea <xTaskCreateStatic+0x2a>
	__asm volatile
 8009ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ad8:	f383 8811 	msr	BASEPRI, r3
 8009adc:	f3bf 8f6f 	isb	sy
 8009ae0:	f3bf 8f4f 	dsb	sy
 8009ae4:	623b      	str	r3, [r7, #32]
}
 8009ae6:	bf00      	nop
 8009ae8:	e7fe      	b.n	8009ae8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10a      	bne.n	8009b06 <xTaskCreateStatic+0x46>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	61fb      	str	r3, [r7, #28]
}
 8009b02:	bf00      	nop
 8009b04:	e7fe      	b.n	8009b04 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009b06:	23bc      	movs	r3, #188	; 0xbc
 8009b08:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	2bbc      	cmp	r3, #188	; 0xbc
 8009b0e:	d00a      	beq.n	8009b26 <xTaskCreateStatic+0x66>
	__asm volatile
 8009b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
 8009b20:	61bb      	str	r3, [r7, #24]
}
 8009b22:	bf00      	nop
 8009b24:	e7fe      	b.n	8009b24 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009b26:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d01e      	beq.n	8009b6c <xTaskCreateStatic+0xac>
 8009b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d01b      	beq.n	8009b6c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b36:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009b3c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b40:	2202      	movs	r2, #2
 8009b42:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009b46:	2300      	movs	r3, #0
 8009b48:	9303      	str	r3, [sp, #12]
 8009b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b4c:	9302      	str	r3, [sp, #8]
 8009b4e:	f107 0314 	add.w	r3, r7, #20
 8009b52:	9301      	str	r3, [sp, #4]
 8009b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b56:	9300      	str	r3, [sp, #0]
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	68b9      	ldr	r1, [r7, #8]
 8009b5e:	68f8      	ldr	r0, [r7, #12]
 8009b60:	f000 f850 	bl	8009c04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009b66:	f000 f8f3 	bl	8009d50 <prvAddNewTaskToReadyList>
 8009b6a:	e001      	b.n	8009b70 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009b70:	697b      	ldr	r3, [r7, #20]
	}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3728      	adds	r7, #40	; 0x28
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}

08009b7a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009b7a:	b580      	push	{r7, lr}
 8009b7c:	b08c      	sub	sp, #48	; 0x30
 8009b7e:	af04      	add	r7, sp, #16
 8009b80:	60f8      	str	r0, [r7, #12]
 8009b82:	60b9      	str	r1, [r7, #8]
 8009b84:	603b      	str	r3, [r7, #0]
 8009b86:	4613      	mov	r3, r2
 8009b88:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009b8a:	88fb      	ldrh	r3, [r7, #6]
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7fe fdba 	bl	8008708 <pvPortMalloc>
 8009b94:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d00e      	beq.n	8009bba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009b9c:	20bc      	movs	r0, #188	; 0xbc
 8009b9e:	f7fe fdb3 	bl	8008708 <pvPortMalloc>
 8009ba2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009ba4:	69fb      	ldr	r3, [r7, #28]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d003      	beq.n	8009bb2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009baa:	69fb      	ldr	r3, [r7, #28]
 8009bac:	697a      	ldr	r2, [r7, #20]
 8009bae:	631a      	str	r2, [r3, #48]	; 0x30
 8009bb0:	e005      	b.n	8009bbe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009bb2:	6978      	ldr	r0, [r7, #20]
 8009bb4:	f7fe fe74 	bl	80088a0 <vPortFree>
 8009bb8:	e001      	b.n	8009bbe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009bbe:	69fb      	ldr	r3, [r7, #28]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d017      	beq.n	8009bf4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009bc4:	69fb      	ldr	r3, [r7, #28]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009bcc:	88fa      	ldrh	r2, [r7, #6]
 8009bce:	2300      	movs	r3, #0
 8009bd0:	9303      	str	r3, [sp, #12]
 8009bd2:	69fb      	ldr	r3, [r7, #28]
 8009bd4:	9302      	str	r3, [sp, #8]
 8009bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bd8:	9301      	str	r3, [sp, #4]
 8009bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bdc:	9300      	str	r3, [sp, #0]
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	68b9      	ldr	r1, [r7, #8]
 8009be2:	68f8      	ldr	r0, [r7, #12]
 8009be4:	f000 f80e 	bl	8009c04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009be8:	69f8      	ldr	r0, [r7, #28]
 8009bea:	f000 f8b1 	bl	8009d50 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009bee:	2301      	movs	r3, #1
 8009bf0:	61bb      	str	r3, [r7, #24]
 8009bf2:	e002      	b.n	8009bfa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8009bf8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009bfa:	69bb      	ldr	r3, [r7, #24]
	}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3720      	adds	r7, #32
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b088      	sub	sp, #32
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	60f8      	str	r0, [r7, #12]
 8009c0c:	60b9      	str	r1, [r7, #8]
 8009c0e:	607a      	str	r2, [r7, #4]
 8009c10:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c14:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	009b      	lsls	r3, r3, #2
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	21a5      	movs	r1, #165	; 0xa5
 8009c1e:	f001 fa11 	bl	800b044 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009c26:	6879      	ldr	r1, [r7, #4]
 8009c28:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8009c2c:	440b      	add	r3, r1
 8009c2e:	009b      	lsls	r3, r3, #2
 8009c30:	4413      	add	r3, r2
 8009c32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009c34:	69bb      	ldr	r3, [r7, #24]
 8009c36:	f023 0307 	bic.w	r3, r3, #7
 8009c3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009c3c:	69bb      	ldr	r3, [r7, #24]
 8009c3e:	f003 0307 	and.w	r3, r3, #7
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d00a      	beq.n	8009c5c <prvInitialiseNewTask+0x58>
	__asm volatile
 8009c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c4a:	f383 8811 	msr	BASEPRI, r3
 8009c4e:	f3bf 8f6f 	isb	sy
 8009c52:	f3bf 8f4f 	dsb	sy
 8009c56:	617b      	str	r3, [r7, #20]
}
 8009c58:	bf00      	nop
 8009c5a:	e7fe      	b.n	8009c5a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d01f      	beq.n	8009ca2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c62:	2300      	movs	r3, #0
 8009c64:	61fb      	str	r3, [r7, #28]
 8009c66:	e012      	b.n	8009c8e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009c68:	68ba      	ldr	r2, [r7, #8]
 8009c6a:	69fb      	ldr	r3, [r7, #28]
 8009c6c:	4413      	add	r3, r2
 8009c6e:	7819      	ldrb	r1, [r3, #0]
 8009c70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	4413      	add	r3, r2
 8009c76:	3334      	adds	r3, #52	; 0x34
 8009c78:	460a      	mov	r2, r1
 8009c7a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009c7c:	68ba      	ldr	r2, [r7, #8]
 8009c7e:	69fb      	ldr	r3, [r7, #28]
 8009c80:	4413      	add	r3, r2
 8009c82:	781b      	ldrb	r3, [r3, #0]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d006      	beq.n	8009c96 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009c88:	69fb      	ldr	r3, [r7, #28]
 8009c8a:	3301      	adds	r3, #1
 8009c8c:	61fb      	str	r3, [r7, #28]
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	2b0f      	cmp	r3, #15
 8009c92:	d9e9      	bls.n	8009c68 <prvInitialiseNewTask+0x64>
 8009c94:	e000      	b.n	8009c98 <prvInitialiseNewTask+0x94>
			{
				break;
 8009c96:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009ca0:	e003      	b.n	8009caa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cac:	2b37      	cmp	r3, #55	; 0x37
 8009cae:	d901      	bls.n	8009cb4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009cb0:	2337      	movs	r3, #55	; 0x37
 8009cb2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009cb8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009cbe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cc8:	3304      	adds	r3, #4
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f7fe ff26 	bl	8008b1c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cd2:	3318      	adds	r3, #24
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f7fe ff21 	bl	8008b1c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cde:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ce2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ce8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d02:	3354      	adds	r3, #84	; 0x54
 8009d04:	2260      	movs	r2, #96	; 0x60
 8009d06:	2100      	movs	r1, #0
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f001 f99b 	bl	800b044 <memset>
 8009d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d10:	4a0c      	ldr	r2, [pc, #48]	; (8009d44 <prvInitialiseNewTask+0x140>)
 8009d12:	659a      	str	r2, [r3, #88]	; 0x58
 8009d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d16:	4a0c      	ldr	r2, [pc, #48]	; (8009d48 <prvInitialiseNewTask+0x144>)
 8009d18:	65da      	str	r2, [r3, #92]	; 0x5c
 8009d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d1c:	4a0b      	ldr	r2, [pc, #44]	; (8009d4c <prvInitialiseNewTask+0x148>)
 8009d1e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009d20:	683a      	ldr	r2, [r7, #0]
 8009d22:	68f9      	ldr	r1, [r7, #12]
 8009d24:	69b8      	ldr	r0, [r7, #24]
 8009d26:	f7fe ff8d 	bl	8008c44 <pxPortInitialiseStack>
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d2e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d002      	beq.n	8009d3c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d3a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d3c:	bf00      	nop
 8009d3e:	3720      	adds	r7, #32
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}
 8009d44:	0800bb78 	.word	0x0800bb78
 8009d48:	0800bb98 	.word	0x0800bb98
 8009d4c:	0800bb58 	.word	0x0800bb58

08009d50 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009d58:	f7ff f8a4 	bl	8008ea4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009d5c:	4b2d      	ldr	r3, [pc, #180]	; (8009e14 <prvAddNewTaskToReadyList+0xc4>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	3301      	adds	r3, #1
 8009d62:	4a2c      	ldr	r2, [pc, #176]	; (8009e14 <prvAddNewTaskToReadyList+0xc4>)
 8009d64:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009d66:	4b2c      	ldr	r3, [pc, #176]	; (8009e18 <prvAddNewTaskToReadyList+0xc8>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d109      	bne.n	8009d82 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009d6e:	4a2a      	ldr	r2, [pc, #168]	; (8009e18 <prvAddNewTaskToReadyList+0xc8>)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009d74:	4b27      	ldr	r3, [pc, #156]	; (8009e14 <prvAddNewTaskToReadyList+0xc4>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d110      	bne.n	8009d9e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009d7c:	f000 fc38 	bl	800a5f0 <prvInitialiseTaskLists>
 8009d80:	e00d      	b.n	8009d9e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009d82:	4b26      	ldr	r3, [pc, #152]	; (8009e1c <prvAddNewTaskToReadyList+0xcc>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d109      	bne.n	8009d9e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009d8a:	4b23      	ldr	r3, [pc, #140]	; (8009e18 <prvAddNewTaskToReadyList+0xc8>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d802      	bhi.n	8009d9e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009d98:	4a1f      	ldr	r2, [pc, #124]	; (8009e18 <prvAddNewTaskToReadyList+0xc8>)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009d9e:	4b20      	ldr	r3, [pc, #128]	; (8009e20 <prvAddNewTaskToReadyList+0xd0>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	3301      	adds	r3, #1
 8009da4:	4a1e      	ldr	r2, [pc, #120]	; (8009e20 <prvAddNewTaskToReadyList+0xd0>)
 8009da6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009da8:	4b1d      	ldr	r3, [pc, #116]	; (8009e20 <prvAddNewTaskToReadyList+0xd0>)
 8009daa:	681a      	ldr	r2, [r3, #0]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009db4:	4b1b      	ldr	r3, [pc, #108]	; (8009e24 <prvAddNewTaskToReadyList+0xd4>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d903      	bls.n	8009dc4 <prvAddNewTaskToReadyList+0x74>
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dc0:	4a18      	ldr	r2, [pc, #96]	; (8009e24 <prvAddNewTaskToReadyList+0xd4>)
 8009dc2:	6013      	str	r3, [r2, #0]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dc8:	4613      	mov	r3, r2
 8009dca:	009b      	lsls	r3, r3, #2
 8009dcc:	4413      	add	r3, r2
 8009dce:	009b      	lsls	r3, r3, #2
 8009dd0:	4a15      	ldr	r2, [pc, #84]	; (8009e28 <prvAddNewTaskToReadyList+0xd8>)
 8009dd2:	441a      	add	r2, r3
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	3304      	adds	r3, #4
 8009dd8:	4619      	mov	r1, r3
 8009dda:	4610      	mov	r0, r2
 8009ddc:	f7fe feab 	bl	8008b36 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009de0:	f7ff f890 	bl	8008f04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009de4:	4b0d      	ldr	r3, [pc, #52]	; (8009e1c <prvAddNewTaskToReadyList+0xcc>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d00e      	beq.n	8009e0a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009dec:	4b0a      	ldr	r3, [pc, #40]	; (8009e18 <prvAddNewTaskToReadyList+0xc8>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009df6:	429a      	cmp	r2, r3
 8009df8:	d207      	bcs.n	8009e0a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009dfa:	4b0c      	ldr	r3, [pc, #48]	; (8009e2c <prvAddNewTaskToReadyList+0xdc>)
 8009dfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e00:	601a      	str	r2, [r3, #0]
 8009e02:	f3bf 8f4f 	dsb	sy
 8009e06:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e0a:	bf00      	nop
 8009e0c:	3708      	adds	r7, #8
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}
 8009e12:	bf00      	nop
 8009e14:	24004ba8 	.word	0x24004ba8
 8009e18:	240046d4 	.word	0x240046d4
 8009e1c:	24004bb4 	.word	0x24004bb4
 8009e20:	24004bc4 	.word	0x24004bc4
 8009e24:	24004bb0 	.word	0x24004bb0
 8009e28:	240046d8 	.word	0x240046d8
 8009e2c:	e000ed04 	.word	0xe000ed04

08009e30 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b084      	sub	sp, #16
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d017      	beq.n	8009e72 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009e42:	4b13      	ldr	r3, [pc, #76]	; (8009e90 <vTaskDelay+0x60>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d00a      	beq.n	8009e60 <vTaskDelay+0x30>
	__asm volatile
 8009e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e4e:	f383 8811 	msr	BASEPRI, r3
 8009e52:	f3bf 8f6f 	isb	sy
 8009e56:	f3bf 8f4f 	dsb	sy
 8009e5a:	60bb      	str	r3, [r7, #8]
}
 8009e5c:	bf00      	nop
 8009e5e:	e7fe      	b.n	8009e5e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009e60:	f000 f88a 	bl	8009f78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009e64:	2100      	movs	r1, #0
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 fd10 	bl	800a88c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009e6c:	f000 f892 	bl	8009f94 <xTaskResumeAll>
 8009e70:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d107      	bne.n	8009e88 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009e78:	4b06      	ldr	r3, [pc, #24]	; (8009e94 <vTaskDelay+0x64>)
 8009e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e7e:	601a      	str	r2, [r3, #0]
 8009e80:	f3bf 8f4f 	dsb	sy
 8009e84:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e88:	bf00      	nop
 8009e8a:	3710      	adds	r7, #16
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}
 8009e90:	24004bd0 	.word	0x24004bd0
 8009e94:	e000ed04 	.word	0xe000ed04

08009e98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b08a      	sub	sp, #40	; 0x28
 8009e9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009ea6:	463a      	mov	r2, r7
 8009ea8:	1d39      	adds	r1, r7, #4
 8009eaa:	f107 0308 	add.w	r3, r7, #8
 8009eae:	4618      	mov	r0, r3
 8009eb0:	f7fe fbf6 	bl	80086a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009eb4:	6839      	ldr	r1, [r7, #0]
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	68ba      	ldr	r2, [r7, #8]
 8009eba:	9202      	str	r2, [sp, #8]
 8009ebc:	9301      	str	r3, [sp, #4]
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	9300      	str	r3, [sp, #0]
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	460a      	mov	r2, r1
 8009ec6:	4924      	ldr	r1, [pc, #144]	; (8009f58 <vTaskStartScheduler+0xc0>)
 8009ec8:	4824      	ldr	r0, [pc, #144]	; (8009f5c <vTaskStartScheduler+0xc4>)
 8009eca:	f7ff fdf9 	bl	8009ac0 <xTaskCreateStatic>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	4a23      	ldr	r2, [pc, #140]	; (8009f60 <vTaskStartScheduler+0xc8>)
 8009ed2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009ed4:	4b22      	ldr	r3, [pc, #136]	; (8009f60 <vTaskStartScheduler+0xc8>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d002      	beq.n	8009ee2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009edc:	2301      	movs	r3, #1
 8009ede:	617b      	str	r3, [r7, #20]
 8009ee0:	e001      	b.n	8009ee6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	d102      	bne.n	8009ef2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009eec:	f000 fd22 	bl	800a934 <xTimerCreateTimerTask>
 8009ef0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	d11b      	bne.n	8009f30 <vTaskStartScheduler+0x98>
	__asm volatile
 8009ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009efc:	f383 8811 	msr	BASEPRI, r3
 8009f00:	f3bf 8f6f 	isb	sy
 8009f04:	f3bf 8f4f 	dsb	sy
 8009f08:	613b      	str	r3, [r7, #16]
}
 8009f0a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009f0c:	4b15      	ldr	r3, [pc, #84]	; (8009f64 <vTaskStartScheduler+0xcc>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	3354      	adds	r3, #84	; 0x54
 8009f12:	4a15      	ldr	r2, [pc, #84]	; (8009f68 <vTaskStartScheduler+0xd0>)
 8009f14:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009f16:	4b15      	ldr	r3, [pc, #84]	; (8009f6c <vTaskStartScheduler+0xd4>)
 8009f18:	f04f 32ff 	mov.w	r2, #4294967295
 8009f1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009f1e:	4b14      	ldr	r3, [pc, #80]	; (8009f70 <vTaskStartScheduler+0xd8>)
 8009f20:	2201      	movs	r2, #1
 8009f22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009f24:	4b13      	ldr	r3, [pc, #76]	; (8009f74 <vTaskStartScheduler+0xdc>)
 8009f26:	2200      	movs	r2, #0
 8009f28:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009f2a:	f7fe ff19 	bl	8008d60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009f2e:	e00e      	b.n	8009f4e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f36:	d10a      	bne.n	8009f4e <vTaskStartScheduler+0xb6>
	__asm volatile
 8009f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f3c:	f383 8811 	msr	BASEPRI, r3
 8009f40:	f3bf 8f6f 	isb	sy
 8009f44:	f3bf 8f4f 	dsb	sy
 8009f48:	60fb      	str	r3, [r7, #12]
}
 8009f4a:	bf00      	nop
 8009f4c:	e7fe      	b.n	8009f4c <vTaskStartScheduler+0xb4>
}
 8009f4e:	bf00      	nop
 8009f50:	3718      	adds	r7, #24
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	0800ba9c 	.word	0x0800ba9c
 8009f5c:	0800a5c1 	.word	0x0800a5c1
 8009f60:	24004bcc 	.word	0x24004bcc
 8009f64:	240046d4 	.word	0x240046d4
 8009f68:	24000014 	.word	0x24000014
 8009f6c:	24004bc8 	.word	0x24004bc8
 8009f70:	24004bb4 	.word	0x24004bb4
 8009f74:	24004bac 	.word	0x24004bac

08009f78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009f78:	b480      	push	{r7}
 8009f7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009f7c:	4b04      	ldr	r3, [pc, #16]	; (8009f90 <vTaskSuspendAll+0x18>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	3301      	adds	r3, #1
 8009f82:	4a03      	ldr	r2, [pc, #12]	; (8009f90 <vTaskSuspendAll+0x18>)
 8009f84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009f86:	bf00      	nop
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8e:	4770      	bx	lr
 8009f90:	24004bd0 	.word	0x24004bd0

08009f94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009fa2:	4b42      	ldr	r3, [pc, #264]	; (800a0ac <xTaskResumeAll+0x118>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d10a      	bne.n	8009fc0 <xTaskResumeAll+0x2c>
	__asm volatile
 8009faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fae:	f383 8811 	msr	BASEPRI, r3
 8009fb2:	f3bf 8f6f 	isb	sy
 8009fb6:	f3bf 8f4f 	dsb	sy
 8009fba:	603b      	str	r3, [r7, #0]
}
 8009fbc:	bf00      	nop
 8009fbe:	e7fe      	b.n	8009fbe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009fc0:	f7fe ff70 	bl	8008ea4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009fc4:	4b39      	ldr	r3, [pc, #228]	; (800a0ac <xTaskResumeAll+0x118>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	3b01      	subs	r3, #1
 8009fca:	4a38      	ldr	r2, [pc, #224]	; (800a0ac <xTaskResumeAll+0x118>)
 8009fcc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fce:	4b37      	ldr	r3, [pc, #220]	; (800a0ac <xTaskResumeAll+0x118>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d162      	bne.n	800a09c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009fd6:	4b36      	ldr	r3, [pc, #216]	; (800a0b0 <xTaskResumeAll+0x11c>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d05e      	beq.n	800a09c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009fde:	e02f      	b.n	800a040 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fe0:	4b34      	ldr	r3, [pc, #208]	; (800a0b4 <xTaskResumeAll+0x120>)
 8009fe2:	68db      	ldr	r3, [r3, #12]
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	3318      	adds	r3, #24
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7fe fdff 	bl	8008bf0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	3304      	adds	r3, #4
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7fe fdfa 	bl	8008bf0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a000:	4b2d      	ldr	r3, [pc, #180]	; (800a0b8 <xTaskResumeAll+0x124>)
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	429a      	cmp	r2, r3
 800a006:	d903      	bls.n	800a010 <xTaskResumeAll+0x7c>
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a00c:	4a2a      	ldr	r2, [pc, #168]	; (800a0b8 <xTaskResumeAll+0x124>)
 800a00e:	6013      	str	r3, [r2, #0]
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a014:	4613      	mov	r3, r2
 800a016:	009b      	lsls	r3, r3, #2
 800a018:	4413      	add	r3, r2
 800a01a:	009b      	lsls	r3, r3, #2
 800a01c:	4a27      	ldr	r2, [pc, #156]	; (800a0bc <xTaskResumeAll+0x128>)
 800a01e:	441a      	add	r2, r3
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	3304      	adds	r3, #4
 800a024:	4619      	mov	r1, r3
 800a026:	4610      	mov	r0, r2
 800a028:	f7fe fd85 	bl	8008b36 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a030:	4b23      	ldr	r3, [pc, #140]	; (800a0c0 <xTaskResumeAll+0x12c>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a036:	429a      	cmp	r2, r3
 800a038:	d302      	bcc.n	800a040 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a03a:	4b22      	ldr	r3, [pc, #136]	; (800a0c4 <xTaskResumeAll+0x130>)
 800a03c:	2201      	movs	r2, #1
 800a03e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a040:	4b1c      	ldr	r3, [pc, #112]	; (800a0b4 <xTaskResumeAll+0x120>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d1cb      	bne.n	8009fe0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d001      	beq.n	800a052 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a04e:	f000 fb71 	bl	800a734 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a052:	4b1d      	ldr	r3, [pc, #116]	; (800a0c8 <xTaskResumeAll+0x134>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d010      	beq.n	800a080 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a05e:	f000 f859 	bl	800a114 <xTaskIncrementTick>
 800a062:	4603      	mov	r3, r0
 800a064:	2b00      	cmp	r3, #0
 800a066:	d002      	beq.n	800a06e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a068:	4b16      	ldr	r3, [pc, #88]	; (800a0c4 <xTaskResumeAll+0x130>)
 800a06a:	2201      	movs	r2, #1
 800a06c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	3b01      	subs	r3, #1
 800a072:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1f1      	bne.n	800a05e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a07a:	4b13      	ldr	r3, [pc, #76]	; (800a0c8 <xTaskResumeAll+0x134>)
 800a07c:	2200      	movs	r2, #0
 800a07e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a080:	4b10      	ldr	r3, [pc, #64]	; (800a0c4 <xTaskResumeAll+0x130>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d009      	beq.n	800a09c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a088:	2301      	movs	r3, #1
 800a08a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a08c:	4b0f      	ldr	r3, [pc, #60]	; (800a0cc <xTaskResumeAll+0x138>)
 800a08e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a092:	601a      	str	r2, [r3, #0]
 800a094:	f3bf 8f4f 	dsb	sy
 800a098:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a09c:	f7fe ff32 	bl	8008f04 <vPortExitCritical>

	return xAlreadyYielded;
 800a0a0:	68bb      	ldr	r3, [r7, #8]
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3710      	adds	r7, #16
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}
 800a0aa:	bf00      	nop
 800a0ac:	24004bd0 	.word	0x24004bd0
 800a0b0:	24004ba8 	.word	0x24004ba8
 800a0b4:	24004b68 	.word	0x24004b68
 800a0b8:	24004bb0 	.word	0x24004bb0
 800a0bc:	240046d8 	.word	0x240046d8
 800a0c0:	240046d4 	.word	0x240046d4
 800a0c4:	24004bbc 	.word	0x24004bbc
 800a0c8:	24004bb8 	.word	0x24004bb8
 800a0cc:	e000ed04 	.word	0xe000ed04

0800a0d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a0d6:	4b05      	ldr	r3, [pc, #20]	; (800a0ec <xTaskGetTickCount+0x1c>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a0dc:	687b      	ldr	r3, [r7, #4]
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	370c      	adds	r7, #12
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr
 800a0ea:	bf00      	nop
 800a0ec:	24004bac 	.word	0x24004bac

0800a0f0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b082      	sub	sp, #8
 800a0f4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a0f6:	f7fe ffb7 	bl	8009068 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a0fe:	4b04      	ldr	r3, [pc, #16]	; (800a110 <xTaskGetTickCountFromISR+0x20>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a104:	683b      	ldr	r3, [r7, #0]
}
 800a106:	4618      	mov	r0, r3
 800a108:	3708      	adds	r7, #8
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}
 800a10e:	bf00      	nop
 800a110:	24004bac 	.word	0x24004bac

0800a114 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b086      	sub	sp, #24
 800a118:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a11a:	2300      	movs	r3, #0
 800a11c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a11e:	4b4f      	ldr	r3, [pc, #316]	; (800a25c <xTaskIncrementTick+0x148>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	2b00      	cmp	r3, #0
 800a124:	f040 808f 	bne.w	800a246 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a128:	4b4d      	ldr	r3, [pc, #308]	; (800a260 <xTaskIncrementTick+0x14c>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	3301      	adds	r3, #1
 800a12e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a130:	4a4b      	ldr	r2, [pc, #300]	; (800a260 <xTaskIncrementTick+0x14c>)
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a136:	693b      	ldr	r3, [r7, #16]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d120      	bne.n	800a17e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a13c:	4b49      	ldr	r3, [pc, #292]	; (800a264 <xTaskIncrementTick+0x150>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d00a      	beq.n	800a15c <xTaskIncrementTick+0x48>
	__asm volatile
 800a146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a14a:	f383 8811 	msr	BASEPRI, r3
 800a14e:	f3bf 8f6f 	isb	sy
 800a152:	f3bf 8f4f 	dsb	sy
 800a156:	603b      	str	r3, [r7, #0]
}
 800a158:	bf00      	nop
 800a15a:	e7fe      	b.n	800a15a <xTaskIncrementTick+0x46>
 800a15c:	4b41      	ldr	r3, [pc, #260]	; (800a264 <xTaskIncrementTick+0x150>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	60fb      	str	r3, [r7, #12]
 800a162:	4b41      	ldr	r3, [pc, #260]	; (800a268 <xTaskIncrementTick+0x154>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4a3f      	ldr	r2, [pc, #252]	; (800a264 <xTaskIncrementTick+0x150>)
 800a168:	6013      	str	r3, [r2, #0]
 800a16a:	4a3f      	ldr	r2, [pc, #252]	; (800a268 <xTaskIncrementTick+0x154>)
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	6013      	str	r3, [r2, #0]
 800a170:	4b3e      	ldr	r3, [pc, #248]	; (800a26c <xTaskIncrementTick+0x158>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	3301      	adds	r3, #1
 800a176:	4a3d      	ldr	r2, [pc, #244]	; (800a26c <xTaskIncrementTick+0x158>)
 800a178:	6013      	str	r3, [r2, #0]
 800a17a:	f000 fadb 	bl	800a734 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a17e:	4b3c      	ldr	r3, [pc, #240]	; (800a270 <xTaskIncrementTick+0x15c>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	693a      	ldr	r2, [r7, #16]
 800a184:	429a      	cmp	r2, r3
 800a186:	d349      	bcc.n	800a21c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a188:	4b36      	ldr	r3, [pc, #216]	; (800a264 <xTaskIncrementTick+0x150>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d104      	bne.n	800a19c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a192:	4b37      	ldr	r3, [pc, #220]	; (800a270 <xTaskIncrementTick+0x15c>)
 800a194:	f04f 32ff 	mov.w	r2, #4294967295
 800a198:	601a      	str	r2, [r3, #0]
					break;
 800a19a:	e03f      	b.n	800a21c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a19c:	4b31      	ldr	r3, [pc, #196]	; (800a264 <xTaskIncrementTick+0x150>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	68db      	ldr	r3, [r3, #12]
 800a1a2:	68db      	ldr	r3, [r3, #12]
 800a1a4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	685b      	ldr	r3, [r3, #4]
 800a1aa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a1ac:	693a      	ldr	r2, [r7, #16]
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	429a      	cmp	r2, r3
 800a1b2:	d203      	bcs.n	800a1bc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a1b4:	4a2e      	ldr	r2, [pc, #184]	; (800a270 <xTaskIncrementTick+0x15c>)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a1ba:	e02f      	b.n	800a21c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	3304      	adds	r3, #4
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	f7fe fd15 	bl	8008bf0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d004      	beq.n	800a1d8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	3318      	adds	r3, #24
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f7fe fd0c 	bl	8008bf0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1dc:	4b25      	ldr	r3, [pc, #148]	; (800a274 <xTaskIncrementTick+0x160>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	d903      	bls.n	800a1ec <xTaskIncrementTick+0xd8>
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1e8:	4a22      	ldr	r2, [pc, #136]	; (800a274 <xTaskIncrementTick+0x160>)
 800a1ea:	6013      	str	r3, [r2, #0]
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	4413      	add	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	4a1f      	ldr	r2, [pc, #124]	; (800a278 <xTaskIncrementTick+0x164>)
 800a1fa:	441a      	add	r2, r3
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	3304      	adds	r3, #4
 800a200:	4619      	mov	r1, r3
 800a202:	4610      	mov	r0, r2
 800a204:	f7fe fc97 	bl	8008b36 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a20c:	4b1b      	ldr	r3, [pc, #108]	; (800a27c <xTaskIncrementTick+0x168>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a212:	429a      	cmp	r2, r3
 800a214:	d3b8      	bcc.n	800a188 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a216:	2301      	movs	r3, #1
 800a218:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a21a:	e7b5      	b.n	800a188 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a21c:	4b17      	ldr	r3, [pc, #92]	; (800a27c <xTaskIncrementTick+0x168>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a222:	4915      	ldr	r1, [pc, #84]	; (800a278 <xTaskIncrementTick+0x164>)
 800a224:	4613      	mov	r3, r2
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	4413      	add	r3, r2
 800a22a:	009b      	lsls	r3, r3, #2
 800a22c:	440b      	add	r3, r1
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	2b01      	cmp	r3, #1
 800a232:	d901      	bls.n	800a238 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a234:	2301      	movs	r3, #1
 800a236:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a238:	4b11      	ldr	r3, [pc, #68]	; (800a280 <xTaskIncrementTick+0x16c>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d007      	beq.n	800a250 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a240:	2301      	movs	r3, #1
 800a242:	617b      	str	r3, [r7, #20]
 800a244:	e004      	b.n	800a250 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a246:	4b0f      	ldr	r3, [pc, #60]	; (800a284 <xTaskIncrementTick+0x170>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	3301      	adds	r3, #1
 800a24c:	4a0d      	ldr	r2, [pc, #52]	; (800a284 <xTaskIncrementTick+0x170>)
 800a24e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a250:	697b      	ldr	r3, [r7, #20]
}
 800a252:	4618      	mov	r0, r3
 800a254:	3718      	adds	r7, #24
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}
 800a25a:	bf00      	nop
 800a25c:	24004bd0 	.word	0x24004bd0
 800a260:	24004bac 	.word	0x24004bac
 800a264:	24004b60 	.word	0x24004b60
 800a268:	24004b64 	.word	0x24004b64
 800a26c:	24004bc0 	.word	0x24004bc0
 800a270:	24004bc8 	.word	0x24004bc8
 800a274:	24004bb0 	.word	0x24004bb0
 800a278:	240046d8 	.word	0x240046d8
 800a27c:	240046d4 	.word	0x240046d4
 800a280:	24004bbc 	.word	0x24004bbc
 800a284:	24004bb8 	.word	0x24004bb8

0800a288 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a288:	b480      	push	{r7}
 800a28a:	b085      	sub	sp, #20
 800a28c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a28e:	4b2a      	ldr	r3, [pc, #168]	; (800a338 <vTaskSwitchContext+0xb0>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d003      	beq.n	800a29e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a296:	4b29      	ldr	r3, [pc, #164]	; (800a33c <vTaskSwitchContext+0xb4>)
 800a298:	2201      	movs	r2, #1
 800a29a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a29c:	e046      	b.n	800a32c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a29e:	4b27      	ldr	r3, [pc, #156]	; (800a33c <vTaskSwitchContext+0xb4>)
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2a4:	4b26      	ldr	r3, [pc, #152]	; (800a340 <vTaskSwitchContext+0xb8>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	60fb      	str	r3, [r7, #12]
 800a2aa:	e010      	b.n	800a2ce <vTaskSwitchContext+0x46>
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d10a      	bne.n	800a2c8 <vTaskSwitchContext+0x40>
	__asm volatile
 800a2b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2b6:	f383 8811 	msr	BASEPRI, r3
 800a2ba:	f3bf 8f6f 	isb	sy
 800a2be:	f3bf 8f4f 	dsb	sy
 800a2c2:	607b      	str	r3, [r7, #4]
}
 800a2c4:	bf00      	nop
 800a2c6:	e7fe      	b.n	800a2c6 <vTaskSwitchContext+0x3e>
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	3b01      	subs	r3, #1
 800a2cc:	60fb      	str	r3, [r7, #12]
 800a2ce:	491d      	ldr	r1, [pc, #116]	; (800a344 <vTaskSwitchContext+0xbc>)
 800a2d0:	68fa      	ldr	r2, [r7, #12]
 800a2d2:	4613      	mov	r3, r2
 800a2d4:	009b      	lsls	r3, r3, #2
 800a2d6:	4413      	add	r3, r2
 800a2d8:	009b      	lsls	r3, r3, #2
 800a2da:	440b      	add	r3, r1
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d0e4      	beq.n	800a2ac <vTaskSwitchContext+0x24>
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	4613      	mov	r3, r2
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	4413      	add	r3, r2
 800a2ea:	009b      	lsls	r3, r3, #2
 800a2ec:	4a15      	ldr	r2, [pc, #84]	; (800a344 <vTaskSwitchContext+0xbc>)
 800a2ee:	4413      	add	r3, r2
 800a2f0:	60bb      	str	r3, [r7, #8]
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	685b      	ldr	r3, [r3, #4]
 800a2f6:	685a      	ldr	r2, [r3, #4]
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	605a      	str	r2, [r3, #4]
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	685a      	ldr	r2, [r3, #4]
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	3308      	adds	r3, #8
 800a304:	429a      	cmp	r2, r3
 800a306:	d104      	bne.n	800a312 <vTaskSwitchContext+0x8a>
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	685b      	ldr	r3, [r3, #4]
 800a30c:	685a      	ldr	r2, [r3, #4]
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	605a      	str	r2, [r3, #4]
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	68db      	ldr	r3, [r3, #12]
 800a318:	4a0b      	ldr	r2, [pc, #44]	; (800a348 <vTaskSwitchContext+0xc0>)
 800a31a:	6013      	str	r3, [r2, #0]
 800a31c:	4a08      	ldr	r2, [pc, #32]	; (800a340 <vTaskSwitchContext+0xb8>)
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a322:	4b09      	ldr	r3, [pc, #36]	; (800a348 <vTaskSwitchContext+0xc0>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	3354      	adds	r3, #84	; 0x54
 800a328:	4a08      	ldr	r2, [pc, #32]	; (800a34c <vTaskSwitchContext+0xc4>)
 800a32a:	6013      	str	r3, [r2, #0]
}
 800a32c:	bf00      	nop
 800a32e:	3714      	adds	r7, #20
 800a330:	46bd      	mov	sp, r7
 800a332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a336:	4770      	bx	lr
 800a338:	24004bd0 	.word	0x24004bd0
 800a33c:	24004bbc 	.word	0x24004bbc
 800a340:	24004bb0 	.word	0x24004bb0
 800a344:	240046d8 	.word	0x240046d8
 800a348:	240046d4 	.word	0x240046d4
 800a34c:	24000014 	.word	0x24000014

0800a350 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d10a      	bne.n	800a376 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a360:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a364:	f383 8811 	msr	BASEPRI, r3
 800a368:	f3bf 8f6f 	isb	sy
 800a36c:	f3bf 8f4f 	dsb	sy
 800a370:	60fb      	str	r3, [r7, #12]
}
 800a372:	bf00      	nop
 800a374:	e7fe      	b.n	800a374 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a376:	4b07      	ldr	r3, [pc, #28]	; (800a394 <vTaskPlaceOnEventList+0x44>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	3318      	adds	r3, #24
 800a37c:	4619      	mov	r1, r3
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f7fe fbfd 	bl	8008b7e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a384:	2101      	movs	r1, #1
 800a386:	6838      	ldr	r0, [r7, #0]
 800a388:	f000 fa80 	bl	800a88c <prvAddCurrentTaskToDelayedList>
}
 800a38c:	bf00      	nop
 800a38e:	3710      	adds	r7, #16
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}
 800a394:	240046d4 	.word	0x240046d4

0800a398 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b086      	sub	sp, #24
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	60f8      	str	r0, [r7, #12]
 800a3a0:	60b9      	str	r1, [r7, #8]
 800a3a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d10a      	bne.n	800a3c0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ae:	f383 8811 	msr	BASEPRI, r3
 800a3b2:	f3bf 8f6f 	isb	sy
 800a3b6:	f3bf 8f4f 	dsb	sy
 800a3ba:	617b      	str	r3, [r7, #20]
}
 800a3bc:	bf00      	nop
 800a3be:	e7fe      	b.n	800a3be <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a3c0:	4b0a      	ldr	r3, [pc, #40]	; (800a3ec <vTaskPlaceOnEventListRestricted+0x54>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	3318      	adds	r3, #24
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	68f8      	ldr	r0, [r7, #12]
 800a3ca:	f7fe fbb4 	bl	8008b36 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d002      	beq.n	800a3da <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a3d4:	f04f 33ff 	mov.w	r3, #4294967295
 800a3d8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a3da:	6879      	ldr	r1, [r7, #4]
 800a3dc:	68b8      	ldr	r0, [r7, #8]
 800a3de:	f000 fa55 	bl	800a88c <prvAddCurrentTaskToDelayedList>
	}
 800a3e2:	bf00      	nop
 800a3e4:	3718      	adds	r7, #24
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}
 800a3ea:	bf00      	nop
 800a3ec:	240046d4 	.word	0x240046d4

0800a3f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b086      	sub	sp, #24
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	68db      	ldr	r3, [r3, #12]
 800a3fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d10a      	bne.n	800a41c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a40a:	f383 8811 	msr	BASEPRI, r3
 800a40e:	f3bf 8f6f 	isb	sy
 800a412:	f3bf 8f4f 	dsb	sy
 800a416:	60fb      	str	r3, [r7, #12]
}
 800a418:	bf00      	nop
 800a41a:	e7fe      	b.n	800a41a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	3318      	adds	r3, #24
 800a420:	4618      	mov	r0, r3
 800a422:	f7fe fbe5 	bl	8008bf0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a426:	4b1e      	ldr	r3, [pc, #120]	; (800a4a0 <xTaskRemoveFromEventList+0xb0>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d11d      	bne.n	800a46a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	3304      	adds	r3, #4
 800a432:	4618      	mov	r0, r3
 800a434:	f7fe fbdc 	bl	8008bf0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a43c:	4b19      	ldr	r3, [pc, #100]	; (800a4a4 <xTaskRemoveFromEventList+0xb4>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	429a      	cmp	r2, r3
 800a442:	d903      	bls.n	800a44c <xTaskRemoveFromEventList+0x5c>
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a448:	4a16      	ldr	r2, [pc, #88]	; (800a4a4 <xTaskRemoveFromEventList+0xb4>)
 800a44a:	6013      	str	r3, [r2, #0]
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a450:	4613      	mov	r3, r2
 800a452:	009b      	lsls	r3, r3, #2
 800a454:	4413      	add	r3, r2
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	4a13      	ldr	r2, [pc, #76]	; (800a4a8 <xTaskRemoveFromEventList+0xb8>)
 800a45a:	441a      	add	r2, r3
 800a45c:	693b      	ldr	r3, [r7, #16]
 800a45e:	3304      	adds	r3, #4
 800a460:	4619      	mov	r1, r3
 800a462:	4610      	mov	r0, r2
 800a464:	f7fe fb67 	bl	8008b36 <vListInsertEnd>
 800a468:	e005      	b.n	800a476 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	3318      	adds	r3, #24
 800a46e:	4619      	mov	r1, r3
 800a470:	480e      	ldr	r0, [pc, #56]	; (800a4ac <xTaskRemoveFromEventList+0xbc>)
 800a472:	f7fe fb60 	bl	8008b36 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a47a:	4b0d      	ldr	r3, [pc, #52]	; (800a4b0 <xTaskRemoveFromEventList+0xc0>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a480:	429a      	cmp	r2, r3
 800a482:	d905      	bls.n	800a490 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a484:	2301      	movs	r3, #1
 800a486:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a488:	4b0a      	ldr	r3, [pc, #40]	; (800a4b4 <xTaskRemoveFromEventList+0xc4>)
 800a48a:	2201      	movs	r2, #1
 800a48c:	601a      	str	r2, [r3, #0]
 800a48e:	e001      	b.n	800a494 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a490:	2300      	movs	r3, #0
 800a492:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a494:	697b      	ldr	r3, [r7, #20]
}
 800a496:	4618      	mov	r0, r3
 800a498:	3718      	adds	r7, #24
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}
 800a49e:	bf00      	nop
 800a4a0:	24004bd0 	.word	0x24004bd0
 800a4a4:	24004bb0 	.word	0x24004bb0
 800a4a8:	240046d8 	.word	0x240046d8
 800a4ac:	24004b68 	.word	0x24004b68
 800a4b0:	240046d4 	.word	0x240046d4
 800a4b4:	24004bbc 	.word	0x24004bbc

0800a4b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b083      	sub	sp, #12
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a4c0:	4b06      	ldr	r3, [pc, #24]	; (800a4dc <vTaskInternalSetTimeOutState+0x24>)
 800a4c2:	681a      	ldr	r2, [r3, #0]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a4c8:	4b05      	ldr	r3, [pc, #20]	; (800a4e0 <vTaskInternalSetTimeOutState+0x28>)
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	605a      	str	r2, [r3, #4]
}
 800a4d0:	bf00      	nop
 800a4d2:	370c      	adds	r7, #12
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr
 800a4dc:	24004bc0 	.word	0x24004bc0
 800a4e0:	24004bac 	.word	0x24004bac

0800a4e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b088      	sub	sp, #32
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d10a      	bne.n	800a50a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a4f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f8:	f383 8811 	msr	BASEPRI, r3
 800a4fc:	f3bf 8f6f 	isb	sy
 800a500:	f3bf 8f4f 	dsb	sy
 800a504:	613b      	str	r3, [r7, #16]
}
 800a506:	bf00      	nop
 800a508:	e7fe      	b.n	800a508 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d10a      	bne.n	800a526 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a514:	f383 8811 	msr	BASEPRI, r3
 800a518:	f3bf 8f6f 	isb	sy
 800a51c:	f3bf 8f4f 	dsb	sy
 800a520:	60fb      	str	r3, [r7, #12]
}
 800a522:	bf00      	nop
 800a524:	e7fe      	b.n	800a524 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a526:	f7fe fcbd 	bl	8008ea4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a52a:	4b1d      	ldr	r3, [pc, #116]	; (800a5a0 <xTaskCheckForTimeOut+0xbc>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	685b      	ldr	r3, [r3, #4]
 800a534:	69ba      	ldr	r2, [r7, #24]
 800a536:	1ad3      	subs	r3, r2, r3
 800a538:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a542:	d102      	bne.n	800a54a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a544:	2300      	movs	r3, #0
 800a546:	61fb      	str	r3, [r7, #28]
 800a548:	e023      	b.n	800a592 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681a      	ldr	r2, [r3, #0]
 800a54e:	4b15      	ldr	r3, [pc, #84]	; (800a5a4 <xTaskCheckForTimeOut+0xc0>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	429a      	cmp	r2, r3
 800a554:	d007      	beq.n	800a566 <xTaskCheckForTimeOut+0x82>
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	685b      	ldr	r3, [r3, #4]
 800a55a:	69ba      	ldr	r2, [r7, #24]
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d302      	bcc.n	800a566 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a560:	2301      	movs	r3, #1
 800a562:	61fb      	str	r3, [r7, #28]
 800a564:	e015      	b.n	800a592 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	697a      	ldr	r2, [r7, #20]
 800a56c:	429a      	cmp	r2, r3
 800a56e:	d20b      	bcs.n	800a588 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	681a      	ldr	r2, [r3, #0]
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	1ad2      	subs	r2, r2, r3
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f7ff ff9b 	bl	800a4b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a582:	2300      	movs	r3, #0
 800a584:	61fb      	str	r3, [r7, #28]
 800a586:	e004      	b.n	800a592 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	2200      	movs	r2, #0
 800a58c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a58e:	2301      	movs	r3, #1
 800a590:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a592:	f7fe fcb7 	bl	8008f04 <vPortExitCritical>

	return xReturn;
 800a596:	69fb      	ldr	r3, [r7, #28]
}
 800a598:	4618      	mov	r0, r3
 800a59a:	3720      	adds	r7, #32
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bd80      	pop	{r7, pc}
 800a5a0:	24004bac 	.word	0x24004bac
 800a5a4:	24004bc0 	.word	0x24004bc0

0800a5a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a5ac:	4b03      	ldr	r3, [pc, #12]	; (800a5bc <vTaskMissedYield+0x14>)
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	601a      	str	r2, [r3, #0]
}
 800a5b2:	bf00      	nop
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr
 800a5bc:	24004bbc 	.word	0x24004bbc

0800a5c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b082      	sub	sp, #8
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a5c8:	f000 f852 	bl	800a670 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a5cc:	4b06      	ldr	r3, [pc, #24]	; (800a5e8 <prvIdleTask+0x28>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	2b01      	cmp	r3, #1
 800a5d2:	d9f9      	bls.n	800a5c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a5d4:	4b05      	ldr	r3, [pc, #20]	; (800a5ec <prvIdleTask+0x2c>)
 800a5d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5da:	601a      	str	r2, [r3, #0]
 800a5dc:	f3bf 8f4f 	dsb	sy
 800a5e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a5e4:	e7f0      	b.n	800a5c8 <prvIdleTask+0x8>
 800a5e6:	bf00      	nop
 800a5e8:	240046d8 	.word	0x240046d8
 800a5ec:	e000ed04 	.word	0xe000ed04

0800a5f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b082      	sub	sp, #8
 800a5f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	607b      	str	r3, [r7, #4]
 800a5fa:	e00c      	b.n	800a616 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	4613      	mov	r3, r2
 800a600:	009b      	lsls	r3, r3, #2
 800a602:	4413      	add	r3, r2
 800a604:	009b      	lsls	r3, r3, #2
 800a606:	4a12      	ldr	r2, [pc, #72]	; (800a650 <prvInitialiseTaskLists+0x60>)
 800a608:	4413      	add	r3, r2
 800a60a:	4618      	mov	r0, r3
 800a60c:	f7fe fa66 	bl	8008adc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	3301      	adds	r3, #1
 800a614:	607b      	str	r3, [r7, #4]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2b37      	cmp	r3, #55	; 0x37
 800a61a:	d9ef      	bls.n	800a5fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a61c:	480d      	ldr	r0, [pc, #52]	; (800a654 <prvInitialiseTaskLists+0x64>)
 800a61e:	f7fe fa5d 	bl	8008adc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a622:	480d      	ldr	r0, [pc, #52]	; (800a658 <prvInitialiseTaskLists+0x68>)
 800a624:	f7fe fa5a 	bl	8008adc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a628:	480c      	ldr	r0, [pc, #48]	; (800a65c <prvInitialiseTaskLists+0x6c>)
 800a62a:	f7fe fa57 	bl	8008adc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a62e:	480c      	ldr	r0, [pc, #48]	; (800a660 <prvInitialiseTaskLists+0x70>)
 800a630:	f7fe fa54 	bl	8008adc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a634:	480b      	ldr	r0, [pc, #44]	; (800a664 <prvInitialiseTaskLists+0x74>)
 800a636:	f7fe fa51 	bl	8008adc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a63a:	4b0b      	ldr	r3, [pc, #44]	; (800a668 <prvInitialiseTaskLists+0x78>)
 800a63c:	4a05      	ldr	r2, [pc, #20]	; (800a654 <prvInitialiseTaskLists+0x64>)
 800a63e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a640:	4b0a      	ldr	r3, [pc, #40]	; (800a66c <prvInitialiseTaskLists+0x7c>)
 800a642:	4a05      	ldr	r2, [pc, #20]	; (800a658 <prvInitialiseTaskLists+0x68>)
 800a644:	601a      	str	r2, [r3, #0]
}
 800a646:	bf00      	nop
 800a648:	3708      	adds	r7, #8
 800a64a:	46bd      	mov	sp, r7
 800a64c:	bd80      	pop	{r7, pc}
 800a64e:	bf00      	nop
 800a650:	240046d8 	.word	0x240046d8
 800a654:	24004b38 	.word	0x24004b38
 800a658:	24004b4c 	.word	0x24004b4c
 800a65c:	24004b68 	.word	0x24004b68
 800a660:	24004b7c 	.word	0x24004b7c
 800a664:	24004b94 	.word	0x24004b94
 800a668:	24004b60 	.word	0x24004b60
 800a66c:	24004b64 	.word	0x24004b64

0800a670 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b082      	sub	sp, #8
 800a674:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a676:	e019      	b.n	800a6ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a678:	f7fe fc14 	bl	8008ea4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a67c:	4b10      	ldr	r3, [pc, #64]	; (800a6c0 <prvCheckTasksWaitingTermination+0x50>)
 800a67e:	68db      	ldr	r3, [r3, #12]
 800a680:	68db      	ldr	r3, [r3, #12]
 800a682:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	3304      	adds	r3, #4
 800a688:	4618      	mov	r0, r3
 800a68a:	f7fe fab1 	bl	8008bf0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a68e:	4b0d      	ldr	r3, [pc, #52]	; (800a6c4 <prvCheckTasksWaitingTermination+0x54>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	3b01      	subs	r3, #1
 800a694:	4a0b      	ldr	r2, [pc, #44]	; (800a6c4 <prvCheckTasksWaitingTermination+0x54>)
 800a696:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a698:	4b0b      	ldr	r3, [pc, #44]	; (800a6c8 <prvCheckTasksWaitingTermination+0x58>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	3b01      	subs	r3, #1
 800a69e:	4a0a      	ldr	r2, [pc, #40]	; (800a6c8 <prvCheckTasksWaitingTermination+0x58>)
 800a6a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a6a2:	f7fe fc2f 	bl	8008f04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f000 f810 	bl	800a6cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a6ac:	4b06      	ldr	r3, [pc, #24]	; (800a6c8 <prvCheckTasksWaitingTermination+0x58>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d1e1      	bne.n	800a678 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a6b4:	bf00      	nop
 800a6b6:	bf00      	nop
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
 800a6be:	bf00      	nop
 800a6c0:	24004b7c 	.word	0x24004b7c
 800a6c4:	24004ba8 	.word	0x24004ba8
 800a6c8:	24004b90 	.word	0x24004b90

0800a6cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b084      	sub	sp, #16
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	3354      	adds	r3, #84	; 0x54
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f000 fd5d 	bl	800b198 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d108      	bne.n	800a6fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7fe f8d7 	bl	80088a0 <vPortFree>
				vPortFree( pxTCB );
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f7fe f8d4 	bl	80088a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a6f8:	e018      	b.n	800a72c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a700:	2b01      	cmp	r3, #1
 800a702:	d103      	bne.n	800a70c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f7fe f8cb 	bl	80088a0 <vPortFree>
	}
 800a70a:	e00f      	b.n	800a72c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a712:	2b02      	cmp	r3, #2
 800a714:	d00a      	beq.n	800a72c <prvDeleteTCB+0x60>
	__asm volatile
 800a716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a71a:	f383 8811 	msr	BASEPRI, r3
 800a71e:	f3bf 8f6f 	isb	sy
 800a722:	f3bf 8f4f 	dsb	sy
 800a726:	60fb      	str	r3, [r7, #12]
}
 800a728:	bf00      	nop
 800a72a:	e7fe      	b.n	800a72a <prvDeleteTCB+0x5e>
	}
 800a72c:	bf00      	nop
 800a72e:	3710      	adds	r7, #16
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}

0800a734 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a734:	b480      	push	{r7}
 800a736:	b083      	sub	sp, #12
 800a738:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a73a:	4b0c      	ldr	r3, [pc, #48]	; (800a76c <prvResetNextTaskUnblockTime+0x38>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d104      	bne.n	800a74e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a744:	4b0a      	ldr	r3, [pc, #40]	; (800a770 <prvResetNextTaskUnblockTime+0x3c>)
 800a746:	f04f 32ff 	mov.w	r2, #4294967295
 800a74a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a74c:	e008      	b.n	800a760 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a74e:	4b07      	ldr	r3, [pc, #28]	; (800a76c <prvResetNextTaskUnblockTime+0x38>)
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	68db      	ldr	r3, [r3, #12]
 800a754:	68db      	ldr	r3, [r3, #12]
 800a756:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	4a04      	ldr	r2, [pc, #16]	; (800a770 <prvResetNextTaskUnblockTime+0x3c>)
 800a75e:	6013      	str	r3, [r2, #0]
}
 800a760:	bf00      	nop
 800a762:	370c      	adds	r7, #12
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr
 800a76c:	24004b60 	.word	0x24004b60
 800a770:	24004bc8 	.word	0x24004bc8

0800a774 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a774:	b480      	push	{r7}
 800a776:	b083      	sub	sp, #12
 800a778:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a77a:	4b0b      	ldr	r3, [pc, #44]	; (800a7a8 <xTaskGetSchedulerState+0x34>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d102      	bne.n	800a788 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a782:	2301      	movs	r3, #1
 800a784:	607b      	str	r3, [r7, #4]
 800a786:	e008      	b.n	800a79a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a788:	4b08      	ldr	r3, [pc, #32]	; (800a7ac <xTaskGetSchedulerState+0x38>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d102      	bne.n	800a796 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a790:	2302      	movs	r3, #2
 800a792:	607b      	str	r3, [r7, #4]
 800a794:	e001      	b.n	800a79a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a796:	2300      	movs	r3, #0
 800a798:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a79a:	687b      	ldr	r3, [r7, #4]
	}
 800a79c:	4618      	mov	r0, r3
 800a79e:	370c      	adds	r7, #12
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr
 800a7a8:	24004bb4 	.word	0x24004bb4
 800a7ac:	24004bd0 	.word	0x24004bd0

0800a7b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b086      	sub	sp, #24
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d056      	beq.n	800a874 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a7c6:	4b2e      	ldr	r3, [pc, #184]	; (800a880 <xTaskPriorityDisinherit+0xd0>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	693a      	ldr	r2, [r7, #16]
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d00a      	beq.n	800a7e6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a7d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d4:	f383 8811 	msr	BASEPRI, r3
 800a7d8:	f3bf 8f6f 	isb	sy
 800a7dc:	f3bf 8f4f 	dsb	sy
 800a7e0:	60fb      	str	r3, [r7, #12]
}
 800a7e2:	bf00      	nop
 800a7e4:	e7fe      	b.n	800a7e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a7e6:	693b      	ldr	r3, [r7, #16]
 800a7e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d10a      	bne.n	800a804 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a7ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7f2:	f383 8811 	msr	BASEPRI, r3
 800a7f6:	f3bf 8f6f 	isb	sy
 800a7fa:	f3bf 8f4f 	dsb	sy
 800a7fe:	60bb      	str	r3, [r7, #8]
}
 800a800:	bf00      	nop
 800a802:	e7fe      	b.n	800a802 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a808:	1e5a      	subs	r2, r3, #1
 800a80a:	693b      	ldr	r3, [r7, #16]
 800a80c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a80e:	693b      	ldr	r3, [r7, #16]
 800a810:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a816:	429a      	cmp	r2, r3
 800a818:	d02c      	beq.n	800a874 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d128      	bne.n	800a874 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	3304      	adds	r3, #4
 800a826:	4618      	mov	r0, r3
 800a828:	f7fe f9e2 	bl	8008bf0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a838:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a83c:	693b      	ldr	r3, [r7, #16]
 800a83e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a844:	4b0f      	ldr	r3, [pc, #60]	; (800a884 <xTaskPriorityDisinherit+0xd4>)
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	429a      	cmp	r2, r3
 800a84a:	d903      	bls.n	800a854 <xTaskPriorityDisinherit+0xa4>
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a850:	4a0c      	ldr	r2, [pc, #48]	; (800a884 <xTaskPriorityDisinherit+0xd4>)
 800a852:	6013      	str	r3, [r2, #0]
 800a854:	693b      	ldr	r3, [r7, #16]
 800a856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a858:	4613      	mov	r3, r2
 800a85a:	009b      	lsls	r3, r3, #2
 800a85c:	4413      	add	r3, r2
 800a85e:	009b      	lsls	r3, r3, #2
 800a860:	4a09      	ldr	r2, [pc, #36]	; (800a888 <xTaskPriorityDisinherit+0xd8>)
 800a862:	441a      	add	r2, r3
 800a864:	693b      	ldr	r3, [r7, #16]
 800a866:	3304      	adds	r3, #4
 800a868:	4619      	mov	r1, r3
 800a86a:	4610      	mov	r0, r2
 800a86c:	f7fe f963 	bl	8008b36 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a870:	2301      	movs	r3, #1
 800a872:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a874:	697b      	ldr	r3, [r7, #20]
	}
 800a876:	4618      	mov	r0, r3
 800a878:	3718      	adds	r7, #24
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bd80      	pop	{r7, pc}
 800a87e:	bf00      	nop
 800a880:	240046d4 	.word	0x240046d4
 800a884:	24004bb0 	.word	0x24004bb0
 800a888:	240046d8 	.word	0x240046d8

0800a88c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b084      	sub	sp, #16
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a896:	4b21      	ldr	r3, [pc, #132]	; (800a91c <prvAddCurrentTaskToDelayedList+0x90>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a89c:	4b20      	ldr	r3, [pc, #128]	; (800a920 <prvAddCurrentTaskToDelayedList+0x94>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	f7fe f9a4 	bl	8008bf0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ae:	d10a      	bne.n	800a8c6 <prvAddCurrentTaskToDelayedList+0x3a>
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d007      	beq.n	800a8c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8b6:	4b1a      	ldr	r3, [pc, #104]	; (800a920 <prvAddCurrentTaskToDelayedList+0x94>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	3304      	adds	r3, #4
 800a8bc:	4619      	mov	r1, r3
 800a8be:	4819      	ldr	r0, [pc, #100]	; (800a924 <prvAddCurrentTaskToDelayedList+0x98>)
 800a8c0:	f7fe f939 	bl	8008b36 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a8c4:	e026      	b.n	800a914 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a8c6:	68fa      	ldr	r2, [r7, #12]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	4413      	add	r3, r2
 800a8cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a8ce:	4b14      	ldr	r3, [pc, #80]	; (800a920 <prvAddCurrentTaskToDelayedList+0x94>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	68ba      	ldr	r2, [r7, #8]
 800a8d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a8d6:	68ba      	ldr	r2, [r7, #8]
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d209      	bcs.n	800a8f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8de:	4b12      	ldr	r3, [pc, #72]	; (800a928 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a8e0:	681a      	ldr	r2, [r3, #0]
 800a8e2:	4b0f      	ldr	r3, [pc, #60]	; (800a920 <prvAddCurrentTaskToDelayedList+0x94>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	3304      	adds	r3, #4
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4610      	mov	r0, r2
 800a8ec:	f7fe f947 	bl	8008b7e <vListInsert>
}
 800a8f0:	e010      	b.n	800a914 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a8f2:	4b0e      	ldr	r3, [pc, #56]	; (800a92c <prvAddCurrentTaskToDelayedList+0xa0>)
 800a8f4:	681a      	ldr	r2, [r3, #0]
 800a8f6:	4b0a      	ldr	r3, [pc, #40]	; (800a920 <prvAddCurrentTaskToDelayedList+0x94>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	3304      	adds	r3, #4
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	4610      	mov	r0, r2
 800a900:	f7fe f93d 	bl	8008b7e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a904:	4b0a      	ldr	r3, [pc, #40]	; (800a930 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	68ba      	ldr	r2, [r7, #8]
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d202      	bcs.n	800a914 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a90e:	4a08      	ldr	r2, [pc, #32]	; (800a930 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a910:	68bb      	ldr	r3, [r7, #8]
 800a912:	6013      	str	r3, [r2, #0]
}
 800a914:	bf00      	nop
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}
 800a91c:	24004bac 	.word	0x24004bac
 800a920:	240046d4 	.word	0x240046d4
 800a924:	24004b94 	.word	0x24004b94
 800a928:	24004b64 	.word	0x24004b64
 800a92c:	24004b60 	.word	0x24004b60
 800a930:	24004bc8 	.word	0x24004bc8

0800a934 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b08a      	sub	sp, #40	; 0x28
 800a938:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a93a:	2300      	movs	r3, #0
 800a93c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a93e:	f000 fb07 	bl	800af50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a942:	4b1c      	ldr	r3, [pc, #112]	; (800a9b4 <xTimerCreateTimerTask+0x80>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d021      	beq.n	800a98e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a94a:	2300      	movs	r3, #0
 800a94c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a94e:	2300      	movs	r3, #0
 800a950:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a952:	1d3a      	adds	r2, r7, #4
 800a954:	f107 0108 	add.w	r1, r7, #8
 800a958:	f107 030c 	add.w	r3, r7, #12
 800a95c:	4618      	mov	r0, r3
 800a95e:	f7fd feb9 	bl	80086d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a962:	6879      	ldr	r1, [r7, #4]
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	68fa      	ldr	r2, [r7, #12]
 800a968:	9202      	str	r2, [sp, #8]
 800a96a:	9301      	str	r3, [sp, #4]
 800a96c:	2302      	movs	r3, #2
 800a96e:	9300      	str	r3, [sp, #0]
 800a970:	2300      	movs	r3, #0
 800a972:	460a      	mov	r2, r1
 800a974:	4910      	ldr	r1, [pc, #64]	; (800a9b8 <xTimerCreateTimerTask+0x84>)
 800a976:	4811      	ldr	r0, [pc, #68]	; (800a9bc <xTimerCreateTimerTask+0x88>)
 800a978:	f7ff f8a2 	bl	8009ac0 <xTaskCreateStatic>
 800a97c:	4603      	mov	r3, r0
 800a97e:	4a10      	ldr	r2, [pc, #64]	; (800a9c0 <xTimerCreateTimerTask+0x8c>)
 800a980:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a982:	4b0f      	ldr	r3, [pc, #60]	; (800a9c0 <xTimerCreateTimerTask+0x8c>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d001      	beq.n	800a98e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a98a:	2301      	movs	r3, #1
 800a98c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d10a      	bne.n	800a9aa <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a994:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a998:	f383 8811 	msr	BASEPRI, r3
 800a99c:	f3bf 8f6f 	isb	sy
 800a9a0:	f3bf 8f4f 	dsb	sy
 800a9a4:	613b      	str	r3, [r7, #16]
}
 800a9a6:	bf00      	nop
 800a9a8:	e7fe      	b.n	800a9a8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a9aa:	697b      	ldr	r3, [r7, #20]
}
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	3718      	adds	r7, #24
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}
 800a9b4:	24004c04 	.word	0x24004c04
 800a9b8:	0800baa4 	.word	0x0800baa4
 800a9bc:	0800aaf9 	.word	0x0800aaf9
 800a9c0:	24004c08 	.word	0x24004c08

0800a9c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b08a      	sub	sp, #40	; 0x28
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	60f8      	str	r0, [r7, #12]
 800a9cc:	60b9      	str	r1, [r7, #8]
 800a9ce:	607a      	str	r2, [r7, #4]
 800a9d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d10a      	bne.n	800a9f2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800a9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e0:	f383 8811 	msr	BASEPRI, r3
 800a9e4:	f3bf 8f6f 	isb	sy
 800a9e8:	f3bf 8f4f 	dsb	sy
 800a9ec:	623b      	str	r3, [r7, #32]
}
 800a9ee:	bf00      	nop
 800a9f0:	e7fe      	b.n	800a9f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a9f2:	4b1a      	ldr	r3, [pc, #104]	; (800aa5c <xTimerGenericCommand+0x98>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d02a      	beq.n	800aa50 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	2b05      	cmp	r3, #5
 800aa0a:	dc18      	bgt.n	800aa3e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aa0c:	f7ff feb2 	bl	800a774 <xTaskGetSchedulerState>
 800aa10:	4603      	mov	r3, r0
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	d109      	bne.n	800aa2a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aa16:	4b11      	ldr	r3, [pc, #68]	; (800aa5c <xTimerGenericCommand+0x98>)
 800aa18:	6818      	ldr	r0, [r3, #0]
 800aa1a:	f107 0110 	add.w	r1, r7, #16
 800aa1e:	2300      	movs	r3, #0
 800aa20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa22:	f7fe fc65 	bl	80092f0 <xQueueGenericSend>
 800aa26:	6278      	str	r0, [r7, #36]	; 0x24
 800aa28:	e012      	b.n	800aa50 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aa2a:	4b0c      	ldr	r3, [pc, #48]	; (800aa5c <xTimerGenericCommand+0x98>)
 800aa2c:	6818      	ldr	r0, [r3, #0]
 800aa2e:	f107 0110 	add.w	r1, r7, #16
 800aa32:	2300      	movs	r3, #0
 800aa34:	2200      	movs	r2, #0
 800aa36:	f7fe fc5b 	bl	80092f0 <xQueueGenericSend>
 800aa3a:	6278      	str	r0, [r7, #36]	; 0x24
 800aa3c:	e008      	b.n	800aa50 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aa3e:	4b07      	ldr	r3, [pc, #28]	; (800aa5c <xTimerGenericCommand+0x98>)
 800aa40:	6818      	ldr	r0, [r3, #0]
 800aa42:	f107 0110 	add.w	r1, r7, #16
 800aa46:	2300      	movs	r3, #0
 800aa48:	683a      	ldr	r2, [r7, #0]
 800aa4a:	f7fe fd4f 	bl	80094ec <xQueueGenericSendFromISR>
 800aa4e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800aa50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aa52:	4618      	mov	r0, r3
 800aa54:	3728      	adds	r7, #40	; 0x28
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}
 800aa5a:	bf00      	nop
 800aa5c:	24004c04 	.word	0x24004c04

0800aa60 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b088      	sub	sp, #32
 800aa64:	af02      	add	r7, sp, #8
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa6a:	4b22      	ldr	r3, [pc, #136]	; (800aaf4 <prvProcessExpiredTimer+0x94>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	68db      	ldr	r3, [r3, #12]
 800aa70:	68db      	ldr	r3, [r3, #12]
 800aa72:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	3304      	adds	r3, #4
 800aa78:	4618      	mov	r0, r3
 800aa7a:	f7fe f8b9 	bl	8008bf0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa84:	f003 0304 	and.w	r3, r3, #4
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d022      	beq.n	800aad2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	699a      	ldr	r2, [r3, #24]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	18d1      	adds	r1, r2, r3
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	683a      	ldr	r2, [r7, #0]
 800aa98:	6978      	ldr	r0, [r7, #20]
 800aa9a:	f000 f8d1 	bl	800ac40 <prvInsertTimerInActiveList>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d01f      	beq.n	800aae4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	9300      	str	r3, [sp, #0]
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	687a      	ldr	r2, [r7, #4]
 800aaac:	2100      	movs	r1, #0
 800aaae:	6978      	ldr	r0, [r7, #20]
 800aab0:	f7ff ff88 	bl	800a9c4 <xTimerGenericCommand>
 800aab4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d113      	bne.n	800aae4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800aabc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac0:	f383 8811 	msr	BASEPRI, r3
 800aac4:	f3bf 8f6f 	isb	sy
 800aac8:	f3bf 8f4f 	dsb	sy
 800aacc:	60fb      	str	r3, [r7, #12]
}
 800aace:	bf00      	nop
 800aad0:	e7fe      	b.n	800aad0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aad8:	f023 0301 	bic.w	r3, r3, #1
 800aadc:	b2da      	uxtb	r2, r3
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	6a1b      	ldr	r3, [r3, #32]
 800aae8:	6978      	ldr	r0, [r7, #20]
 800aaea:	4798      	blx	r3
}
 800aaec:	bf00      	nop
 800aaee:	3718      	adds	r7, #24
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	24004bfc 	.word	0x24004bfc

0800aaf8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b084      	sub	sp, #16
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ab00:	f107 0308 	add.w	r3, r7, #8
 800ab04:	4618      	mov	r0, r3
 800ab06:	f000 f857 	bl	800abb8 <prvGetNextExpireTime>
 800ab0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	4619      	mov	r1, r3
 800ab10:	68f8      	ldr	r0, [r7, #12]
 800ab12:	f000 f803 	bl	800ab1c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ab16:	f000 f8d5 	bl	800acc4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ab1a:	e7f1      	b.n	800ab00 <prvTimerTask+0x8>

0800ab1c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b084      	sub	sp, #16
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
 800ab24:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ab26:	f7ff fa27 	bl	8009f78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ab2a:	f107 0308 	add.w	r3, r7, #8
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f000 f866 	bl	800ac00 <prvSampleTimeNow>
 800ab34:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d130      	bne.n	800ab9e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d10a      	bne.n	800ab58 <prvProcessTimerOrBlockTask+0x3c>
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d806      	bhi.n	800ab58 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ab4a:	f7ff fa23 	bl	8009f94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ab4e:	68f9      	ldr	r1, [r7, #12]
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f7ff ff85 	bl	800aa60 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ab56:	e024      	b.n	800aba2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d008      	beq.n	800ab70 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ab5e:	4b13      	ldr	r3, [pc, #76]	; (800abac <prvProcessTimerOrBlockTask+0x90>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d101      	bne.n	800ab6c <prvProcessTimerOrBlockTask+0x50>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e000      	b.n	800ab6e <prvProcessTimerOrBlockTask+0x52>
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ab70:	4b0f      	ldr	r3, [pc, #60]	; (800abb0 <prvProcessTimerOrBlockTask+0x94>)
 800ab72:	6818      	ldr	r0, [r3, #0]
 800ab74:	687a      	ldr	r2, [r7, #4]
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	1ad3      	subs	r3, r2, r3
 800ab7a:	683a      	ldr	r2, [r7, #0]
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	f7fe ff6b 	bl	8009a58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ab82:	f7ff fa07 	bl	8009f94 <xTaskResumeAll>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d10a      	bne.n	800aba2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ab8c:	4b09      	ldr	r3, [pc, #36]	; (800abb4 <prvProcessTimerOrBlockTask+0x98>)
 800ab8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab92:	601a      	str	r2, [r3, #0]
 800ab94:	f3bf 8f4f 	dsb	sy
 800ab98:	f3bf 8f6f 	isb	sy
}
 800ab9c:	e001      	b.n	800aba2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ab9e:	f7ff f9f9 	bl	8009f94 <xTaskResumeAll>
}
 800aba2:	bf00      	nop
 800aba4:	3710      	adds	r7, #16
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}
 800abaa:	bf00      	nop
 800abac:	24004c00 	.word	0x24004c00
 800abb0:	24004c04 	.word	0x24004c04
 800abb4:	e000ed04 	.word	0xe000ed04

0800abb8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800abb8:	b480      	push	{r7}
 800abba:	b085      	sub	sp, #20
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800abc0:	4b0e      	ldr	r3, [pc, #56]	; (800abfc <prvGetNextExpireTime+0x44>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d101      	bne.n	800abce <prvGetNextExpireTime+0x16>
 800abca:	2201      	movs	r2, #1
 800abcc:	e000      	b.n	800abd0 <prvGetNextExpireTime+0x18>
 800abce:	2200      	movs	r2, #0
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d105      	bne.n	800abe8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800abdc:	4b07      	ldr	r3, [pc, #28]	; (800abfc <prvGetNextExpireTime+0x44>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	68db      	ldr	r3, [r3, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	60fb      	str	r3, [r7, #12]
 800abe6:	e001      	b.n	800abec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800abe8:	2300      	movs	r3, #0
 800abea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800abec:	68fb      	ldr	r3, [r7, #12]
}
 800abee:	4618      	mov	r0, r3
 800abf0:	3714      	adds	r7, #20
 800abf2:	46bd      	mov	sp, r7
 800abf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf8:	4770      	bx	lr
 800abfa:	bf00      	nop
 800abfc:	24004bfc 	.word	0x24004bfc

0800ac00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b084      	sub	sp, #16
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ac08:	f7ff fa62 	bl	800a0d0 <xTaskGetTickCount>
 800ac0c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ac0e:	4b0b      	ldr	r3, [pc, #44]	; (800ac3c <prvSampleTimeNow+0x3c>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	68fa      	ldr	r2, [r7, #12]
 800ac14:	429a      	cmp	r2, r3
 800ac16:	d205      	bcs.n	800ac24 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ac18:	f000 f936 	bl	800ae88 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	601a      	str	r2, [r3, #0]
 800ac22:	e002      	b.n	800ac2a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2200      	movs	r2, #0
 800ac28:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ac2a:	4a04      	ldr	r2, [pc, #16]	; (800ac3c <prvSampleTimeNow+0x3c>)
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ac30:	68fb      	ldr	r3, [r7, #12]
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3710      	adds	r7, #16
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}
 800ac3a:	bf00      	nop
 800ac3c:	24004c0c 	.word	0x24004c0c

0800ac40 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b086      	sub	sp, #24
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	60f8      	str	r0, [r7, #12]
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	607a      	str	r2, [r7, #4]
 800ac4c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ac4e:	2300      	movs	r3, #0
 800ac50:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	68ba      	ldr	r2, [r7, #8]
 800ac56:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	68fa      	ldr	r2, [r7, #12]
 800ac5c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ac5e:	68ba      	ldr	r2, [r7, #8]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	429a      	cmp	r2, r3
 800ac64:	d812      	bhi.n	800ac8c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	1ad2      	subs	r2, r2, r3
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	699b      	ldr	r3, [r3, #24]
 800ac70:	429a      	cmp	r2, r3
 800ac72:	d302      	bcc.n	800ac7a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ac74:	2301      	movs	r3, #1
 800ac76:	617b      	str	r3, [r7, #20]
 800ac78:	e01b      	b.n	800acb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ac7a:	4b10      	ldr	r3, [pc, #64]	; (800acbc <prvInsertTimerInActiveList+0x7c>)
 800ac7c:	681a      	ldr	r2, [r3, #0]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	3304      	adds	r3, #4
 800ac82:	4619      	mov	r1, r3
 800ac84:	4610      	mov	r0, r2
 800ac86:	f7fd ff7a 	bl	8008b7e <vListInsert>
 800ac8a:	e012      	b.n	800acb2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ac8c:	687a      	ldr	r2, [r7, #4]
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	429a      	cmp	r2, r3
 800ac92:	d206      	bcs.n	800aca2 <prvInsertTimerInActiveList+0x62>
 800ac94:	68ba      	ldr	r2, [r7, #8]
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d302      	bcc.n	800aca2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	617b      	str	r3, [r7, #20]
 800aca0:	e007      	b.n	800acb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aca2:	4b07      	ldr	r3, [pc, #28]	; (800acc0 <prvInsertTimerInActiveList+0x80>)
 800aca4:	681a      	ldr	r2, [r3, #0]
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	3304      	adds	r3, #4
 800acaa:	4619      	mov	r1, r3
 800acac:	4610      	mov	r0, r2
 800acae:	f7fd ff66 	bl	8008b7e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800acb2:	697b      	ldr	r3, [r7, #20]
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3718      	adds	r7, #24
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}
 800acbc:	24004c00 	.word	0x24004c00
 800acc0:	24004bfc 	.word	0x24004bfc

0800acc4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b08e      	sub	sp, #56	; 0x38
 800acc8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800acca:	e0ca      	b.n	800ae62 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	da18      	bge.n	800ad04 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800acd2:	1d3b      	adds	r3, r7, #4
 800acd4:	3304      	adds	r3, #4
 800acd6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800acd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d10a      	bne.n	800acf4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800acde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ace2:	f383 8811 	msr	BASEPRI, r3
 800ace6:	f3bf 8f6f 	isb	sy
 800acea:	f3bf 8f4f 	dsb	sy
 800acee:	61fb      	str	r3, [r7, #28]
}
 800acf0:	bf00      	nop
 800acf2:	e7fe      	b.n	800acf2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800acf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800acfa:	6850      	ldr	r0, [r2, #4]
 800acfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800acfe:	6892      	ldr	r2, [r2, #8]
 800ad00:	4611      	mov	r1, r2
 800ad02:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	f2c0 80aa 	blt.w	800ae60 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ad10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad12:	695b      	ldr	r3, [r3, #20]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d004      	beq.n	800ad22 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad1a:	3304      	adds	r3, #4
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	f7fd ff67 	bl	8008bf0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ad22:	463b      	mov	r3, r7
 800ad24:	4618      	mov	r0, r3
 800ad26:	f7ff ff6b 	bl	800ac00 <prvSampleTimeNow>
 800ad2a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2b09      	cmp	r3, #9
 800ad30:	f200 8097 	bhi.w	800ae62 <prvProcessReceivedCommands+0x19e>
 800ad34:	a201      	add	r2, pc, #4	; (adr r2, 800ad3c <prvProcessReceivedCommands+0x78>)
 800ad36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad3a:	bf00      	nop
 800ad3c:	0800ad65 	.word	0x0800ad65
 800ad40:	0800ad65 	.word	0x0800ad65
 800ad44:	0800ad65 	.word	0x0800ad65
 800ad48:	0800add9 	.word	0x0800add9
 800ad4c:	0800aded 	.word	0x0800aded
 800ad50:	0800ae37 	.word	0x0800ae37
 800ad54:	0800ad65 	.word	0x0800ad65
 800ad58:	0800ad65 	.word	0x0800ad65
 800ad5c:	0800add9 	.word	0x0800add9
 800ad60:	0800aded 	.word	0x0800aded
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad66:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad6a:	f043 0301 	orr.w	r3, r3, #1
 800ad6e:	b2da      	uxtb	r2, r3
 800ad70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ad76:	68ba      	ldr	r2, [r7, #8]
 800ad78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7a:	699b      	ldr	r3, [r3, #24]
 800ad7c:	18d1      	adds	r1, r2, r3
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad84:	f7ff ff5c 	bl	800ac40 <prvInsertTimerInActiveList>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d069      	beq.n	800ae62 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad90:	6a1b      	ldr	r3, [r3, #32]
 800ad92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad94:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ad9c:	f003 0304 	and.w	r3, r3, #4
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d05e      	beq.n	800ae62 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ada4:	68ba      	ldr	r2, [r7, #8]
 800ada6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ada8:	699b      	ldr	r3, [r3, #24]
 800adaa:	441a      	add	r2, r3
 800adac:	2300      	movs	r3, #0
 800adae:	9300      	str	r3, [sp, #0]
 800adb0:	2300      	movs	r3, #0
 800adb2:	2100      	movs	r1, #0
 800adb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800adb6:	f7ff fe05 	bl	800a9c4 <xTimerGenericCommand>
 800adba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800adbc:	6a3b      	ldr	r3, [r7, #32]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d14f      	bne.n	800ae62 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800adc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adc6:	f383 8811 	msr	BASEPRI, r3
 800adca:	f3bf 8f6f 	isb	sy
 800adce:	f3bf 8f4f 	dsb	sy
 800add2:	61bb      	str	r3, [r7, #24]
}
 800add4:	bf00      	nop
 800add6:	e7fe      	b.n	800add6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800add8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800adde:	f023 0301 	bic.w	r3, r3, #1
 800ade2:	b2da      	uxtb	r2, r3
 800ade4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800adea:	e03a      	b.n	800ae62 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800adec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800adf2:	f043 0301 	orr.w	r3, r3, #1
 800adf6:	b2da      	uxtb	r2, r3
 800adf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adfa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800adfe:	68ba      	ldr	r2, [r7, #8]
 800ae00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae02:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ae04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae06:	699b      	ldr	r3, [r3, #24]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d10a      	bne.n	800ae22 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ae0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae10:	f383 8811 	msr	BASEPRI, r3
 800ae14:	f3bf 8f6f 	isb	sy
 800ae18:	f3bf 8f4f 	dsb	sy
 800ae1c:	617b      	str	r3, [r7, #20]
}
 800ae1e:	bf00      	nop
 800ae20:	e7fe      	b.n	800ae20 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ae22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae24:	699a      	ldr	r2, [r3, #24]
 800ae26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae28:	18d1      	adds	r1, r2, r3
 800ae2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae30:	f7ff ff06 	bl	800ac40 <prvInsertTimerInActiveList>
					break;
 800ae34:	e015      	b.n	800ae62 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ae36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae3c:	f003 0302 	and.w	r3, r3, #2
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d103      	bne.n	800ae4c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ae44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae46:	f7fd fd2b 	bl	80088a0 <vPortFree>
 800ae4a:	e00a      	b.n	800ae62 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae52:	f023 0301 	bic.w	r3, r3, #1
 800ae56:	b2da      	uxtb	r2, r3
 800ae58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ae5e:	e000      	b.n	800ae62 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ae60:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ae62:	4b08      	ldr	r3, [pc, #32]	; (800ae84 <prvProcessReceivedCommands+0x1c0>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	1d39      	adds	r1, r7, #4
 800ae68:	2200      	movs	r2, #0
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f7fe fbda 	bl	8009624 <xQueueReceive>
 800ae70:	4603      	mov	r3, r0
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	f47f af2a 	bne.w	800accc <prvProcessReceivedCommands+0x8>
	}
}
 800ae78:	bf00      	nop
 800ae7a:	bf00      	nop
 800ae7c:	3730      	adds	r7, #48	; 0x30
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	24004c04 	.word	0x24004c04

0800ae88 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b088      	sub	sp, #32
 800ae8c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae8e:	e048      	b.n	800af22 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ae90:	4b2d      	ldr	r3, [pc, #180]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	68db      	ldr	r3, [r3, #12]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae9a:	4b2b      	ldr	r3, [pc, #172]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	68db      	ldr	r3, [r3, #12]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	3304      	adds	r3, #4
 800aea8:	4618      	mov	r0, r3
 800aeaa:	f7fd fea1 	bl	8008bf0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	6a1b      	ldr	r3, [r3, #32]
 800aeb2:	68f8      	ldr	r0, [r7, #12]
 800aeb4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aebc:	f003 0304 	and.w	r3, r3, #4
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d02e      	beq.n	800af22 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	699b      	ldr	r3, [r3, #24]
 800aec8:	693a      	ldr	r2, [r7, #16]
 800aeca:	4413      	add	r3, r2
 800aecc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aece:	68ba      	ldr	r2, [r7, #8]
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	429a      	cmp	r2, r3
 800aed4:	d90e      	bls.n	800aef4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	68ba      	ldr	r2, [r7, #8]
 800aeda:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	68fa      	ldr	r2, [r7, #12]
 800aee0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aee2:	4b19      	ldr	r3, [pc, #100]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800aee4:	681a      	ldr	r2, [r3, #0]
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	3304      	adds	r3, #4
 800aeea:	4619      	mov	r1, r3
 800aeec:	4610      	mov	r0, r2
 800aeee:	f7fd fe46 	bl	8008b7e <vListInsert>
 800aef2:	e016      	b.n	800af22 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aef4:	2300      	movs	r3, #0
 800aef6:	9300      	str	r3, [sp, #0]
 800aef8:	2300      	movs	r3, #0
 800aefa:	693a      	ldr	r2, [r7, #16]
 800aefc:	2100      	movs	r1, #0
 800aefe:	68f8      	ldr	r0, [r7, #12]
 800af00:	f7ff fd60 	bl	800a9c4 <xTimerGenericCommand>
 800af04:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d10a      	bne.n	800af22 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800af0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af10:	f383 8811 	msr	BASEPRI, r3
 800af14:	f3bf 8f6f 	isb	sy
 800af18:	f3bf 8f4f 	dsb	sy
 800af1c:	603b      	str	r3, [r7, #0]
}
 800af1e:	bf00      	nop
 800af20:	e7fe      	b.n	800af20 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800af22:	4b09      	ldr	r3, [pc, #36]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d1b1      	bne.n	800ae90 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800af2c:	4b06      	ldr	r3, [pc, #24]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800af32:	4b06      	ldr	r3, [pc, #24]	; (800af4c <prvSwitchTimerLists+0xc4>)
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	4a04      	ldr	r2, [pc, #16]	; (800af48 <prvSwitchTimerLists+0xc0>)
 800af38:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800af3a:	4a04      	ldr	r2, [pc, #16]	; (800af4c <prvSwitchTimerLists+0xc4>)
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	6013      	str	r3, [r2, #0]
}
 800af40:	bf00      	nop
 800af42:	3718      	adds	r7, #24
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}
 800af48:	24004bfc 	.word	0x24004bfc
 800af4c:	24004c00 	.word	0x24004c00

0800af50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b082      	sub	sp, #8
 800af54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800af56:	f7fd ffa5 	bl	8008ea4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800af5a:	4b15      	ldr	r3, [pc, #84]	; (800afb0 <prvCheckForValidListAndQueue+0x60>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d120      	bne.n	800afa4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800af62:	4814      	ldr	r0, [pc, #80]	; (800afb4 <prvCheckForValidListAndQueue+0x64>)
 800af64:	f7fd fdba 	bl	8008adc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800af68:	4813      	ldr	r0, [pc, #76]	; (800afb8 <prvCheckForValidListAndQueue+0x68>)
 800af6a:	f7fd fdb7 	bl	8008adc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800af6e:	4b13      	ldr	r3, [pc, #76]	; (800afbc <prvCheckForValidListAndQueue+0x6c>)
 800af70:	4a10      	ldr	r2, [pc, #64]	; (800afb4 <prvCheckForValidListAndQueue+0x64>)
 800af72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800af74:	4b12      	ldr	r3, [pc, #72]	; (800afc0 <prvCheckForValidListAndQueue+0x70>)
 800af76:	4a10      	ldr	r2, [pc, #64]	; (800afb8 <prvCheckForValidListAndQueue+0x68>)
 800af78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800af7a:	2300      	movs	r3, #0
 800af7c:	9300      	str	r3, [sp, #0]
 800af7e:	4b11      	ldr	r3, [pc, #68]	; (800afc4 <prvCheckForValidListAndQueue+0x74>)
 800af80:	4a11      	ldr	r2, [pc, #68]	; (800afc8 <prvCheckForValidListAndQueue+0x78>)
 800af82:	2110      	movs	r1, #16
 800af84:	200a      	movs	r0, #10
 800af86:	f7fe f917 	bl	80091b8 <xQueueGenericCreateStatic>
 800af8a:	4603      	mov	r3, r0
 800af8c:	4a08      	ldr	r2, [pc, #32]	; (800afb0 <prvCheckForValidListAndQueue+0x60>)
 800af8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800af90:	4b07      	ldr	r3, [pc, #28]	; (800afb0 <prvCheckForValidListAndQueue+0x60>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d005      	beq.n	800afa4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800af98:	4b05      	ldr	r3, [pc, #20]	; (800afb0 <prvCheckForValidListAndQueue+0x60>)
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	490b      	ldr	r1, [pc, #44]	; (800afcc <prvCheckForValidListAndQueue+0x7c>)
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7fe fd30 	bl	8009a04 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800afa4:	f7fd ffae 	bl	8008f04 <vPortExitCritical>
}
 800afa8:	bf00      	nop
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}
 800afae:	bf00      	nop
 800afb0:	24004c04 	.word	0x24004c04
 800afb4:	24004bd4 	.word	0x24004bd4
 800afb8:	24004be8 	.word	0x24004be8
 800afbc:	24004bfc 	.word	0x24004bfc
 800afc0:	24004c00 	.word	0x24004c00
 800afc4:	24004cb0 	.word	0x24004cb0
 800afc8:	24004c10 	.word	0x24004c10
 800afcc:	0800baac 	.word	0x0800baac

0800afd0 <__errno>:
 800afd0:	4b01      	ldr	r3, [pc, #4]	; (800afd8 <__errno+0x8>)
 800afd2:	6818      	ldr	r0, [r3, #0]
 800afd4:	4770      	bx	lr
 800afd6:	bf00      	nop
 800afd8:	24000014 	.word	0x24000014

0800afdc <__libc_init_array>:
 800afdc:	b570      	push	{r4, r5, r6, lr}
 800afde:	4d0d      	ldr	r5, [pc, #52]	; (800b014 <__libc_init_array+0x38>)
 800afe0:	4c0d      	ldr	r4, [pc, #52]	; (800b018 <__libc_init_array+0x3c>)
 800afe2:	1b64      	subs	r4, r4, r5
 800afe4:	10a4      	asrs	r4, r4, #2
 800afe6:	2600      	movs	r6, #0
 800afe8:	42a6      	cmp	r6, r4
 800afea:	d109      	bne.n	800b000 <__libc_init_array+0x24>
 800afec:	4d0b      	ldr	r5, [pc, #44]	; (800b01c <__libc_init_array+0x40>)
 800afee:	4c0c      	ldr	r4, [pc, #48]	; (800b020 <__libc_init_array+0x44>)
 800aff0:	f000 fcf8 	bl	800b9e4 <_init>
 800aff4:	1b64      	subs	r4, r4, r5
 800aff6:	10a4      	asrs	r4, r4, #2
 800aff8:	2600      	movs	r6, #0
 800affa:	42a6      	cmp	r6, r4
 800affc:	d105      	bne.n	800b00a <__libc_init_array+0x2e>
 800affe:	bd70      	pop	{r4, r5, r6, pc}
 800b000:	f855 3b04 	ldr.w	r3, [r5], #4
 800b004:	4798      	blx	r3
 800b006:	3601      	adds	r6, #1
 800b008:	e7ee      	b.n	800afe8 <__libc_init_array+0xc>
 800b00a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b00e:	4798      	blx	r3
 800b010:	3601      	adds	r6, #1
 800b012:	e7f2      	b.n	800affa <__libc_init_array+0x1e>
 800b014:	0800bbf4 	.word	0x0800bbf4
 800b018:	0800bbf4 	.word	0x0800bbf4
 800b01c:	0800bbf4 	.word	0x0800bbf4
 800b020:	0800bbf8 	.word	0x0800bbf8

0800b024 <__retarget_lock_acquire_recursive>:
 800b024:	4770      	bx	lr

0800b026 <__retarget_lock_release_recursive>:
 800b026:	4770      	bx	lr

0800b028 <memcpy>:
 800b028:	440a      	add	r2, r1
 800b02a:	4291      	cmp	r1, r2
 800b02c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b030:	d100      	bne.n	800b034 <memcpy+0xc>
 800b032:	4770      	bx	lr
 800b034:	b510      	push	{r4, lr}
 800b036:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b03a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b03e:	4291      	cmp	r1, r2
 800b040:	d1f9      	bne.n	800b036 <memcpy+0xe>
 800b042:	bd10      	pop	{r4, pc}

0800b044 <memset>:
 800b044:	4402      	add	r2, r0
 800b046:	4603      	mov	r3, r0
 800b048:	4293      	cmp	r3, r2
 800b04a:	d100      	bne.n	800b04e <memset+0xa>
 800b04c:	4770      	bx	lr
 800b04e:	f803 1b01 	strb.w	r1, [r3], #1
 800b052:	e7f9      	b.n	800b048 <memset+0x4>

0800b054 <sbrk_aligned>:
 800b054:	b570      	push	{r4, r5, r6, lr}
 800b056:	4e0e      	ldr	r6, [pc, #56]	; (800b090 <sbrk_aligned+0x3c>)
 800b058:	460c      	mov	r4, r1
 800b05a:	6831      	ldr	r1, [r6, #0]
 800b05c:	4605      	mov	r5, r0
 800b05e:	b911      	cbnz	r1, 800b066 <sbrk_aligned+0x12>
 800b060:	f000 f8f6 	bl	800b250 <_sbrk_r>
 800b064:	6030      	str	r0, [r6, #0]
 800b066:	4621      	mov	r1, r4
 800b068:	4628      	mov	r0, r5
 800b06a:	f000 f8f1 	bl	800b250 <_sbrk_r>
 800b06e:	1c43      	adds	r3, r0, #1
 800b070:	d00a      	beq.n	800b088 <sbrk_aligned+0x34>
 800b072:	1cc4      	adds	r4, r0, #3
 800b074:	f024 0403 	bic.w	r4, r4, #3
 800b078:	42a0      	cmp	r0, r4
 800b07a:	d007      	beq.n	800b08c <sbrk_aligned+0x38>
 800b07c:	1a21      	subs	r1, r4, r0
 800b07e:	4628      	mov	r0, r5
 800b080:	f000 f8e6 	bl	800b250 <_sbrk_r>
 800b084:	3001      	adds	r0, #1
 800b086:	d101      	bne.n	800b08c <sbrk_aligned+0x38>
 800b088:	f04f 34ff 	mov.w	r4, #4294967295
 800b08c:	4620      	mov	r0, r4
 800b08e:	bd70      	pop	{r4, r5, r6, pc}
 800b090:	24004d08 	.word	0x24004d08

0800b094 <_malloc_r>:
 800b094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b098:	1ccd      	adds	r5, r1, #3
 800b09a:	f025 0503 	bic.w	r5, r5, #3
 800b09e:	3508      	adds	r5, #8
 800b0a0:	2d0c      	cmp	r5, #12
 800b0a2:	bf38      	it	cc
 800b0a4:	250c      	movcc	r5, #12
 800b0a6:	2d00      	cmp	r5, #0
 800b0a8:	4607      	mov	r7, r0
 800b0aa:	db01      	blt.n	800b0b0 <_malloc_r+0x1c>
 800b0ac:	42a9      	cmp	r1, r5
 800b0ae:	d905      	bls.n	800b0bc <_malloc_r+0x28>
 800b0b0:	230c      	movs	r3, #12
 800b0b2:	603b      	str	r3, [r7, #0]
 800b0b4:	2600      	movs	r6, #0
 800b0b6:	4630      	mov	r0, r6
 800b0b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0bc:	4e2e      	ldr	r6, [pc, #184]	; (800b178 <_malloc_r+0xe4>)
 800b0be:	f000 f8f7 	bl	800b2b0 <__malloc_lock>
 800b0c2:	6833      	ldr	r3, [r6, #0]
 800b0c4:	461c      	mov	r4, r3
 800b0c6:	bb34      	cbnz	r4, 800b116 <_malloc_r+0x82>
 800b0c8:	4629      	mov	r1, r5
 800b0ca:	4638      	mov	r0, r7
 800b0cc:	f7ff ffc2 	bl	800b054 <sbrk_aligned>
 800b0d0:	1c43      	adds	r3, r0, #1
 800b0d2:	4604      	mov	r4, r0
 800b0d4:	d14d      	bne.n	800b172 <_malloc_r+0xde>
 800b0d6:	6834      	ldr	r4, [r6, #0]
 800b0d8:	4626      	mov	r6, r4
 800b0da:	2e00      	cmp	r6, #0
 800b0dc:	d140      	bne.n	800b160 <_malloc_r+0xcc>
 800b0de:	6823      	ldr	r3, [r4, #0]
 800b0e0:	4631      	mov	r1, r6
 800b0e2:	4638      	mov	r0, r7
 800b0e4:	eb04 0803 	add.w	r8, r4, r3
 800b0e8:	f000 f8b2 	bl	800b250 <_sbrk_r>
 800b0ec:	4580      	cmp	r8, r0
 800b0ee:	d13a      	bne.n	800b166 <_malloc_r+0xd2>
 800b0f0:	6821      	ldr	r1, [r4, #0]
 800b0f2:	3503      	adds	r5, #3
 800b0f4:	1a6d      	subs	r5, r5, r1
 800b0f6:	f025 0503 	bic.w	r5, r5, #3
 800b0fa:	3508      	adds	r5, #8
 800b0fc:	2d0c      	cmp	r5, #12
 800b0fe:	bf38      	it	cc
 800b100:	250c      	movcc	r5, #12
 800b102:	4629      	mov	r1, r5
 800b104:	4638      	mov	r0, r7
 800b106:	f7ff ffa5 	bl	800b054 <sbrk_aligned>
 800b10a:	3001      	adds	r0, #1
 800b10c:	d02b      	beq.n	800b166 <_malloc_r+0xd2>
 800b10e:	6823      	ldr	r3, [r4, #0]
 800b110:	442b      	add	r3, r5
 800b112:	6023      	str	r3, [r4, #0]
 800b114:	e00e      	b.n	800b134 <_malloc_r+0xa0>
 800b116:	6822      	ldr	r2, [r4, #0]
 800b118:	1b52      	subs	r2, r2, r5
 800b11a:	d41e      	bmi.n	800b15a <_malloc_r+0xc6>
 800b11c:	2a0b      	cmp	r2, #11
 800b11e:	d916      	bls.n	800b14e <_malloc_r+0xba>
 800b120:	1961      	adds	r1, r4, r5
 800b122:	42a3      	cmp	r3, r4
 800b124:	6025      	str	r5, [r4, #0]
 800b126:	bf18      	it	ne
 800b128:	6059      	strne	r1, [r3, #4]
 800b12a:	6863      	ldr	r3, [r4, #4]
 800b12c:	bf08      	it	eq
 800b12e:	6031      	streq	r1, [r6, #0]
 800b130:	5162      	str	r2, [r4, r5]
 800b132:	604b      	str	r3, [r1, #4]
 800b134:	4638      	mov	r0, r7
 800b136:	f104 060b 	add.w	r6, r4, #11
 800b13a:	f000 f8bf 	bl	800b2bc <__malloc_unlock>
 800b13e:	f026 0607 	bic.w	r6, r6, #7
 800b142:	1d23      	adds	r3, r4, #4
 800b144:	1af2      	subs	r2, r6, r3
 800b146:	d0b6      	beq.n	800b0b6 <_malloc_r+0x22>
 800b148:	1b9b      	subs	r3, r3, r6
 800b14a:	50a3      	str	r3, [r4, r2]
 800b14c:	e7b3      	b.n	800b0b6 <_malloc_r+0x22>
 800b14e:	6862      	ldr	r2, [r4, #4]
 800b150:	42a3      	cmp	r3, r4
 800b152:	bf0c      	ite	eq
 800b154:	6032      	streq	r2, [r6, #0]
 800b156:	605a      	strne	r2, [r3, #4]
 800b158:	e7ec      	b.n	800b134 <_malloc_r+0xa0>
 800b15a:	4623      	mov	r3, r4
 800b15c:	6864      	ldr	r4, [r4, #4]
 800b15e:	e7b2      	b.n	800b0c6 <_malloc_r+0x32>
 800b160:	4634      	mov	r4, r6
 800b162:	6876      	ldr	r6, [r6, #4]
 800b164:	e7b9      	b.n	800b0da <_malloc_r+0x46>
 800b166:	230c      	movs	r3, #12
 800b168:	603b      	str	r3, [r7, #0]
 800b16a:	4638      	mov	r0, r7
 800b16c:	f000 f8a6 	bl	800b2bc <__malloc_unlock>
 800b170:	e7a1      	b.n	800b0b6 <_malloc_r+0x22>
 800b172:	6025      	str	r5, [r4, #0]
 800b174:	e7de      	b.n	800b134 <_malloc_r+0xa0>
 800b176:	bf00      	nop
 800b178:	24004d04 	.word	0x24004d04

0800b17c <cleanup_glue>:
 800b17c:	b538      	push	{r3, r4, r5, lr}
 800b17e:	460c      	mov	r4, r1
 800b180:	6809      	ldr	r1, [r1, #0]
 800b182:	4605      	mov	r5, r0
 800b184:	b109      	cbz	r1, 800b18a <cleanup_glue+0xe>
 800b186:	f7ff fff9 	bl	800b17c <cleanup_glue>
 800b18a:	4621      	mov	r1, r4
 800b18c:	4628      	mov	r0, r5
 800b18e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b192:	f000 b899 	b.w	800b2c8 <_free_r>
	...

0800b198 <_reclaim_reent>:
 800b198:	4b2c      	ldr	r3, [pc, #176]	; (800b24c <_reclaim_reent+0xb4>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	4283      	cmp	r3, r0
 800b19e:	b570      	push	{r4, r5, r6, lr}
 800b1a0:	4604      	mov	r4, r0
 800b1a2:	d051      	beq.n	800b248 <_reclaim_reent+0xb0>
 800b1a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800b1a6:	b143      	cbz	r3, 800b1ba <_reclaim_reent+0x22>
 800b1a8:	68db      	ldr	r3, [r3, #12]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d14a      	bne.n	800b244 <_reclaim_reent+0xac>
 800b1ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1b0:	6819      	ldr	r1, [r3, #0]
 800b1b2:	b111      	cbz	r1, 800b1ba <_reclaim_reent+0x22>
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f000 f887 	bl	800b2c8 <_free_r>
 800b1ba:	6961      	ldr	r1, [r4, #20]
 800b1bc:	b111      	cbz	r1, 800b1c4 <_reclaim_reent+0x2c>
 800b1be:	4620      	mov	r0, r4
 800b1c0:	f000 f882 	bl	800b2c8 <_free_r>
 800b1c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800b1c6:	b111      	cbz	r1, 800b1ce <_reclaim_reent+0x36>
 800b1c8:	4620      	mov	r0, r4
 800b1ca:	f000 f87d 	bl	800b2c8 <_free_r>
 800b1ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b1d0:	b111      	cbz	r1, 800b1d8 <_reclaim_reent+0x40>
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	f000 f878 	bl	800b2c8 <_free_r>
 800b1d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b1da:	b111      	cbz	r1, 800b1e2 <_reclaim_reent+0x4a>
 800b1dc:	4620      	mov	r0, r4
 800b1de:	f000 f873 	bl	800b2c8 <_free_r>
 800b1e2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800b1e4:	b111      	cbz	r1, 800b1ec <_reclaim_reent+0x54>
 800b1e6:	4620      	mov	r0, r4
 800b1e8:	f000 f86e 	bl	800b2c8 <_free_r>
 800b1ec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b1ee:	b111      	cbz	r1, 800b1f6 <_reclaim_reent+0x5e>
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	f000 f869 	bl	800b2c8 <_free_r>
 800b1f6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b1f8:	b111      	cbz	r1, 800b200 <_reclaim_reent+0x68>
 800b1fa:	4620      	mov	r0, r4
 800b1fc:	f000 f864 	bl	800b2c8 <_free_r>
 800b200:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b202:	b111      	cbz	r1, 800b20a <_reclaim_reent+0x72>
 800b204:	4620      	mov	r0, r4
 800b206:	f000 f85f 	bl	800b2c8 <_free_r>
 800b20a:	69a3      	ldr	r3, [r4, #24]
 800b20c:	b1e3      	cbz	r3, 800b248 <_reclaim_reent+0xb0>
 800b20e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b210:	4620      	mov	r0, r4
 800b212:	4798      	blx	r3
 800b214:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b216:	b1b9      	cbz	r1, 800b248 <_reclaim_reent+0xb0>
 800b218:	4620      	mov	r0, r4
 800b21a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b21e:	f7ff bfad 	b.w	800b17c <cleanup_glue>
 800b222:	5949      	ldr	r1, [r1, r5]
 800b224:	b941      	cbnz	r1, 800b238 <_reclaim_reent+0xa0>
 800b226:	3504      	adds	r5, #4
 800b228:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b22a:	2d80      	cmp	r5, #128	; 0x80
 800b22c:	68d9      	ldr	r1, [r3, #12]
 800b22e:	d1f8      	bne.n	800b222 <_reclaim_reent+0x8a>
 800b230:	4620      	mov	r0, r4
 800b232:	f000 f849 	bl	800b2c8 <_free_r>
 800b236:	e7ba      	b.n	800b1ae <_reclaim_reent+0x16>
 800b238:	680e      	ldr	r6, [r1, #0]
 800b23a:	4620      	mov	r0, r4
 800b23c:	f000 f844 	bl	800b2c8 <_free_r>
 800b240:	4631      	mov	r1, r6
 800b242:	e7ef      	b.n	800b224 <_reclaim_reent+0x8c>
 800b244:	2500      	movs	r5, #0
 800b246:	e7ef      	b.n	800b228 <_reclaim_reent+0x90>
 800b248:	bd70      	pop	{r4, r5, r6, pc}
 800b24a:	bf00      	nop
 800b24c:	24000014 	.word	0x24000014

0800b250 <_sbrk_r>:
 800b250:	b538      	push	{r3, r4, r5, lr}
 800b252:	4d06      	ldr	r5, [pc, #24]	; (800b26c <_sbrk_r+0x1c>)
 800b254:	2300      	movs	r3, #0
 800b256:	4604      	mov	r4, r0
 800b258:	4608      	mov	r0, r1
 800b25a:	602b      	str	r3, [r5, #0]
 800b25c:	f7f7 f85a 	bl	8002314 <_sbrk>
 800b260:	1c43      	adds	r3, r0, #1
 800b262:	d102      	bne.n	800b26a <_sbrk_r+0x1a>
 800b264:	682b      	ldr	r3, [r5, #0]
 800b266:	b103      	cbz	r3, 800b26a <_sbrk_r+0x1a>
 800b268:	6023      	str	r3, [r4, #0]
 800b26a:	bd38      	pop	{r3, r4, r5, pc}
 800b26c:	24004d0c 	.word	0x24004d0c

0800b270 <_vsiprintf_r>:
 800b270:	b500      	push	{lr}
 800b272:	b09b      	sub	sp, #108	; 0x6c
 800b274:	9100      	str	r1, [sp, #0]
 800b276:	9104      	str	r1, [sp, #16]
 800b278:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b27c:	9105      	str	r1, [sp, #20]
 800b27e:	9102      	str	r1, [sp, #8]
 800b280:	4905      	ldr	r1, [pc, #20]	; (800b298 <_vsiprintf_r+0x28>)
 800b282:	9103      	str	r1, [sp, #12]
 800b284:	4669      	mov	r1, sp
 800b286:	f000 f8c7 	bl	800b418 <_svfiprintf_r>
 800b28a:	9b00      	ldr	r3, [sp, #0]
 800b28c:	2200      	movs	r2, #0
 800b28e:	701a      	strb	r2, [r3, #0]
 800b290:	b01b      	add	sp, #108	; 0x6c
 800b292:	f85d fb04 	ldr.w	pc, [sp], #4
 800b296:	bf00      	nop
 800b298:	ffff0208 	.word	0xffff0208

0800b29c <vsiprintf>:
 800b29c:	4613      	mov	r3, r2
 800b29e:	460a      	mov	r2, r1
 800b2a0:	4601      	mov	r1, r0
 800b2a2:	4802      	ldr	r0, [pc, #8]	; (800b2ac <vsiprintf+0x10>)
 800b2a4:	6800      	ldr	r0, [r0, #0]
 800b2a6:	f7ff bfe3 	b.w	800b270 <_vsiprintf_r>
 800b2aa:	bf00      	nop
 800b2ac:	24000014 	.word	0x24000014

0800b2b0 <__malloc_lock>:
 800b2b0:	4801      	ldr	r0, [pc, #4]	; (800b2b8 <__malloc_lock+0x8>)
 800b2b2:	f7ff beb7 	b.w	800b024 <__retarget_lock_acquire_recursive>
 800b2b6:	bf00      	nop
 800b2b8:	24004d00 	.word	0x24004d00

0800b2bc <__malloc_unlock>:
 800b2bc:	4801      	ldr	r0, [pc, #4]	; (800b2c4 <__malloc_unlock+0x8>)
 800b2be:	f7ff beb2 	b.w	800b026 <__retarget_lock_release_recursive>
 800b2c2:	bf00      	nop
 800b2c4:	24004d00 	.word	0x24004d00

0800b2c8 <_free_r>:
 800b2c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2ca:	2900      	cmp	r1, #0
 800b2cc:	d044      	beq.n	800b358 <_free_r+0x90>
 800b2ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2d2:	9001      	str	r0, [sp, #4]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	f1a1 0404 	sub.w	r4, r1, #4
 800b2da:	bfb8      	it	lt
 800b2dc:	18e4      	addlt	r4, r4, r3
 800b2de:	f7ff ffe7 	bl	800b2b0 <__malloc_lock>
 800b2e2:	4a1e      	ldr	r2, [pc, #120]	; (800b35c <_free_r+0x94>)
 800b2e4:	9801      	ldr	r0, [sp, #4]
 800b2e6:	6813      	ldr	r3, [r2, #0]
 800b2e8:	b933      	cbnz	r3, 800b2f8 <_free_r+0x30>
 800b2ea:	6063      	str	r3, [r4, #4]
 800b2ec:	6014      	str	r4, [r2, #0]
 800b2ee:	b003      	add	sp, #12
 800b2f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b2f4:	f7ff bfe2 	b.w	800b2bc <__malloc_unlock>
 800b2f8:	42a3      	cmp	r3, r4
 800b2fa:	d908      	bls.n	800b30e <_free_r+0x46>
 800b2fc:	6825      	ldr	r5, [r4, #0]
 800b2fe:	1961      	adds	r1, r4, r5
 800b300:	428b      	cmp	r3, r1
 800b302:	bf01      	itttt	eq
 800b304:	6819      	ldreq	r1, [r3, #0]
 800b306:	685b      	ldreq	r3, [r3, #4]
 800b308:	1949      	addeq	r1, r1, r5
 800b30a:	6021      	streq	r1, [r4, #0]
 800b30c:	e7ed      	b.n	800b2ea <_free_r+0x22>
 800b30e:	461a      	mov	r2, r3
 800b310:	685b      	ldr	r3, [r3, #4]
 800b312:	b10b      	cbz	r3, 800b318 <_free_r+0x50>
 800b314:	42a3      	cmp	r3, r4
 800b316:	d9fa      	bls.n	800b30e <_free_r+0x46>
 800b318:	6811      	ldr	r1, [r2, #0]
 800b31a:	1855      	adds	r5, r2, r1
 800b31c:	42a5      	cmp	r5, r4
 800b31e:	d10b      	bne.n	800b338 <_free_r+0x70>
 800b320:	6824      	ldr	r4, [r4, #0]
 800b322:	4421      	add	r1, r4
 800b324:	1854      	adds	r4, r2, r1
 800b326:	42a3      	cmp	r3, r4
 800b328:	6011      	str	r1, [r2, #0]
 800b32a:	d1e0      	bne.n	800b2ee <_free_r+0x26>
 800b32c:	681c      	ldr	r4, [r3, #0]
 800b32e:	685b      	ldr	r3, [r3, #4]
 800b330:	6053      	str	r3, [r2, #4]
 800b332:	4421      	add	r1, r4
 800b334:	6011      	str	r1, [r2, #0]
 800b336:	e7da      	b.n	800b2ee <_free_r+0x26>
 800b338:	d902      	bls.n	800b340 <_free_r+0x78>
 800b33a:	230c      	movs	r3, #12
 800b33c:	6003      	str	r3, [r0, #0]
 800b33e:	e7d6      	b.n	800b2ee <_free_r+0x26>
 800b340:	6825      	ldr	r5, [r4, #0]
 800b342:	1961      	adds	r1, r4, r5
 800b344:	428b      	cmp	r3, r1
 800b346:	bf04      	itt	eq
 800b348:	6819      	ldreq	r1, [r3, #0]
 800b34a:	685b      	ldreq	r3, [r3, #4]
 800b34c:	6063      	str	r3, [r4, #4]
 800b34e:	bf04      	itt	eq
 800b350:	1949      	addeq	r1, r1, r5
 800b352:	6021      	streq	r1, [r4, #0]
 800b354:	6054      	str	r4, [r2, #4]
 800b356:	e7ca      	b.n	800b2ee <_free_r+0x26>
 800b358:	b003      	add	sp, #12
 800b35a:	bd30      	pop	{r4, r5, pc}
 800b35c:	24004d04 	.word	0x24004d04

0800b360 <__ssputs_r>:
 800b360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b364:	688e      	ldr	r6, [r1, #8]
 800b366:	429e      	cmp	r6, r3
 800b368:	4682      	mov	sl, r0
 800b36a:	460c      	mov	r4, r1
 800b36c:	4690      	mov	r8, r2
 800b36e:	461f      	mov	r7, r3
 800b370:	d838      	bhi.n	800b3e4 <__ssputs_r+0x84>
 800b372:	898a      	ldrh	r2, [r1, #12]
 800b374:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b378:	d032      	beq.n	800b3e0 <__ssputs_r+0x80>
 800b37a:	6825      	ldr	r5, [r4, #0]
 800b37c:	6909      	ldr	r1, [r1, #16]
 800b37e:	eba5 0901 	sub.w	r9, r5, r1
 800b382:	6965      	ldr	r5, [r4, #20]
 800b384:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b388:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b38c:	3301      	adds	r3, #1
 800b38e:	444b      	add	r3, r9
 800b390:	106d      	asrs	r5, r5, #1
 800b392:	429d      	cmp	r5, r3
 800b394:	bf38      	it	cc
 800b396:	461d      	movcc	r5, r3
 800b398:	0553      	lsls	r3, r2, #21
 800b39a:	d531      	bpl.n	800b400 <__ssputs_r+0xa0>
 800b39c:	4629      	mov	r1, r5
 800b39e:	f7ff fe79 	bl	800b094 <_malloc_r>
 800b3a2:	4606      	mov	r6, r0
 800b3a4:	b950      	cbnz	r0, 800b3bc <__ssputs_r+0x5c>
 800b3a6:	230c      	movs	r3, #12
 800b3a8:	f8ca 3000 	str.w	r3, [sl]
 800b3ac:	89a3      	ldrh	r3, [r4, #12]
 800b3ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3b2:	81a3      	strh	r3, [r4, #12]
 800b3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3bc:	6921      	ldr	r1, [r4, #16]
 800b3be:	464a      	mov	r2, r9
 800b3c0:	f7ff fe32 	bl	800b028 <memcpy>
 800b3c4:	89a3      	ldrh	r3, [r4, #12]
 800b3c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3ce:	81a3      	strh	r3, [r4, #12]
 800b3d0:	6126      	str	r6, [r4, #16]
 800b3d2:	6165      	str	r5, [r4, #20]
 800b3d4:	444e      	add	r6, r9
 800b3d6:	eba5 0509 	sub.w	r5, r5, r9
 800b3da:	6026      	str	r6, [r4, #0]
 800b3dc:	60a5      	str	r5, [r4, #8]
 800b3de:	463e      	mov	r6, r7
 800b3e0:	42be      	cmp	r6, r7
 800b3e2:	d900      	bls.n	800b3e6 <__ssputs_r+0x86>
 800b3e4:	463e      	mov	r6, r7
 800b3e6:	6820      	ldr	r0, [r4, #0]
 800b3e8:	4632      	mov	r2, r6
 800b3ea:	4641      	mov	r1, r8
 800b3ec:	f000 faa8 	bl	800b940 <memmove>
 800b3f0:	68a3      	ldr	r3, [r4, #8]
 800b3f2:	1b9b      	subs	r3, r3, r6
 800b3f4:	60a3      	str	r3, [r4, #8]
 800b3f6:	6823      	ldr	r3, [r4, #0]
 800b3f8:	4433      	add	r3, r6
 800b3fa:	6023      	str	r3, [r4, #0]
 800b3fc:	2000      	movs	r0, #0
 800b3fe:	e7db      	b.n	800b3b8 <__ssputs_r+0x58>
 800b400:	462a      	mov	r2, r5
 800b402:	f000 fab7 	bl	800b974 <_realloc_r>
 800b406:	4606      	mov	r6, r0
 800b408:	2800      	cmp	r0, #0
 800b40a:	d1e1      	bne.n	800b3d0 <__ssputs_r+0x70>
 800b40c:	6921      	ldr	r1, [r4, #16]
 800b40e:	4650      	mov	r0, sl
 800b410:	f7ff ff5a 	bl	800b2c8 <_free_r>
 800b414:	e7c7      	b.n	800b3a6 <__ssputs_r+0x46>
	...

0800b418 <_svfiprintf_r>:
 800b418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b41c:	4698      	mov	r8, r3
 800b41e:	898b      	ldrh	r3, [r1, #12]
 800b420:	061b      	lsls	r3, r3, #24
 800b422:	b09d      	sub	sp, #116	; 0x74
 800b424:	4607      	mov	r7, r0
 800b426:	460d      	mov	r5, r1
 800b428:	4614      	mov	r4, r2
 800b42a:	d50e      	bpl.n	800b44a <_svfiprintf_r+0x32>
 800b42c:	690b      	ldr	r3, [r1, #16]
 800b42e:	b963      	cbnz	r3, 800b44a <_svfiprintf_r+0x32>
 800b430:	2140      	movs	r1, #64	; 0x40
 800b432:	f7ff fe2f 	bl	800b094 <_malloc_r>
 800b436:	6028      	str	r0, [r5, #0]
 800b438:	6128      	str	r0, [r5, #16]
 800b43a:	b920      	cbnz	r0, 800b446 <_svfiprintf_r+0x2e>
 800b43c:	230c      	movs	r3, #12
 800b43e:	603b      	str	r3, [r7, #0]
 800b440:	f04f 30ff 	mov.w	r0, #4294967295
 800b444:	e0d1      	b.n	800b5ea <_svfiprintf_r+0x1d2>
 800b446:	2340      	movs	r3, #64	; 0x40
 800b448:	616b      	str	r3, [r5, #20]
 800b44a:	2300      	movs	r3, #0
 800b44c:	9309      	str	r3, [sp, #36]	; 0x24
 800b44e:	2320      	movs	r3, #32
 800b450:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b454:	f8cd 800c 	str.w	r8, [sp, #12]
 800b458:	2330      	movs	r3, #48	; 0x30
 800b45a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b604 <_svfiprintf_r+0x1ec>
 800b45e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b462:	f04f 0901 	mov.w	r9, #1
 800b466:	4623      	mov	r3, r4
 800b468:	469a      	mov	sl, r3
 800b46a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b46e:	b10a      	cbz	r2, 800b474 <_svfiprintf_r+0x5c>
 800b470:	2a25      	cmp	r2, #37	; 0x25
 800b472:	d1f9      	bne.n	800b468 <_svfiprintf_r+0x50>
 800b474:	ebba 0b04 	subs.w	fp, sl, r4
 800b478:	d00b      	beq.n	800b492 <_svfiprintf_r+0x7a>
 800b47a:	465b      	mov	r3, fp
 800b47c:	4622      	mov	r2, r4
 800b47e:	4629      	mov	r1, r5
 800b480:	4638      	mov	r0, r7
 800b482:	f7ff ff6d 	bl	800b360 <__ssputs_r>
 800b486:	3001      	adds	r0, #1
 800b488:	f000 80aa 	beq.w	800b5e0 <_svfiprintf_r+0x1c8>
 800b48c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b48e:	445a      	add	r2, fp
 800b490:	9209      	str	r2, [sp, #36]	; 0x24
 800b492:	f89a 3000 	ldrb.w	r3, [sl]
 800b496:	2b00      	cmp	r3, #0
 800b498:	f000 80a2 	beq.w	800b5e0 <_svfiprintf_r+0x1c8>
 800b49c:	2300      	movs	r3, #0
 800b49e:	f04f 32ff 	mov.w	r2, #4294967295
 800b4a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4a6:	f10a 0a01 	add.w	sl, sl, #1
 800b4aa:	9304      	str	r3, [sp, #16]
 800b4ac:	9307      	str	r3, [sp, #28]
 800b4ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4b2:	931a      	str	r3, [sp, #104]	; 0x68
 800b4b4:	4654      	mov	r4, sl
 800b4b6:	2205      	movs	r2, #5
 800b4b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4bc:	4851      	ldr	r0, [pc, #324]	; (800b604 <_svfiprintf_r+0x1ec>)
 800b4be:	f7f4 ff17 	bl	80002f0 <memchr>
 800b4c2:	9a04      	ldr	r2, [sp, #16]
 800b4c4:	b9d8      	cbnz	r0, 800b4fe <_svfiprintf_r+0xe6>
 800b4c6:	06d0      	lsls	r0, r2, #27
 800b4c8:	bf44      	itt	mi
 800b4ca:	2320      	movmi	r3, #32
 800b4cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4d0:	0711      	lsls	r1, r2, #28
 800b4d2:	bf44      	itt	mi
 800b4d4:	232b      	movmi	r3, #43	; 0x2b
 800b4d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4da:	f89a 3000 	ldrb.w	r3, [sl]
 800b4de:	2b2a      	cmp	r3, #42	; 0x2a
 800b4e0:	d015      	beq.n	800b50e <_svfiprintf_r+0xf6>
 800b4e2:	9a07      	ldr	r2, [sp, #28]
 800b4e4:	4654      	mov	r4, sl
 800b4e6:	2000      	movs	r0, #0
 800b4e8:	f04f 0c0a 	mov.w	ip, #10
 800b4ec:	4621      	mov	r1, r4
 800b4ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4f2:	3b30      	subs	r3, #48	; 0x30
 800b4f4:	2b09      	cmp	r3, #9
 800b4f6:	d94e      	bls.n	800b596 <_svfiprintf_r+0x17e>
 800b4f8:	b1b0      	cbz	r0, 800b528 <_svfiprintf_r+0x110>
 800b4fa:	9207      	str	r2, [sp, #28]
 800b4fc:	e014      	b.n	800b528 <_svfiprintf_r+0x110>
 800b4fe:	eba0 0308 	sub.w	r3, r0, r8
 800b502:	fa09 f303 	lsl.w	r3, r9, r3
 800b506:	4313      	orrs	r3, r2
 800b508:	9304      	str	r3, [sp, #16]
 800b50a:	46a2      	mov	sl, r4
 800b50c:	e7d2      	b.n	800b4b4 <_svfiprintf_r+0x9c>
 800b50e:	9b03      	ldr	r3, [sp, #12]
 800b510:	1d19      	adds	r1, r3, #4
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	9103      	str	r1, [sp, #12]
 800b516:	2b00      	cmp	r3, #0
 800b518:	bfbb      	ittet	lt
 800b51a:	425b      	neglt	r3, r3
 800b51c:	f042 0202 	orrlt.w	r2, r2, #2
 800b520:	9307      	strge	r3, [sp, #28]
 800b522:	9307      	strlt	r3, [sp, #28]
 800b524:	bfb8      	it	lt
 800b526:	9204      	strlt	r2, [sp, #16]
 800b528:	7823      	ldrb	r3, [r4, #0]
 800b52a:	2b2e      	cmp	r3, #46	; 0x2e
 800b52c:	d10c      	bne.n	800b548 <_svfiprintf_r+0x130>
 800b52e:	7863      	ldrb	r3, [r4, #1]
 800b530:	2b2a      	cmp	r3, #42	; 0x2a
 800b532:	d135      	bne.n	800b5a0 <_svfiprintf_r+0x188>
 800b534:	9b03      	ldr	r3, [sp, #12]
 800b536:	1d1a      	adds	r2, r3, #4
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	9203      	str	r2, [sp, #12]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	bfb8      	it	lt
 800b540:	f04f 33ff 	movlt.w	r3, #4294967295
 800b544:	3402      	adds	r4, #2
 800b546:	9305      	str	r3, [sp, #20]
 800b548:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b614 <_svfiprintf_r+0x1fc>
 800b54c:	7821      	ldrb	r1, [r4, #0]
 800b54e:	2203      	movs	r2, #3
 800b550:	4650      	mov	r0, sl
 800b552:	f7f4 fecd 	bl	80002f0 <memchr>
 800b556:	b140      	cbz	r0, 800b56a <_svfiprintf_r+0x152>
 800b558:	2340      	movs	r3, #64	; 0x40
 800b55a:	eba0 000a 	sub.w	r0, r0, sl
 800b55e:	fa03 f000 	lsl.w	r0, r3, r0
 800b562:	9b04      	ldr	r3, [sp, #16]
 800b564:	4303      	orrs	r3, r0
 800b566:	3401      	adds	r4, #1
 800b568:	9304      	str	r3, [sp, #16]
 800b56a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b56e:	4826      	ldr	r0, [pc, #152]	; (800b608 <_svfiprintf_r+0x1f0>)
 800b570:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b574:	2206      	movs	r2, #6
 800b576:	f7f4 febb 	bl	80002f0 <memchr>
 800b57a:	2800      	cmp	r0, #0
 800b57c:	d038      	beq.n	800b5f0 <_svfiprintf_r+0x1d8>
 800b57e:	4b23      	ldr	r3, [pc, #140]	; (800b60c <_svfiprintf_r+0x1f4>)
 800b580:	bb1b      	cbnz	r3, 800b5ca <_svfiprintf_r+0x1b2>
 800b582:	9b03      	ldr	r3, [sp, #12]
 800b584:	3307      	adds	r3, #7
 800b586:	f023 0307 	bic.w	r3, r3, #7
 800b58a:	3308      	adds	r3, #8
 800b58c:	9303      	str	r3, [sp, #12]
 800b58e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b590:	4433      	add	r3, r6
 800b592:	9309      	str	r3, [sp, #36]	; 0x24
 800b594:	e767      	b.n	800b466 <_svfiprintf_r+0x4e>
 800b596:	fb0c 3202 	mla	r2, ip, r2, r3
 800b59a:	460c      	mov	r4, r1
 800b59c:	2001      	movs	r0, #1
 800b59e:	e7a5      	b.n	800b4ec <_svfiprintf_r+0xd4>
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	3401      	adds	r4, #1
 800b5a4:	9305      	str	r3, [sp, #20]
 800b5a6:	4619      	mov	r1, r3
 800b5a8:	f04f 0c0a 	mov.w	ip, #10
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5b2:	3a30      	subs	r2, #48	; 0x30
 800b5b4:	2a09      	cmp	r2, #9
 800b5b6:	d903      	bls.n	800b5c0 <_svfiprintf_r+0x1a8>
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d0c5      	beq.n	800b548 <_svfiprintf_r+0x130>
 800b5bc:	9105      	str	r1, [sp, #20]
 800b5be:	e7c3      	b.n	800b548 <_svfiprintf_r+0x130>
 800b5c0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5c4:	4604      	mov	r4, r0
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	e7f0      	b.n	800b5ac <_svfiprintf_r+0x194>
 800b5ca:	ab03      	add	r3, sp, #12
 800b5cc:	9300      	str	r3, [sp, #0]
 800b5ce:	462a      	mov	r2, r5
 800b5d0:	4b0f      	ldr	r3, [pc, #60]	; (800b610 <_svfiprintf_r+0x1f8>)
 800b5d2:	a904      	add	r1, sp, #16
 800b5d4:	4638      	mov	r0, r7
 800b5d6:	f3af 8000 	nop.w
 800b5da:	1c42      	adds	r2, r0, #1
 800b5dc:	4606      	mov	r6, r0
 800b5de:	d1d6      	bne.n	800b58e <_svfiprintf_r+0x176>
 800b5e0:	89ab      	ldrh	r3, [r5, #12]
 800b5e2:	065b      	lsls	r3, r3, #25
 800b5e4:	f53f af2c 	bmi.w	800b440 <_svfiprintf_r+0x28>
 800b5e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b5ea:	b01d      	add	sp, #116	; 0x74
 800b5ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5f0:	ab03      	add	r3, sp, #12
 800b5f2:	9300      	str	r3, [sp, #0]
 800b5f4:	462a      	mov	r2, r5
 800b5f6:	4b06      	ldr	r3, [pc, #24]	; (800b610 <_svfiprintf_r+0x1f8>)
 800b5f8:	a904      	add	r1, sp, #16
 800b5fa:	4638      	mov	r0, r7
 800b5fc:	f000 f87a 	bl	800b6f4 <_printf_i>
 800b600:	e7eb      	b.n	800b5da <_svfiprintf_r+0x1c2>
 800b602:	bf00      	nop
 800b604:	0800bbb8 	.word	0x0800bbb8
 800b608:	0800bbc2 	.word	0x0800bbc2
 800b60c:	00000000 	.word	0x00000000
 800b610:	0800b361 	.word	0x0800b361
 800b614:	0800bbbe 	.word	0x0800bbbe

0800b618 <_printf_common>:
 800b618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b61c:	4616      	mov	r6, r2
 800b61e:	4699      	mov	r9, r3
 800b620:	688a      	ldr	r2, [r1, #8]
 800b622:	690b      	ldr	r3, [r1, #16]
 800b624:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b628:	4293      	cmp	r3, r2
 800b62a:	bfb8      	it	lt
 800b62c:	4613      	movlt	r3, r2
 800b62e:	6033      	str	r3, [r6, #0]
 800b630:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b634:	4607      	mov	r7, r0
 800b636:	460c      	mov	r4, r1
 800b638:	b10a      	cbz	r2, 800b63e <_printf_common+0x26>
 800b63a:	3301      	adds	r3, #1
 800b63c:	6033      	str	r3, [r6, #0]
 800b63e:	6823      	ldr	r3, [r4, #0]
 800b640:	0699      	lsls	r1, r3, #26
 800b642:	bf42      	ittt	mi
 800b644:	6833      	ldrmi	r3, [r6, #0]
 800b646:	3302      	addmi	r3, #2
 800b648:	6033      	strmi	r3, [r6, #0]
 800b64a:	6825      	ldr	r5, [r4, #0]
 800b64c:	f015 0506 	ands.w	r5, r5, #6
 800b650:	d106      	bne.n	800b660 <_printf_common+0x48>
 800b652:	f104 0a19 	add.w	sl, r4, #25
 800b656:	68e3      	ldr	r3, [r4, #12]
 800b658:	6832      	ldr	r2, [r6, #0]
 800b65a:	1a9b      	subs	r3, r3, r2
 800b65c:	42ab      	cmp	r3, r5
 800b65e:	dc26      	bgt.n	800b6ae <_printf_common+0x96>
 800b660:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b664:	1e13      	subs	r3, r2, #0
 800b666:	6822      	ldr	r2, [r4, #0]
 800b668:	bf18      	it	ne
 800b66a:	2301      	movne	r3, #1
 800b66c:	0692      	lsls	r2, r2, #26
 800b66e:	d42b      	bmi.n	800b6c8 <_printf_common+0xb0>
 800b670:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b674:	4649      	mov	r1, r9
 800b676:	4638      	mov	r0, r7
 800b678:	47c0      	blx	r8
 800b67a:	3001      	adds	r0, #1
 800b67c:	d01e      	beq.n	800b6bc <_printf_common+0xa4>
 800b67e:	6823      	ldr	r3, [r4, #0]
 800b680:	68e5      	ldr	r5, [r4, #12]
 800b682:	6832      	ldr	r2, [r6, #0]
 800b684:	f003 0306 	and.w	r3, r3, #6
 800b688:	2b04      	cmp	r3, #4
 800b68a:	bf08      	it	eq
 800b68c:	1aad      	subeq	r5, r5, r2
 800b68e:	68a3      	ldr	r3, [r4, #8]
 800b690:	6922      	ldr	r2, [r4, #16]
 800b692:	bf0c      	ite	eq
 800b694:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b698:	2500      	movne	r5, #0
 800b69a:	4293      	cmp	r3, r2
 800b69c:	bfc4      	itt	gt
 800b69e:	1a9b      	subgt	r3, r3, r2
 800b6a0:	18ed      	addgt	r5, r5, r3
 800b6a2:	2600      	movs	r6, #0
 800b6a4:	341a      	adds	r4, #26
 800b6a6:	42b5      	cmp	r5, r6
 800b6a8:	d11a      	bne.n	800b6e0 <_printf_common+0xc8>
 800b6aa:	2000      	movs	r0, #0
 800b6ac:	e008      	b.n	800b6c0 <_printf_common+0xa8>
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	4652      	mov	r2, sl
 800b6b2:	4649      	mov	r1, r9
 800b6b4:	4638      	mov	r0, r7
 800b6b6:	47c0      	blx	r8
 800b6b8:	3001      	adds	r0, #1
 800b6ba:	d103      	bne.n	800b6c4 <_printf_common+0xac>
 800b6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b6c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6c4:	3501      	adds	r5, #1
 800b6c6:	e7c6      	b.n	800b656 <_printf_common+0x3e>
 800b6c8:	18e1      	adds	r1, r4, r3
 800b6ca:	1c5a      	adds	r2, r3, #1
 800b6cc:	2030      	movs	r0, #48	; 0x30
 800b6ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b6d2:	4422      	add	r2, r4
 800b6d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b6d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b6dc:	3302      	adds	r3, #2
 800b6de:	e7c7      	b.n	800b670 <_printf_common+0x58>
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	4622      	mov	r2, r4
 800b6e4:	4649      	mov	r1, r9
 800b6e6:	4638      	mov	r0, r7
 800b6e8:	47c0      	blx	r8
 800b6ea:	3001      	adds	r0, #1
 800b6ec:	d0e6      	beq.n	800b6bc <_printf_common+0xa4>
 800b6ee:	3601      	adds	r6, #1
 800b6f0:	e7d9      	b.n	800b6a6 <_printf_common+0x8e>
	...

0800b6f4 <_printf_i>:
 800b6f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b6f8:	7e0f      	ldrb	r7, [r1, #24]
 800b6fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b6fc:	2f78      	cmp	r7, #120	; 0x78
 800b6fe:	4691      	mov	r9, r2
 800b700:	4680      	mov	r8, r0
 800b702:	460c      	mov	r4, r1
 800b704:	469a      	mov	sl, r3
 800b706:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b70a:	d807      	bhi.n	800b71c <_printf_i+0x28>
 800b70c:	2f62      	cmp	r7, #98	; 0x62
 800b70e:	d80a      	bhi.n	800b726 <_printf_i+0x32>
 800b710:	2f00      	cmp	r7, #0
 800b712:	f000 80d8 	beq.w	800b8c6 <_printf_i+0x1d2>
 800b716:	2f58      	cmp	r7, #88	; 0x58
 800b718:	f000 80a3 	beq.w	800b862 <_printf_i+0x16e>
 800b71c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b720:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b724:	e03a      	b.n	800b79c <_printf_i+0xa8>
 800b726:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b72a:	2b15      	cmp	r3, #21
 800b72c:	d8f6      	bhi.n	800b71c <_printf_i+0x28>
 800b72e:	a101      	add	r1, pc, #4	; (adr r1, 800b734 <_printf_i+0x40>)
 800b730:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b734:	0800b78d 	.word	0x0800b78d
 800b738:	0800b7a1 	.word	0x0800b7a1
 800b73c:	0800b71d 	.word	0x0800b71d
 800b740:	0800b71d 	.word	0x0800b71d
 800b744:	0800b71d 	.word	0x0800b71d
 800b748:	0800b71d 	.word	0x0800b71d
 800b74c:	0800b7a1 	.word	0x0800b7a1
 800b750:	0800b71d 	.word	0x0800b71d
 800b754:	0800b71d 	.word	0x0800b71d
 800b758:	0800b71d 	.word	0x0800b71d
 800b75c:	0800b71d 	.word	0x0800b71d
 800b760:	0800b8ad 	.word	0x0800b8ad
 800b764:	0800b7d1 	.word	0x0800b7d1
 800b768:	0800b88f 	.word	0x0800b88f
 800b76c:	0800b71d 	.word	0x0800b71d
 800b770:	0800b71d 	.word	0x0800b71d
 800b774:	0800b8cf 	.word	0x0800b8cf
 800b778:	0800b71d 	.word	0x0800b71d
 800b77c:	0800b7d1 	.word	0x0800b7d1
 800b780:	0800b71d 	.word	0x0800b71d
 800b784:	0800b71d 	.word	0x0800b71d
 800b788:	0800b897 	.word	0x0800b897
 800b78c:	682b      	ldr	r3, [r5, #0]
 800b78e:	1d1a      	adds	r2, r3, #4
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	602a      	str	r2, [r5, #0]
 800b794:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b798:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b79c:	2301      	movs	r3, #1
 800b79e:	e0a3      	b.n	800b8e8 <_printf_i+0x1f4>
 800b7a0:	6820      	ldr	r0, [r4, #0]
 800b7a2:	6829      	ldr	r1, [r5, #0]
 800b7a4:	0606      	lsls	r6, r0, #24
 800b7a6:	f101 0304 	add.w	r3, r1, #4
 800b7aa:	d50a      	bpl.n	800b7c2 <_printf_i+0xce>
 800b7ac:	680e      	ldr	r6, [r1, #0]
 800b7ae:	602b      	str	r3, [r5, #0]
 800b7b0:	2e00      	cmp	r6, #0
 800b7b2:	da03      	bge.n	800b7bc <_printf_i+0xc8>
 800b7b4:	232d      	movs	r3, #45	; 0x2d
 800b7b6:	4276      	negs	r6, r6
 800b7b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7bc:	485e      	ldr	r0, [pc, #376]	; (800b938 <_printf_i+0x244>)
 800b7be:	230a      	movs	r3, #10
 800b7c0:	e019      	b.n	800b7f6 <_printf_i+0x102>
 800b7c2:	680e      	ldr	r6, [r1, #0]
 800b7c4:	602b      	str	r3, [r5, #0]
 800b7c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b7ca:	bf18      	it	ne
 800b7cc:	b236      	sxthne	r6, r6
 800b7ce:	e7ef      	b.n	800b7b0 <_printf_i+0xbc>
 800b7d0:	682b      	ldr	r3, [r5, #0]
 800b7d2:	6820      	ldr	r0, [r4, #0]
 800b7d4:	1d19      	adds	r1, r3, #4
 800b7d6:	6029      	str	r1, [r5, #0]
 800b7d8:	0601      	lsls	r1, r0, #24
 800b7da:	d501      	bpl.n	800b7e0 <_printf_i+0xec>
 800b7dc:	681e      	ldr	r6, [r3, #0]
 800b7de:	e002      	b.n	800b7e6 <_printf_i+0xf2>
 800b7e0:	0646      	lsls	r6, r0, #25
 800b7e2:	d5fb      	bpl.n	800b7dc <_printf_i+0xe8>
 800b7e4:	881e      	ldrh	r6, [r3, #0]
 800b7e6:	4854      	ldr	r0, [pc, #336]	; (800b938 <_printf_i+0x244>)
 800b7e8:	2f6f      	cmp	r7, #111	; 0x6f
 800b7ea:	bf0c      	ite	eq
 800b7ec:	2308      	moveq	r3, #8
 800b7ee:	230a      	movne	r3, #10
 800b7f0:	2100      	movs	r1, #0
 800b7f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b7f6:	6865      	ldr	r5, [r4, #4]
 800b7f8:	60a5      	str	r5, [r4, #8]
 800b7fa:	2d00      	cmp	r5, #0
 800b7fc:	bfa2      	ittt	ge
 800b7fe:	6821      	ldrge	r1, [r4, #0]
 800b800:	f021 0104 	bicge.w	r1, r1, #4
 800b804:	6021      	strge	r1, [r4, #0]
 800b806:	b90e      	cbnz	r6, 800b80c <_printf_i+0x118>
 800b808:	2d00      	cmp	r5, #0
 800b80a:	d04d      	beq.n	800b8a8 <_printf_i+0x1b4>
 800b80c:	4615      	mov	r5, r2
 800b80e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b812:	fb03 6711 	mls	r7, r3, r1, r6
 800b816:	5dc7      	ldrb	r7, [r0, r7]
 800b818:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b81c:	4637      	mov	r7, r6
 800b81e:	42bb      	cmp	r3, r7
 800b820:	460e      	mov	r6, r1
 800b822:	d9f4      	bls.n	800b80e <_printf_i+0x11a>
 800b824:	2b08      	cmp	r3, #8
 800b826:	d10b      	bne.n	800b840 <_printf_i+0x14c>
 800b828:	6823      	ldr	r3, [r4, #0]
 800b82a:	07de      	lsls	r6, r3, #31
 800b82c:	d508      	bpl.n	800b840 <_printf_i+0x14c>
 800b82e:	6923      	ldr	r3, [r4, #16]
 800b830:	6861      	ldr	r1, [r4, #4]
 800b832:	4299      	cmp	r1, r3
 800b834:	bfde      	ittt	le
 800b836:	2330      	movle	r3, #48	; 0x30
 800b838:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b83c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b840:	1b52      	subs	r2, r2, r5
 800b842:	6122      	str	r2, [r4, #16]
 800b844:	f8cd a000 	str.w	sl, [sp]
 800b848:	464b      	mov	r3, r9
 800b84a:	aa03      	add	r2, sp, #12
 800b84c:	4621      	mov	r1, r4
 800b84e:	4640      	mov	r0, r8
 800b850:	f7ff fee2 	bl	800b618 <_printf_common>
 800b854:	3001      	adds	r0, #1
 800b856:	d14c      	bne.n	800b8f2 <_printf_i+0x1fe>
 800b858:	f04f 30ff 	mov.w	r0, #4294967295
 800b85c:	b004      	add	sp, #16
 800b85e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b862:	4835      	ldr	r0, [pc, #212]	; (800b938 <_printf_i+0x244>)
 800b864:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b868:	6829      	ldr	r1, [r5, #0]
 800b86a:	6823      	ldr	r3, [r4, #0]
 800b86c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b870:	6029      	str	r1, [r5, #0]
 800b872:	061d      	lsls	r5, r3, #24
 800b874:	d514      	bpl.n	800b8a0 <_printf_i+0x1ac>
 800b876:	07df      	lsls	r7, r3, #31
 800b878:	bf44      	itt	mi
 800b87a:	f043 0320 	orrmi.w	r3, r3, #32
 800b87e:	6023      	strmi	r3, [r4, #0]
 800b880:	b91e      	cbnz	r6, 800b88a <_printf_i+0x196>
 800b882:	6823      	ldr	r3, [r4, #0]
 800b884:	f023 0320 	bic.w	r3, r3, #32
 800b888:	6023      	str	r3, [r4, #0]
 800b88a:	2310      	movs	r3, #16
 800b88c:	e7b0      	b.n	800b7f0 <_printf_i+0xfc>
 800b88e:	6823      	ldr	r3, [r4, #0]
 800b890:	f043 0320 	orr.w	r3, r3, #32
 800b894:	6023      	str	r3, [r4, #0]
 800b896:	2378      	movs	r3, #120	; 0x78
 800b898:	4828      	ldr	r0, [pc, #160]	; (800b93c <_printf_i+0x248>)
 800b89a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b89e:	e7e3      	b.n	800b868 <_printf_i+0x174>
 800b8a0:	0659      	lsls	r1, r3, #25
 800b8a2:	bf48      	it	mi
 800b8a4:	b2b6      	uxthmi	r6, r6
 800b8a6:	e7e6      	b.n	800b876 <_printf_i+0x182>
 800b8a8:	4615      	mov	r5, r2
 800b8aa:	e7bb      	b.n	800b824 <_printf_i+0x130>
 800b8ac:	682b      	ldr	r3, [r5, #0]
 800b8ae:	6826      	ldr	r6, [r4, #0]
 800b8b0:	6961      	ldr	r1, [r4, #20]
 800b8b2:	1d18      	adds	r0, r3, #4
 800b8b4:	6028      	str	r0, [r5, #0]
 800b8b6:	0635      	lsls	r5, r6, #24
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	d501      	bpl.n	800b8c0 <_printf_i+0x1cc>
 800b8bc:	6019      	str	r1, [r3, #0]
 800b8be:	e002      	b.n	800b8c6 <_printf_i+0x1d2>
 800b8c0:	0670      	lsls	r0, r6, #25
 800b8c2:	d5fb      	bpl.n	800b8bc <_printf_i+0x1c8>
 800b8c4:	8019      	strh	r1, [r3, #0]
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	6123      	str	r3, [r4, #16]
 800b8ca:	4615      	mov	r5, r2
 800b8cc:	e7ba      	b.n	800b844 <_printf_i+0x150>
 800b8ce:	682b      	ldr	r3, [r5, #0]
 800b8d0:	1d1a      	adds	r2, r3, #4
 800b8d2:	602a      	str	r2, [r5, #0]
 800b8d4:	681d      	ldr	r5, [r3, #0]
 800b8d6:	6862      	ldr	r2, [r4, #4]
 800b8d8:	2100      	movs	r1, #0
 800b8da:	4628      	mov	r0, r5
 800b8dc:	f7f4 fd08 	bl	80002f0 <memchr>
 800b8e0:	b108      	cbz	r0, 800b8e6 <_printf_i+0x1f2>
 800b8e2:	1b40      	subs	r0, r0, r5
 800b8e4:	6060      	str	r0, [r4, #4]
 800b8e6:	6863      	ldr	r3, [r4, #4]
 800b8e8:	6123      	str	r3, [r4, #16]
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b8f0:	e7a8      	b.n	800b844 <_printf_i+0x150>
 800b8f2:	6923      	ldr	r3, [r4, #16]
 800b8f4:	462a      	mov	r2, r5
 800b8f6:	4649      	mov	r1, r9
 800b8f8:	4640      	mov	r0, r8
 800b8fa:	47d0      	blx	sl
 800b8fc:	3001      	adds	r0, #1
 800b8fe:	d0ab      	beq.n	800b858 <_printf_i+0x164>
 800b900:	6823      	ldr	r3, [r4, #0]
 800b902:	079b      	lsls	r3, r3, #30
 800b904:	d413      	bmi.n	800b92e <_printf_i+0x23a>
 800b906:	68e0      	ldr	r0, [r4, #12]
 800b908:	9b03      	ldr	r3, [sp, #12]
 800b90a:	4298      	cmp	r0, r3
 800b90c:	bfb8      	it	lt
 800b90e:	4618      	movlt	r0, r3
 800b910:	e7a4      	b.n	800b85c <_printf_i+0x168>
 800b912:	2301      	movs	r3, #1
 800b914:	4632      	mov	r2, r6
 800b916:	4649      	mov	r1, r9
 800b918:	4640      	mov	r0, r8
 800b91a:	47d0      	blx	sl
 800b91c:	3001      	adds	r0, #1
 800b91e:	d09b      	beq.n	800b858 <_printf_i+0x164>
 800b920:	3501      	adds	r5, #1
 800b922:	68e3      	ldr	r3, [r4, #12]
 800b924:	9903      	ldr	r1, [sp, #12]
 800b926:	1a5b      	subs	r3, r3, r1
 800b928:	42ab      	cmp	r3, r5
 800b92a:	dcf2      	bgt.n	800b912 <_printf_i+0x21e>
 800b92c:	e7eb      	b.n	800b906 <_printf_i+0x212>
 800b92e:	2500      	movs	r5, #0
 800b930:	f104 0619 	add.w	r6, r4, #25
 800b934:	e7f5      	b.n	800b922 <_printf_i+0x22e>
 800b936:	bf00      	nop
 800b938:	0800bbc9 	.word	0x0800bbc9
 800b93c:	0800bbda 	.word	0x0800bbda

0800b940 <memmove>:
 800b940:	4288      	cmp	r0, r1
 800b942:	b510      	push	{r4, lr}
 800b944:	eb01 0402 	add.w	r4, r1, r2
 800b948:	d902      	bls.n	800b950 <memmove+0x10>
 800b94a:	4284      	cmp	r4, r0
 800b94c:	4623      	mov	r3, r4
 800b94e:	d807      	bhi.n	800b960 <memmove+0x20>
 800b950:	1e43      	subs	r3, r0, #1
 800b952:	42a1      	cmp	r1, r4
 800b954:	d008      	beq.n	800b968 <memmove+0x28>
 800b956:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b95a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b95e:	e7f8      	b.n	800b952 <memmove+0x12>
 800b960:	4402      	add	r2, r0
 800b962:	4601      	mov	r1, r0
 800b964:	428a      	cmp	r2, r1
 800b966:	d100      	bne.n	800b96a <memmove+0x2a>
 800b968:	bd10      	pop	{r4, pc}
 800b96a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b96e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b972:	e7f7      	b.n	800b964 <memmove+0x24>

0800b974 <_realloc_r>:
 800b974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b978:	4680      	mov	r8, r0
 800b97a:	4614      	mov	r4, r2
 800b97c:	460e      	mov	r6, r1
 800b97e:	b921      	cbnz	r1, 800b98a <_realloc_r+0x16>
 800b980:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b984:	4611      	mov	r1, r2
 800b986:	f7ff bb85 	b.w	800b094 <_malloc_r>
 800b98a:	b92a      	cbnz	r2, 800b998 <_realloc_r+0x24>
 800b98c:	f7ff fc9c 	bl	800b2c8 <_free_r>
 800b990:	4625      	mov	r5, r4
 800b992:	4628      	mov	r0, r5
 800b994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b998:	f000 f81b 	bl	800b9d2 <_malloc_usable_size_r>
 800b99c:	4284      	cmp	r4, r0
 800b99e:	4607      	mov	r7, r0
 800b9a0:	d802      	bhi.n	800b9a8 <_realloc_r+0x34>
 800b9a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b9a6:	d812      	bhi.n	800b9ce <_realloc_r+0x5a>
 800b9a8:	4621      	mov	r1, r4
 800b9aa:	4640      	mov	r0, r8
 800b9ac:	f7ff fb72 	bl	800b094 <_malloc_r>
 800b9b0:	4605      	mov	r5, r0
 800b9b2:	2800      	cmp	r0, #0
 800b9b4:	d0ed      	beq.n	800b992 <_realloc_r+0x1e>
 800b9b6:	42bc      	cmp	r4, r7
 800b9b8:	4622      	mov	r2, r4
 800b9ba:	4631      	mov	r1, r6
 800b9bc:	bf28      	it	cs
 800b9be:	463a      	movcs	r2, r7
 800b9c0:	f7ff fb32 	bl	800b028 <memcpy>
 800b9c4:	4631      	mov	r1, r6
 800b9c6:	4640      	mov	r0, r8
 800b9c8:	f7ff fc7e 	bl	800b2c8 <_free_r>
 800b9cc:	e7e1      	b.n	800b992 <_realloc_r+0x1e>
 800b9ce:	4635      	mov	r5, r6
 800b9d0:	e7df      	b.n	800b992 <_realloc_r+0x1e>

0800b9d2 <_malloc_usable_size_r>:
 800b9d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9d6:	1f18      	subs	r0, r3, #4
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	bfbc      	itt	lt
 800b9dc:	580b      	ldrlt	r3, [r1, r0]
 800b9de:	18c0      	addlt	r0, r0, r3
 800b9e0:	4770      	bx	lr
	...

0800b9e4 <_init>:
 800b9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9e6:	bf00      	nop
 800b9e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9ea:	bc08      	pop	{r3}
 800b9ec:	469e      	mov	lr, r3
 800b9ee:	4770      	bx	lr

0800b9f0 <_fini>:
 800b9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9f2:	bf00      	nop
 800b9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9f6:	bc08      	pop	{r3}
 800b9f8:	469e      	mov	lr, r3
 800b9fa:	4770      	bx	lr
