

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Tue Apr 16 09:36:15 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.236|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4060|  4060|  4060|  4060|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  4058|  4058|         5|          2|          1|  2028|    yes   |
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    630|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        -|      -|     300|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     366|   1079|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U13  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_395_p2        |     *    |      0|  0|  17|           5|           5|
    |mul_ln36_fu_632_p2        |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_255_p2        |     +    |      0|  0|  13|          11|           1|
    |add_ln13_2_fu_401_p2      |     +    |      0|  0|  15|           9|           1|
    |add_ln16_fu_593_p2        |     +    |      0|  0|  15|           6|           1|
    |add_ln29_4_fu_535_p2      |     +    |      0|  0|  12|          13|          13|
    |add_ln29_5_fu_546_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln29_6_fu_577_p2      |     +    |      0|  0|  12|          13|          13|
    |add_ln29_fu_504_p2        |     +    |      0|  0|  14|          10|          10|
    |add_ln36_3_fu_762_p2      |     +    |      0|  0|  12|          11|          11|
    |add_ln36_fu_730_p2        |     +    |      0|  0|  15|           8|           8|
    |c_fu_455_p2               |     +    |      0|  0|  13|           1|           4|
    |f_fu_407_p2               |     +    |      0|  0|  12|           1|           3|
    |i_fu_385_p2               |     +    |      0|  0|  15|           5|           5|
    |mpr_fu_588_p2             |     +    |      0|  0|  10|           1|           2|
    |r_fu_321_p2               |     +    |      0|  0|  13|           1|           4|
    |sub_ln29_1_fu_571_p2      |     -    |      0|  0|  12|          13|          13|
    |sub_ln29_fu_529_p2        |     -    |      0|  0|  12|          13|          13|
    |sub_ln36_fu_756_p2        |     -    |      0|  0|  12|          11|          11|
    |and_ln13_fu_355_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_714_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_838_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_844_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_303_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln29_8_fu_315_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_708_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_249_p2       |   icmp   |      0|  0|  13|          11|           6|
    |icmp_ln13_fu_261_p2       |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln16_fu_309_p2       |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln20_2_fu_621_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_297_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_10_fu_696_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_11_fu_802_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_12_fu_808_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_13_fu_820_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_14_fu_826_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_678_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_9_fu_690_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_fu_672_p2       |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_2_fu_349_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln13_fu_424_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln16_2_fu_367_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln16_fu_361_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln27_2_fu_480_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln27_fu_243_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln29_4_fu_702_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_814_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_832_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_684_p2         |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0           |  select  |      0|  0|  32|           1|          32|
    |select_ln13_10_fu_607_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln13_6_fu_335_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln13_7_fu_436_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln13_8_fu_441_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln13_9_fu_448_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln13_fu_428_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln16_10_fu_599_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln16_6_fu_373_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln16_7_fu_469_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln16_8_fu_486_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln16_9_fu_497_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln16_fu_613_p3     |  select  |      0|  0|  32|           1|          24|
    |select_ln29_5_fu_267_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln29_6_fu_413_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln29_7_fu_283_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_720_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln13_fu_343_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_291_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 630|         345|         315|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_199_p4               |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_153_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten22_phi_fu_165_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten59_phi_fu_142_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_187_p4    |   9|          2|    6|         12|
    |ap_phi_mux_max_0_phi_fu_211_p4             |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_223_p4             |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_176_p4               |   9|          2|    4|          8|
    |c_0_reg_195                                |   9|          2|    4|          8|
    |f_0_reg_149                                |   9|          2|    3|          6|
    |grp_fu_230_p0                              |  15|          3|   32|         96|
    |grp_fu_230_p1                              |  15|          3|   32|         96|
    |indvar_flatten22_reg_161                   |   9|          2|    9|         18|
    |indvar_flatten59_reg_138                   |   9|          2|   11|         22|
    |indvar_flatten_reg_183                     |   9|          2|    6|         12|
    |max_0_reg_207                              |   9|          2|   32|         64|
    |mpr_0_reg_219                              |   9|          2|    2|          4|
    |r_0_reg_172                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 210|         45|  208|        483|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_875                 |  11|   0|   11|          0|
    |add_ln13_2_reg_926               |   9|   0|    9|          0|
    |add_ln36_3_reg_1007              |  11|   0|   11|          0|
    |and_ln13_reg_903                 |   1|   0|    1|          0|
    |and_ln29_8_reg_892               |   1|   0|    1|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_195                      |   4|   0|    4|          0|
    |conv_1_out_load_1_reg_989        |  32|   0|   32|          0|
    |conv_1_out_load_reg_982          |  32|   0|   32|          0|
    |f_0_reg_149                      |   3|   0|    3|          0|
    |icmp_ln10_reg_871                |   1|   0|    1|          0|
    |icmp_ln10_reg_871_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln13_reg_880                |   1|   0|    1|          0|
    |icmp_ln20_2_reg_996              |   1|   0|    1|          0|
    |indvar_flatten22_reg_161         |   9|   0|    9|          0|
    |indvar_flatten59_reg_138         |  11|   0|   11|          0|
    |indvar_flatten_reg_183           |   6|   0|    6|          0|
    |max_0_reg_207                    |  32|   0|   32|          0|
    |mpr_0_reg_219                    |   2|   0|    2|          0|
    |mpr_reg_959                      |   2|   0|    2|          0|
    |mul_ln29_reg_920                 |  10|   0|   10|          0|
    |or_ln16_2_reg_910                |   1|   0|    1|          0|
    |or_ln27_reg_866                  |   4|   0|    5|          1|
    |r_0_reg_172                      |   4|   0|    4|          0|
    |r_reg_898                        |   4|   0|    4|          0|
    |select_ln13_10_reg_970           |   9|   0|    9|          0|
    |select_ln13_7_reg_937            |   4|   0|    4|          0|
    |select_ln16_10_reg_965           |   6|   0|    6|          0|
    |select_ln16_6_reg_915            |   2|   0|    2|          0|
    |select_ln16_9_reg_943            |   4|   0|    4|          0|
    |select_ln16_reg_975              |  32|   0|   32|          0|
    |select_ln29_5_reg_887            |   4|   0|    4|          0|
    |select_ln29_6_reg_931            |   3|   0|    3|          0|
    |select_ln29_reg_1000             |  32|   0|   32|          0|
    |shl_ln2_reg_861                  |   4|   0|    5|          1|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 300|   0|  302|          2|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_1  | return value |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
|conv_1_out_address0    | out |   12|  ap_memory |  conv_1_out  |     array    |
|conv_1_out_ce0         | out |    1|  ap_memory |  conv_1_out  |     array    |
|conv_1_out_q0          |  in |   32|  ap_memory |  conv_1_out  |     array    |
|conv_1_out_address1    | out |   12|  ap_memory |  conv_1_out  |     array    |
|conv_1_out_ce1         | out |    1|  ap_memory |  conv_1_out  |     array    |
|conv_1_out_q1          |  in |   32|  ap_memory |  conv_1_out  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

