
../repos/dvidelabs-flatcc-3b39ef7/test/reflection_test/CMakeFiles/reflection_test.dir/reflection_test.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <test_schema>:
       0:	mov	ip, sp
       4:	sub	sp, sp, #56	; 0x38
       8:	str	ip, [sp]
       c:	str	lr, [sp, #4]
      10:	str	r4, [sp, #16]
      14:	str	r5, [sp, #20]
      18:	str	r6, [sp, #24]
      1c:	str	r7, [sp, #28]
      20:	str	r8, [sp, #32]
      24:	str	r9, [sp, #36]	; 0x24
      28:	str	sl, [sp, #40]	; 0x28
      2c:	str	fp, [sp, #44]	; 0x2c
      30:	mvn	r1, #0
      34:	str	r1, [sp, #12]
      38:	ldr	r1, [pc, #4004]	; fe4 <test_schema+0xfe4>
      3c:	bl	0 <fopen>
      40:	mov	r5, r0
      44:	mov	r6, #0
      48:	mov	r4, #0
      4c:	cmp	r5, #0
      50:	beq	e8 <test_schema+0xe8>
      54:	mov	r1, #0
      58:	mov	r2, #2
      5c:	mov	r0, r5
      60:	bl	0 <fseek>
      64:	mov	r0, r5
      68:	bl	0 <ftell>
      6c:	mov	r6, r0
      70:	str	r6, [sp, #48]	; 0x30
      74:	movw	lr, #10000	; 0x2710
      78:	cmp	r6, lr
      7c:	bhi	e8 <test_schema+0xe8>
      80:	mov	r0, r5
      84:	bl	0 <rewind>
      88:	mov	r0, #1
      8c:	cmp	r6, #0
      90:	movne	r0, r6
      94:	moveq	r0, r0
      98:	bl	0 <malloc>
      9c:	mov	r4, r0
      a0:	cmp	r4, #0
      a4:	beq	e8 <test_schema+0xe8>
      a8:	mov	r7, #0
      ac:	add	r0, r4, r7
      b0:	mov	r1, #1
      b4:	sub	r2, r6, r7
      b8:	mov	r3, r5
      bc:	bl	0 <fread>
      c0:	cmp	r0, #0
      c4:	beq	d0 <test_schema+0xd0>
      c8:	add	r7, r7, r0
      cc:	b	ac <test_schema+0xac>
      d0:	cmp	r7, r6
      d4:	bne	e8 <test_schema+0xe8>
      d8:	mov	r0, r5
      dc:	bl	0 <fclose>
      e0:	str	r6, [sp, #48]	; 0x30
      e4:	b	110 <test_schema+0x110>
      e8:	cmp	r5, #0
      ec:	beq	f8 <test_schema+0xf8>
      f0:	mov	r0, r5
      f4:	bl	0 <fclose>
      f8:	cmp	r4, #0
      fc:	beq	108 <test_schema+0x108>
     100:	mov	r0, r4
     104:	bl	0 <free>
     108:	str	r6, [sp, #48]	; 0x30
     10c:	mov	r4, #0
     110:	cmp	r4, #0
     114:	bne	124 <test_schema+0x124>
     118:	ldr	r0, [pc, #3760]	; fd0 <test_schema+0xfd0>
     11c:	bl	0 <printf>
     120:	b	1950 <test_schema+0x1950>
     124:	mov	r5, r4
     128:	ldr	r1, [pc, #3752]	; fd8 <test_schema+0xfd8>
     12c:	cmp	r5, #0
     130:	beq	188 <test_schema+0x188>
     134:	mov	r2, #0
     138:	str	r2, [sp, #52]	; 0x34
     13c:	add	r0, sp, #52	; 0x34
     140:	mov	r2, #4
     144:	bl	0 <strncpy>
     148:	ldr	r2, [sp, #52]	; 0x34
     14c:	str	r2, [sp, #52]	; 0x34
     150:	ldr	r3, [r5, #4]
     154:	cmp	r2, #0
     158:	beq	16c <test_schema+0x16c>
     15c:	cmp	r3, r2
     160:	moveq	r0, #1
     164:	movne	r0, #0
     168:	b	170 <test_schema+0x170>
     16c:	mov	r0, #1
     170:	eor	r3, r0, #1
     174:	cmp	r3, #0
     178:	bne	188 <test_schema+0x188>
     17c:	ldr	r0, [r5]
     180:	add	r5, r5, r0
     184:	b	18c <test_schema+0x18c>
     188:	mov	r5, #0
     18c:	mov	r6, #0
     190:	ldr	r1, [pc, #3652]	; fdc <test_schema+0xfdc>
     194:	cmp	r1, #0
     198:	movne	r2, #1
     19c:	moveq	r2, #0
     1a0:	mov	r3, #0
     1a4:	cmp	r5, #0
     1a8:	movne	ip, r2
     1ac:	moveq	ip, r3
     1b0:	cmp	ip, #0
     1b4:	bne	1cc <test_schema+0x1cc>
     1b8:	ldr	r0, [pc, #3552]	; fa0 <test_schema+0xfa0>
     1bc:	ldr	r1, [pc, #3600]	; fd4 <test_schema+0xfd4>
     1c0:	mov	r2, #237	; 0xed
     1c4:	ldr	r3, [pc, #3576]	; fc4 <test_schema+0xfc4>
     1c8:	bl	0 <__assert_fail>
     1cc:	ldr	r2, [r5]
     1d0:	sub	r0, r5, r2
     1d4:	ldrh	r3, [r0]
     1d8:	bic	r3, r3, #16711680	; 0xff0000
     1dc:	bic	r3, r3, #-16777216	; 0xff000000
     1e0:	cmp	r3, #6
     1e4:	bcc	1f4 <test_schema+0x1f4>
     1e8:	ldrh	r3, [r0, #4]
     1ec:	bic	r6, r3, #16711680	; 0xff0000
     1f0:	bic	r6, r6, #-16777216	; 0xff000000
     1f4:	cmp	r6, #0
     1f8:	beq	210 <test_schema+0x210>
     1fc:	add	ip, r5, r6
     200:	ldr	r3, [ip]
     204:	add	r3, ip, r3
     208:	add	sl, r3, #4
     20c:	b	234 <test_schema+0x234>
     210:	mov	r2, #0
     214:	cmp	r2, #0
     218:	bne	230 <test_schema+0x230>
     21c:	ldr	r0, [pc, #3476]	; fb8 <test_schema+0xfb8>
     220:	ldr	r1, [pc, #3500]	; fd4 <test_schema+0xfd4>
     224:	mov	r2, #237	; 0xed
     228:	ldr	r3, [pc, #3476]	; fc4 <test_schema+0xfc4>
     22c:	bl	0 <__assert_fail>
     230:	mov	sl, #0
     234:	mov	r5, #0
     238:	cmp	sl, #0
     23c:	beq	364 <test_schema+0x364>
     240:	sub	lr, sl, #4096	; 0x1000
     244:	ldr	r1, [lr, #4092]	; 0xffc
     248:	cmp	r5, r1
     24c:	bcs	364 <test_schema+0x364>
     250:	mov	r0, sl
     254:	add	r6, r0, r5, lsl #2
     258:	cmp	r0, #0
     25c:	bne	264 <test_schema+0x264>
     260:	mov	r1, #0
     264:	ldr	ip, [pc, #3356]	; f88 <test_schema+0xf88>
     268:	cmp	ip, #0
     26c:	movne	r3, #1
     270:	moveq	r3, #0
     274:	mov	r2, #0
     278:	cmp	r1, r5
     27c:	movhi	r2, r3
     280:	movls	r2, r2
     284:	cmp	r2, #0
     288:	bne	2a0 <test_schema+0x2a0>
     28c:	ldr	r0, [pc, #3348]	; fa8 <test_schema+0xfa8>
     290:	ldr	r1, [pc, #3388]	; fd4 <test_schema+0xfd4>
     294:	mov	r2, #215	; 0xd7
     298:	ldr	r3, [pc, #3368]	; fc8 <test_schema+0xfc8>
     29c:	bl	0 <__assert_fail>
     2a0:	ldr	ip, [r6]
     2a4:	add	r6, r6, ip
     2a8:	mov	r7, #0
     2ac:	ldr	ip, [pc, #3368]	; fdc <test_schema+0xfdc>
     2b0:	cmp	ip, #0
     2b4:	movne	r2, #1
     2b8:	moveq	r2, #0
     2bc:	mov	r0, #0
     2c0:	cmp	r6, #0
     2c4:	movne	r0, r2
     2c8:	moveq	r0, r0
     2cc:	cmp	r0, #0
     2d0:	bne	2e8 <test_schema+0x2e8>
     2d4:	ldr	r0, [pc, #3268]	; fa0 <test_schema+0xfa0>
     2d8:	ldr	r1, [pc, #3316]	; fd4 <test_schema+0xfd4>
     2dc:	mov	r2, #218	; 0xda
     2e0:	ldr	r3, [pc, #3288]	; fc0 <test_schema+0xfc0>
     2e4:	bl	0 <__assert_fail>
     2e8:	ldr	r2, [r6]
     2ec:	sub	ip, r6, r2
     2f0:	ldrh	r1, [ip]
     2f4:	bic	r1, r1, #16711680	; 0xff0000
     2f8:	bic	r1, r1, #-16777216	; 0xff000000
     2fc:	cmp	r1, #6
     300:	bcc	310 <test_schema+0x310>
     304:	ldrh	ip, [ip, #4]
     308:	bic	r7, ip, #16711680	; 0xff0000
     30c:	bic	r7, r7, #-16777216	; 0xff000000
     310:	cmp	r7, #0
     314:	beq	32c <test_schema+0x32c>
     318:	add	ip, r6, r7
     31c:	ldr	r3, [ip]
     320:	add	r1, ip, r3
     324:	add	r2, r1, #4
     328:	b	350 <test_schema+0x350>
     32c:	mov	r3, #0
     330:	cmp	r3, #0
     334:	bne	34c <test_schema+0x34c>
     338:	ldr	r0, [pc, #3192]	; fb8 <test_schema+0xfb8>
     33c:	ldr	r1, [pc, #3216]	; fd4 <test_schema+0xfd4>
     340:	mov	r2, #218	; 0xda
     344:	ldr	r3, [pc, #3188]	; fc0 <test_schema+0xfc0>
     348:	bl	0 <__assert_fail>
     34c:	mov	r2, #0
     350:	ldr	r0, [pc, #3140]	; f9c <test_schema+0xf9c>
     354:	mov	r1, r5
     358:	bl	0 <printf>
     35c:	add	r5, r5, #1
     360:	b	238 <test_schema+0x238>
     364:	mov	r9, sl
     368:	mov	r7, #0
     36c:	cmp	r9, #0
     370:	beq	380 <test_schema+0x380>
     374:	sub	lr, r9, #4096	; 0x1000
     378:	ldr	r3, [lr, #4092]	; 0xffc
     37c:	b	384 <test_schema+0x384>
     380:	mov	r3, #0
     384:	cmp	r3, #0
     388:	bne	398 <test_schema+0x398>
     38c:	ldr	r0, [pc, #3072]	; f94 <test_schema+0xf94>
     390:	ldr	ip, [r0]
     394:	b	608 <test_schema+0x608>
     398:	sub	r8, r3, #1
     39c:	cmp	r7, r8
     3a0:	bcs	4d8 <test_schema+0x4d8>
     3a4:	sub	r3, r8, r7
     3a8:	add	fp, r7, r3, lsr #1
     3ac:	mov	ip, r9
     3b0:	add	r5, ip, fp, lsl #2
     3b4:	cmp	ip, #0
     3b8:	beq	3c8 <test_schema+0x3c8>
     3bc:	sub	lr, ip, #4096	; 0x1000
     3c0:	ldr	r3, [lr, #4092]	; 0xffc
     3c4:	b	3cc <test_schema+0x3cc>
     3c8:	mov	r3, #0
     3cc:	ldr	ip, [pc, #2996]	; f88 <test_schema+0xf88>
     3d0:	cmp	ip, #0
     3d4:	movne	r1, #1
     3d8:	moveq	r1, #0
     3dc:	mov	r2, #0
     3e0:	cmp	r3, fp
     3e4:	movhi	r0, r1
     3e8:	movls	r0, r2
     3ec:	cmp	r0, #0
     3f0:	bne	408 <test_schema+0x408>
     3f4:	ldr	r0, [pc, #2988]	; fa8 <test_schema+0xfa8>
     3f8:	ldr	r1, [pc, #3028]	; fd4 <test_schema+0xfd4>
     3fc:	mov	r2, #215	; 0xd7
     400:	ldr	r3, [pc, #3008]	; fc8 <test_schema+0xfc8>
     404:	bl	0 <__assert_fail>
     408:	ldr	r2, [r5]
     40c:	add	r5, r5, r2
     410:	mov	r6, #0
     414:	ldr	r2, [pc, #3008]	; fdc <test_schema+0xfdc>
     418:	cmp	r2, #0
     41c:	movne	r2, #1
     420:	moveq	r2, #0
     424:	mov	r1, #0
     428:	cmp	r5, #0
     42c:	movne	ip, r2
     430:	moveq	ip, r1
     434:	cmp	ip, #0
     438:	bne	450 <test_schema+0x450>
     43c:	ldr	r0, [pc, #2908]	; fa0 <test_schema+0xfa0>
     440:	ldr	r1, [pc, #2956]	; fd4 <test_schema+0xfd4>
     444:	mov	r2, #218	; 0xda
     448:	ldr	r3, [pc, #2928]	; fc0 <test_schema+0xfc0>
     44c:	bl	0 <__assert_fail>
     450:	ldr	ip, [r5]
     454:	sub	r2, r5, ip
     458:	ldrh	r3, [r2]
     45c:	bic	ip, r3, #16711680	; 0xff0000
     460:	bic	ip, ip, #-16777216	; 0xff000000
     464:	cmp	ip, #6
     468:	bcc	478 <test_schema+0x478>
     46c:	ldrh	r1, [r2, #4]
     470:	bic	r6, r1, #16711680	; 0xff0000
     474:	bic	r6, r6, #-16777216	; 0xff000000
     478:	cmp	r6, #0
     47c:	beq	494 <test_schema+0x494>
     480:	add	r1, r5, r6
     484:	ldr	r3, [r1]
     488:	add	r1, r1, r3
     48c:	add	r0, r1, #4
     490:	b	4b8 <test_schema+0x4b8>
     494:	mov	r0, #0
     498:	cmp	r0, #0
     49c:	bne	4b4 <test_schema+0x4b4>
     4a0:	ldr	r0, [pc, #2832]	; fb8 <test_schema+0xfb8>
     4a4:	ldr	r1, [pc, #2856]	; fd4 <test_schema+0xfd4>
     4a8:	mov	r2, #218	; 0xda
     4ac:	ldr	r3, [pc, #2828]	; fc0 <test_schema+0xfc0>
     4b0:	bl	0 <__assert_fail>
     4b4:	mov	r0, #0
     4b8:	ldr	r1, [pc, #2744]	; f78 <test_schema+0xf78>
     4bc:	bl	0 <strcmp>
     4c0:	cmp	r0, #0
     4c4:	bge	4d0 <test_schema+0x4d0>
     4c8:	add	r7, fp, #1
     4cc:	b	39c <test_schema+0x39c>
     4d0:	mov	r8, fp
     4d4:	b	39c <test_schema+0x39c>
     4d8:	cmp	r7, r8
     4dc:	bne	600 <test_schema+0x600>
     4e0:	add	r5, r9, r7, lsl #2
     4e4:	cmp	r9, #0
     4e8:	beq	4f8 <test_schema+0x4f8>
     4ec:	sub	lr, r9, #4096	; 0x1000
     4f0:	ldr	r3, [lr, #4092]	; 0xffc
     4f4:	b	4fc <test_schema+0x4fc>
     4f8:	mov	r3, #0
     4fc:	ldr	r2, [pc, #2692]	; f88 <test_schema+0xf88>
     500:	cmp	r2, #0
     504:	movne	r1, #1
     508:	moveq	r1, #0
     50c:	mov	ip, #0
     510:	cmp	r3, r7
     514:	movhi	r3, r1
     518:	movls	r3, ip
     51c:	cmp	r3, #0
     520:	bne	538 <test_schema+0x538>
     524:	ldr	r0, [pc, #2684]	; fa8 <test_schema+0xfa8>
     528:	ldr	r1, [pc, #2724]	; fd4 <test_schema+0xfd4>
     52c:	mov	r2, #215	; 0xd7
     530:	ldr	r3, [pc, #2704]	; fc8 <test_schema+0xfc8>
     534:	bl	0 <__assert_fail>
     538:	ldr	r1, [r5]
     53c:	add	r5, r5, r1
     540:	mov	r6, #0
     544:	ldr	ip, [pc, #2704]	; fdc <test_schema+0xfdc>
     548:	cmp	ip, #0
     54c:	movne	r0, #1
     550:	moveq	r0, #0
     554:	mov	ip, #0
     558:	cmp	r5, #0
     55c:	movne	r0, r0
     560:	moveq	r0, ip
     564:	cmp	r0, #0
     568:	bne	580 <test_schema+0x580>
     56c:	ldr	r0, [pc, #2604]	; fa0 <test_schema+0xfa0>
     570:	ldr	r1, [pc, #2652]	; fd4 <test_schema+0xfd4>
     574:	mov	r2, #218	; 0xda
     578:	ldr	r3, [pc, #2624]	; fc0 <test_schema+0xfc0>
     57c:	bl	0 <__assert_fail>
     580:	ldr	ip, [r5]
     584:	sub	ip, r5, ip
     588:	ldrh	r2, [ip]
     58c:	bic	r2, r2, #16711680	; 0xff0000
     590:	bic	r2, r2, #-16777216	; 0xff000000
     594:	cmp	r2, #6
     598:	bcc	5a8 <test_schema+0x5a8>
     59c:	ldrh	r2, [ip, #4]
     5a0:	bic	r6, r2, #16711680	; 0xff0000
     5a4:	bic	r6, r6, #-16777216	; 0xff000000
     5a8:	cmp	r6, #0
     5ac:	beq	5c4 <test_schema+0x5c4>
     5b0:	add	r0, r5, r6
     5b4:	ldr	ip, [r0]
     5b8:	add	r2, r0, ip
     5bc:	add	r0, r2, #4
     5c0:	b	5e8 <test_schema+0x5e8>
     5c4:	mov	r1, #0
     5c8:	cmp	r1, #0
     5cc:	bne	5e4 <test_schema+0x5e4>
     5d0:	ldr	r0, [pc, #2528]	; fb8 <test_schema+0xfb8>
     5d4:	ldr	r1, [pc, #2552]	; fd4 <test_schema+0xfd4>
     5d8:	mov	r2, #218	; 0xda
     5dc:	ldr	r3, [pc, #2524]	; fc0 <test_schema+0xfc0>
     5e0:	bl	0 <__assert_fail>
     5e4:	mov	r0, #0
     5e8:	ldr	r1, [pc, #2440]	; f78 <test_schema+0xf78>
     5ec:	bl	0 <strcmp>
     5f0:	cmp	r0, #0
     5f4:	bne	600 <test_schema+0x600>
     5f8:	mov	ip, r7
     5fc:	b	608 <test_schema+0x608>
     600:	ldr	r2, [pc, #2444]	; f94 <test_schema+0xf94>
     604:	ldr	ip, [r2]
     608:	ldr	r0, [pc, #2436]	; f94 <test_schema+0xf94>
     60c:	ldr	r1, [r0]
     610:	cmp	ip, r1
     614:	bne	624 <test_schema+0x624>
     618:	ldr	r0, [pc, #2452]	; fb4 <test_schema+0xfb4>
     61c:	bl	0 <printf>
     620:	b	1950 <test_schema+0x1950>
     624:	str	ip, [sp, #8]
     628:	add	r5, sl, ip, lsl #2
     62c:	cmp	sl, #0
     630:	beq	640 <test_schema+0x640>
     634:	sub	lr, sl, #4096	; 0x1000
     638:	ldr	r3, [lr, #4092]	; 0xffc
     63c:	b	644 <test_schema+0x644>
     640:	mov	r3, #0
     644:	ldr	r1, [pc, #2364]	; f88 <test_schema+0xf88>
     648:	cmp	r1, #0
     64c:	movne	r1, #1
     650:	moveq	r1, #0
     654:	mov	r0, #0
     658:	cmp	r3, ip
     65c:	movhi	r2, r1
     660:	movls	r2, r0
     664:	cmp	r2, #0
     668:	bne	680 <test_schema+0x680>
     66c:	ldr	r0, [pc, #2356]	; fa8 <test_schema+0xfa8>
     670:	ldr	r1, [pc, #2396]	; fd4 <test_schema+0xfd4>
     674:	mov	r2, #215	; 0xd7
     678:	ldr	r3, [pc, #2376]	; fc8 <test_schema+0xfc8>
     67c:	bl	0 <__assert_fail>
     680:	ldr	r2, [r5]
     684:	add	r5, r5, r2
     688:	mov	r6, #0
     68c:	ldr	r0, [pc, #2376]	; fdc <test_schema+0xfdc>
     690:	cmp	r0, #0
     694:	movne	ip, #1
     698:	moveq	ip, #0
     69c:	mov	r0, #0
     6a0:	cmp	r5, #0
     6a4:	movne	ip, ip
     6a8:	moveq	ip, r0
     6ac:	cmp	ip, #0
     6b0:	bne	6c8 <test_schema+0x6c8>
     6b4:	ldr	r0, [pc, #2276]	; fa0 <test_schema+0xfa0>
     6b8:	ldr	r1, [pc, #2324]	; fd4 <test_schema+0xfd4>
     6bc:	mov	r2, #218	; 0xda
     6c0:	ldr	r3, [pc, #2296]	; fc0 <test_schema+0xfc0>
     6c4:	bl	0 <__assert_fail>
     6c8:	mov	r2, r5
     6cc:	ldr	r3, [r2]
     6d0:	sub	r2, r5, r3
     6d4:	ldrh	r0, [r2]
     6d8:	bic	r1, r0, #16711680	; 0xff0000
     6dc:	bic	r1, r1, #-16777216	; 0xff000000
     6e0:	cmp	r1, #6
     6e4:	bcc	6f4 <test_schema+0x6f4>
     6e8:	ldrh	r3, [r2, #4]
     6ec:	bic	r6, r3, #16711680	; 0xff0000
     6f0:	bic	r6, r6, #-16777216	; 0xff000000
     6f4:	cmp	r6, #0
     6f8:	beq	710 <test_schema+0x710>
     6fc:	add	r0, r5, r6
     700:	ldr	r3, [r0]
     704:	add	r1, r0, r3
     708:	add	r0, r1, #4
     70c:	b	734 <test_schema+0x734>
     710:	mov	ip, #0
     714:	cmp	ip, #0
     718:	bne	730 <test_schema+0x730>
     71c:	ldr	r0, [pc, #2196]	; fb8 <test_schema+0xfb8>
     720:	ldr	r1, [pc, #2220]	; fd4 <test_schema+0xfd4>
     724:	mov	r2, #218	; 0xda
     728:	ldr	r3, [pc, #2192]	; fc0 <test_schema+0xfc0>
     72c:	bl	0 <__assert_fail>
     730:	mov	r0, #0
     734:	ldr	r1, [pc, #2108]	; f78 <test_schema+0xf78>
     738:	bl	0 <strcmp>
     73c:	cmp	r0, #0
     740:	beq	750 <test_schema+0x750>
     744:	ldr	r0, [pc, #2124]	; f98 <test_schema+0xf98>
     748:	bl	0 <printf>
     74c:	b	1950 <test_schema+0x1950>
     750:	mov	r6, #0
     754:	ldr	r1, [pc, #2176]	; fdc <test_schema+0xfdc>
     758:	cmp	r1, #0
     75c:	movne	r3, #1
     760:	moveq	r3, #0
     764:	mov	r1, #0
     768:	cmp	r5, #0
     76c:	movne	ip, r3
     770:	moveq	ip, r1
     774:	cmp	ip, #0
     778:	bne	790 <test_schema+0x790>
     77c:	ldr	r0, [pc, #2076]	; fa0 <test_schema+0xfa0>
     780:	ldr	r1, [pc, #2124]	; fd4 <test_schema+0xfd4>
     784:	mov	r2, #224	; 0xe0
     788:	ldr	r3, [pc, #2092]	; fbc <test_schema+0xfbc>
     78c:	bl	0 <__assert_fail>
     790:	ldr	r0, [r5]
     794:	sub	r0, r5, r0
     798:	ldrh	r1, [r0]
     79c:	bic	r2, r1, #16711680	; 0xff0000
     7a0:	bic	r2, r2, #-16777216	; 0xff000000
     7a4:	cmp	r2, #8
     7a8:	bcc	7b8 <test_schema+0x7b8>
     7ac:	ldrh	r0, [r0, #6]
     7b0:	bic	r6, r0, #16711680	; 0xff0000
     7b4:	bic	r6, r6, #-16777216	; 0xff000000
     7b8:	cmp	r6, #0
     7bc:	beq	7d4 <test_schema+0x7d4>
     7c0:	add	r2, r5, r6
     7c4:	ldr	r1, [r2]
     7c8:	add	r0, r2, r1
     7cc:	add	r6, r0, #4
     7d0:	b	7f8 <test_schema+0x7f8>
     7d4:	mov	ip, #0
     7d8:	cmp	ip, #0
     7dc:	bne	7f4 <test_schema+0x7f4>
     7e0:	ldr	r0, [pc, #2000]	; fb8 <test_schema+0xfb8>
     7e4:	ldr	r1, [pc, #2024]	; fd4 <test_schema+0xfd4>
     7e8:	mov	r2, #224	; 0xe0
     7ec:	ldr	r3, [pc, #1992]	; fbc <test_schema+0xfbc>
     7f0:	bl	0 <__assert_fail>
     7f4:	mov	r6, #0
     7f8:	mov	r8, r6
     7fc:	mov	fp, #0
     800:	cmp	r8, #0
     804:	beq	814 <test_schema+0x814>
     808:	sub	lr, r8, #4096	; 0x1000
     80c:	ldr	r2, [lr, #4092]	; 0xffc
     810:	b	818 <test_schema+0x818>
     814:	mov	r2, #0
     818:	cmp	r2, #0
     81c:	bne	82c <test_schema+0x82c>
     820:	ldr	r1, [pc, #1900]	; f94 <test_schema+0xf94>
     824:	ldr	r3, [r1]
     828:	b	a9c <test_schema+0xa9c>
     82c:	sub	sl, r2, #1
     830:	cmp	fp, sl
     834:	bcs	96c <test_schema+0x96c>
     838:	sub	ip, sl, fp
     83c:	add	r9, fp, ip, lsr #1
     840:	add	r5, r8, r9, lsl #2
     844:	mov	r0, r8
     848:	cmp	r0, #0
     84c:	beq	85c <test_schema+0x85c>
     850:	sub	lr, r0, #4096	; 0x1000
     854:	ldr	r2, [lr, #4092]	; 0xffc
     858:	b	860 <test_schema+0x860>
     85c:	mov	r2, #0
     860:	ldr	ip, [pc, #1824]	; f88 <test_schema+0xf88>
     864:	cmp	ip, #0
     868:	movne	r1, #1
     86c:	moveq	r1, #0
     870:	mov	ip, #0
     874:	cmp	r2, r9
     878:	movhi	r2, r1
     87c:	movls	r2, ip
     880:	cmp	r2, #0
     884:	bne	89c <test_schema+0x89c>
     888:	ldr	r0, [pc, #1816]	; fa8 <test_schema+0xfa8>
     88c:	ldr	r1, [pc, #1856]	; fd4 <test_schema+0xfd4>
     890:	mov	r2, #192	; 0xc0
     894:	ldr	r3, [pc, #1764]	; f80 <test_schema+0xf80>
     898:	bl	0 <__assert_fail>
     89c:	ldr	r0, [r5]
     8a0:	add	r7, r5, r0
     8a4:	mov	r5, #0
     8a8:	ldr	r1, [pc, #1836]	; fdc <test_schema+0xfdc>
     8ac:	cmp	r1, #0
     8b0:	movne	r2, #1
     8b4:	moveq	r2, #0
     8b8:	mov	r1, #0
     8bc:	cmp	r7, #0
     8c0:	movne	r1, r2
     8c4:	moveq	r1, r1
     8c8:	cmp	r1, #0
     8cc:	bne	8e4 <test_schema+0x8e4>
     8d0:	ldr	r0, [pc, #1736]	; fa0 <test_schema+0xfa0>
     8d4:	ldr	r1, [pc, #1784]	; fd4 <test_schema+0xfd4>
     8d8:	mov	r2, #195	; 0xc3
     8dc:	ldr	r3, [pc, #1740]	; fb0 <test_schema+0xfb0>
     8e0:	bl	0 <__assert_fail>
     8e4:	ldr	r2, [r7]
     8e8:	sub	r1, r7, r2
     8ec:	ldrh	r0, [r1]
     8f0:	bic	r3, r0, #16711680	; 0xff0000
     8f4:	bic	r3, r3, #-16777216	; 0xff000000
     8f8:	cmp	r3, #6
     8fc:	bcc	90c <test_schema+0x90c>
     900:	ldrh	r2, [r1, #4]
     904:	bic	r5, r2, #16711680	; 0xff0000
     908:	bic	r5, r5, #-16777216	; 0xff000000
     90c:	cmp	r5, #0
     910:	beq	928 <test_schema+0x928>
     914:	add	r0, r7, r5
     918:	ldr	r2, [r0]
     91c:	add	r3, r0, r2
     920:	add	r0, r3, #4
     924:	b	94c <test_schema+0x94c>
     928:	mov	r0, #0
     92c:	cmp	r0, #0
     930:	bne	948 <test_schema+0x948>
     934:	ldr	r0, [pc, #1660]	; fb8 <test_schema+0xfb8>
     938:	ldr	r1, [pc, #1684]	; fd4 <test_schema+0xfd4>
     93c:	mov	r2, #195	; 0xc3
     940:	ldr	r3, [pc, #1640]	; fb0 <test_schema+0xfb0>
     944:	bl	0 <__assert_fail>
     948:	mov	r0, #0
     94c:	ldr	r1, [pc, #1596]	; f90 <test_schema+0xf90>
     950:	bl	0 <strcmp>
     954:	cmp	r0, #0
     958:	bge	964 <test_schema+0x964>
     95c:	add	fp, r9, #1
     960:	b	830 <test_schema+0x830>
     964:	mov	sl, r9
     968:	b	830 <test_schema+0x830>
     96c:	cmp	fp, sl
     970:	bne	a94 <test_schema+0xa94>
     974:	add	r5, r8, fp, lsl #2
     978:	cmp	r8, #0
     97c:	beq	98c <test_schema+0x98c>
     980:	sub	lr, r8, #4096	; 0x1000
     984:	ldr	r2, [lr, #4092]	; 0xffc
     988:	b	990 <test_schema+0x990>
     98c:	mov	r2, #0
     990:	ldr	r3, [pc, #1520]	; f88 <test_schema+0xf88>
     994:	cmp	r3, #0
     998:	movne	ip, #1
     99c:	moveq	ip, #0
     9a0:	mov	r0, #0
     9a4:	cmp	r2, fp
     9a8:	movhi	r0, ip
     9ac:	movls	r0, r0
     9b0:	cmp	r0, #0
     9b4:	bne	9cc <test_schema+0x9cc>
     9b8:	ldr	r0, [pc, #1512]	; fa8 <test_schema+0xfa8>
     9bc:	ldr	r1, [pc, #1552]	; fd4 <test_schema+0xfd4>
     9c0:	mov	r2, #192	; 0xc0
     9c4:	ldr	r3, [pc, #1460]	; f80 <test_schema+0xf80>
     9c8:	bl	0 <__assert_fail>
     9cc:	ldr	ip, [r5]
     9d0:	add	r7, r5, ip
     9d4:	mov	r5, #0
     9d8:	ldr	r2, [pc, #1532]	; fdc <test_schema+0xfdc>
     9dc:	cmp	r2, #0
     9e0:	movne	r2, #1
     9e4:	moveq	r2, #0
     9e8:	mov	r3, #0
     9ec:	cmp	r7, #0
     9f0:	movne	r0, r2
     9f4:	moveq	r0, r3
     9f8:	cmp	r0, #0
     9fc:	bne	a14 <test_schema+0xa14>
     a00:	ldr	r0, [pc, #1432]	; fa0 <test_schema+0xfa0>
     a04:	ldr	r1, [pc, #1480]	; fd4 <test_schema+0xfd4>
     a08:	mov	r2, #195	; 0xc3
     a0c:	ldr	r3, [pc, #1436]	; fb0 <test_schema+0xfb0>
     a10:	bl	0 <__assert_fail>
     a14:	ldr	ip, [r7]
     a18:	sub	r3, r7, ip
     a1c:	ldrh	r1, [r3]
     a20:	bic	r2, r1, #16711680	; 0xff0000
     a24:	bic	r2, r2, #-16777216	; 0xff000000
     a28:	cmp	r2, #6
     a2c:	bcc	a3c <test_schema+0xa3c>
     a30:	ldrh	r2, [r3, #4]
     a34:	bic	r5, r2, #16711680	; 0xff0000
     a38:	bic	r5, r5, #-16777216	; 0xff000000
     a3c:	cmp	r5, #0
     a40:	beq	a58 <test_schema+0xa58>
     a44:	add	r3, r7, r5
     a48:	ldr	r1, [r3]
     a4c:	add	ip, r3, r1
     a50:	add	r0, ip, #4
     a54:	b	a7c <test_schema+0xa7c>
     a58:	mov	r1, #0
     a5c:	cmp	r1, #0
     a60:	bne	a78 <test_schema+0xa78>
     a64:	ldr	r0, [pc, #1356]	; fb8 <test_schema+0xfb8>
     a68:	ldr	r1, [pc, #1380]	; fd4 <test_schema+0xfd4>
     a6c:	mov	r2, #195	; 0xc3
     a70:	ldr	r3, [pc, #1336]	; fb0 <test_schema+0xfb0>
     a74:	bl	0 <__assert_fail>
     a78:	mov	r0, #0
     a7c:	ldr	r1, [pc, #1292]	; f90 <test_schema+0xf90>
     a80:	bl	0 <strcmp>
     a84:	cmp	r0, #0
     a88:	bne	a94 <test_schema+0xa94>
     a8c:	mov	r3, fp
     a90:	b	a9c <test_schema+0xa9c>
     a94:	ldr	r2, [pc, #1272]	; f94 <test_schema+0xf94>
     a98:	ldr	r3, [r2]
     a9c:	ldr	ip, [pc, #1264]	; f94 <test_schema+0xf94>
     aa0:	ldr	r0, [ip]
     aa4:	cmp	r3, r0
     aa8:	bne	ab8 <test_schema+0xab8>
     aac:	ldr	r0, [pc, #1216]	; f74 <test_schema+0xf74>
     ab0:	bl	0 <printf>
     ab4:	b	1950 <test_schema+0x1950>
     ab8:	add	r5, r6, r3, lsl #2
     abc:	mov	r0, r6
     ac0:	cmp	r0, #0
     ac4:	beq	ad4 <test_schema+0xad4>
     ac8:	sub	lr, r0, #4096	; 0x1000
     acc:	ldr	r2, [lr, #4092]	; 0xffc
     ad0:	b	ad8 <test_schema+0xad8>
     ad4:	mov	r2, #0
     ad8:	ldr	r1, [pc, #1192]	; f88 <test_schema+0xf88>
     adc:	cmp	r1, #0
     ae0:	movne	r1, #1
     ae4:	moveq	r1, #0
     ae8:	mov	ip, #0
     aec:	cmp	r2, r3
     af0:	movhi	r3, r1
     af4:	movls	r3, ip
     af8:	cmp	r3, #0
     afc:	bne	b14 <test_schema+0xb14>
     b00:	ldr	r0, [pc, #1184]	; fa8 <test_schema+0xfa8>
     b04:	ldr	r1, [pc, #1224]	; fd4 <test_schema+0xfd4>
     b08:	mov	r2, #192	; 0xc0
     b0c:	ldr	r3, [pc, #1132]	; f80 <test_schema+0xf80>
     b10:	bl	0 <__assert_fail>
     b14:	ldr	r1, [r5]
     b18:	add	r5, r5, r1
     b1c:	mov	r7, #0
     b20:	ldr	r0, [pc, #1204]	; fdc <test_schema+0xfdc>
     b24:	cmp	r0, #0
     b28:	movne	r1, #1
     b2c:	moveq	r1, #0
     b30:	mov	r2, #0
     b34:	cmp	r5, #0
     b38:	movne	r2, r1
     b3c:	moveq	r2, r2
     b40:	cmp	r2, #0
     b44:	bne	b5c <test_schema+0xb5c>
     b48:	ldr	r0, [pc, #1104]	; fa0 <test_schema+0xfa0>
     b4c:	ldr	r1, [pc, #1152]	; fd4 <test_schema+0xfd4>
     b50:	mov	r2, #204	; 0xcc
     b54:	ldr	r3, [pc, #1156]	; fe0 <test_schema+0xfe0>
     b58:	bl	0 <__assert_fail>
     b5c:	mov	r2, r5
     b60:	ldr	r3, [r2]
     b64:	sub	ip, r5, r3
     b68:	ldrh	r3, [ip]
     b6c:	bic	r1, r3, #16711680	; 0xff0000
     b70:	bic	r1, r1, #-16777216	; 0xff000000
     b74:	cmp	r1, #14
     b78:	bcc	b88 <test_schema+0xb88>
     b7c:	ldrh	r0, [ip, #12]
     b80:	bic	r7, r0, #16711680	; 0xff0000
     b84:	bic	r7, r7, #-16777216	; 0xff000000
     b88:	cmp	r7, #0
     b8c:	beq	ba0 <test_schema+0xba0>
     b90:	add	r3, r5, r7
     b94:	ldr	r2, [r3]
     b98:	ldr	r3, [r3, #4]
     b9c:	b	ba8 <test_schema+0xba8>
     ba0:	mov	r3, #0
     ba4:	mov	r2, #0
     ba8:	eor	r2, r2, #150	; 0x96
     bac:	orr	ip, r3, r2
     bb0:	cmp	ip, #0
     bb4:	beq	d08 <test_schema+0xd08>
     bb8:	ldr	r0, [pc, #964]	; f84 <test_schema+0xf84>
     bbc:	bl	0 <printf>
     bc0:	mov	r7, r5
     bc4:	mov	r6, #0
     bc8:	ldr	ip, [pc, #1036]	; fdc <test_schema+0xfdc>
     bcc:	cmp	ip, #0
     bd0:	movne	ip, #1
     bd4:	moveq	ip, #0
     bd8:	mov	r2, #0
     bdc:	cmp	r7, #0
     be0:	movne	r3, ip
     be4:	moveq	r3, r2
     be8:	cmp	r3, #0
     bec:	bne	c04 <test_schema+0xc04>
     bf0:	ldr	r0, [pc, #936]	; fa0 <test_schema+0xfa0>
     bf4:	ldr	r1, [pc, #984]	; fd4 <test_schema+0xfd4>
     bf8:	mov	r2, #195	; 0xc3
     bfc:	ldr	r3, [pc, #940]	; fb0 <test_schema+0xfb0>
     c00:	bl	0 <__assert_fail>
     c04:	ldr	r1, [r7]
     c08:	sub	ip, r7, r1
     c0c:	ldrh	r2, [ip]
     c10:	bic	r3, r2, #16711680	; 0xff0000
     c14:	bic	r3, r3, #-16777216	; 0xff000000
     c18:	cmp	r3, #6
     c1c:	bcc	c2c <test_schema+0xc2c>
     c20:	ldrh	r3, [ip, #4]
     c24:	bic	r6, r3, #16711680	; 0xff0000
     c28:	bic	r6, r6, #-16777216	; 0xff000000
     c2c:	cmp	r6, #0
     c30:	beq	c48 <test_schema+0xc48>
     c34:	add	r1, r7, r6
     c38:	ldr	r2, [r1]
     c3c:	add	r2, r1, r2
     c40:	add	r1, r2, #4
     c44:	b	c6c <test_schema+0xc6c>
     c48:	mov	r3, #0
     c4c:	cmp	r3, #0
     c50:	bne	c68 <test_schema+0xc68>
     c54:	ldr	r0, [pc, #860]	; fb8 <test_schema+0xfb8>
     c58:	ldr	r1, [pc, #884]	; fd4 <test_schema+0xfd4>
     c5c:	mov	r2, #195	; 0xc3
     c60:	ldr	r3, [pc, #840]	; fb0 <test_schema+0xfb0>
     c64:	bl	0 <__assert_fail>
     c68:	mov	r1, #0
     c6c:	ldr	r0, [pc, #776]	; f7c <test_schema+0xf7c>
     c70:	bl	0 <printf>
     c74:	mov	r6, #0
     c78:	ldr	r2, [pc, #860]	; fdc <test_schema+0xfdc>
     c7c:	cmp	r2, #0
     c80:	movne	r3, #1
     c84:	moveq	r3, #0
     c88:	mov	ip, #0
     c8c:	cmp	r5, #0
     c90:	movne	r0, r3
     c94:	moveq	r0, ip
     c98:	cmp	r0, #0
     c9c:	bne	cb4 <test_schema+0xcb4>
     ca0:	ldr	r0, [pc, #760]	; fa0 <test_schema+0xfa0>
     ca4:	ldr	r1, [pc, #808]	; fd4 <test_schema+0xfd4>
     ca8:	mov	r2, #204	; 0xcc
     cac:	ldr	r3, [pc, #812]	; fe0 <test_schema+0xfe0>
     cb0:	bl	0 <__assert_fail>
     cb4:	ldr	ip, [r5]
     cb8:	sub	r3, r5, ip
     cbc:	ldrh	ip, [r3]
     cc0:	bic	r1, ip, #16711680	; 0xff0000
     cc4:	bic	r1, r1, #-16777216	; 0xff000000
     cc8:	cmp	r1, #14
     ccc:	bcc	cdc <test_schema+0xcdc>
     cd0:	ldrh	ip, [r3, #12]
     cd4:	bic	r6, ip, #16711680	; 0xff0000
     cd8:	bic	r6, r6, #-16777216	; 0xff000000
     cdc:	cmp	r6, #0
     ce0:	beq	cf4 <test_schema+0xcf4>
     ce4:	add	r3, r5, r6
     ce8:	ldr	r2, [r3]
     cec:	ldr	r3, [r3, #4]
     cf0:	b	cfc <test_schema+0xcfc>
     cf4:	mov	r3, #0
     cf8:	mov	r2, #0
     cfc:	ldr	r0, [pc, #648]	; f8c <test_schema+0xf8c>
     d00:	bl	0 <printf>
     d04:	b	1950 <test_schema+0x1950>
     d08:	mov	r7, #0
     d0c:	ldr	ip, [pc, #712]	; fdc <test_schema+0xfdc>
     d10:	cmp	ip, #0
     d14:	movne	r1, #1
     d18:	moveq	r1, #0
     d1c:	mov	r0, #0
     d20:	cmp	r5, #0
     d24:	movne	r3, r1
     d28:	moveq	r3, r0
     d2c:	cmp	r3, #0
     d30:	bne	d48 <test_schema+0xd48>
     d34:	ldr	r0, [pc, #612]	; fa0 <test_schema+0xfa0>
     d38:	ldr	r1, [pc, #660]	; fd4 <test_schema+0xfd4>
     d3c:	mov	r2, #201	; 0xc9
     d40:	ldr	r3, [pc, #612]	; fac <test_schema+0xfac>
     d44:	bl	0 <__assert_fail>
     d48:	ldr	r3, [r5]
     d4c:	sub	r3, r5, r3
     d50:	ldrh	ip, [r3]
     d54:	bic	r0, ip, #16711680	; 0xff0000
     d58:	bic	r0, r0, #-16777216	; 0xff000000
     d5c:	cmp	r0, #8
     d60:	bcc	d70 <test_schema+0xd70>
     d64:	ldrh	r2, [r3, #6]
     d68:	bic	r7, r2, #16711680	; 0xff0000
     d6c:	bic	r7, r7, #-16777216	; 0xff000000
     d70:	cmp	r7, #0
     d74:	beq	d88 <test_schema+0xd88>
     d78:	add	r2, r5, r7
     d7c:	ldr	r1, [r2]
     d80:	add	r5, r2, r1
     d84:	b	dac <test_schema+0xdac>
     d88:	mov	r2, #0
     d8c:	cmp	r2, #0
     d90:	bne	da8 <test_schema+0xda8>
     d94:	ldr	r0, [pc, #540]	; fb8 <test_schema+0xfb8>
     d98:	ldr	r1, [pc, #564]	; fd4 <test_schema+0xfd4>
     d9c:	mov	r2, #201	; 0xc9
     da0:	ldr	r3, [pc, #516]	; fac <test_schema+0xfac>
     da4:	bl	0 <__assert_fail>
     da8:	mov	r5, #0
     dac:	mov	r7, #0
     db0:	ldr	r0, [pc, #548]	; fdc <test_schema+0xfdc>
     db4:	cmp	r0, #0
     db8:	movne	r1, #1
     dbc:	moveq	r1, #0
     dc0:	mov	r0, #0
     dc4:	cmp	r5, #0
     dc8:	movne	r1, r1
     dcc:	moveq	r1, r0
     dd0:	cmp	r1, #0
     dd4:	bne	dec <test_schema+0xdec>
     dd8:	ldr	r0, [pc, #448]	; fa0 <test_schema+0xfa0>
     ddc:	ldr	r1, [pc, #496]	; fd4 <test_schema+0xfd4>
     de0:	mov	r2, #147	; 0x93
     de4:	ldr	r3, [pc, #440]	; fa4 <test_schema+0xfa4>
     de8:	bl	0 <__assert_fail>
     dec:	ldr	r0, [r5]
     df0:	sub	r0, r5, r0
     df4:	ldrh	r2, [r0]
     df8:	bic	ip, r2, #16711680	; 0xff0000
     dfc:	bic	ip, ip, #-16777216	; 0xff000000
     e00:	cmp	ip, #6
     e04:	bcc	e14 <test_schema+0xe14>
     e08:	ldrh	r3, [r0, #4]
     e0c:	bic	r7, r3, #16711680	; 0xff0000
     e10:	bic	r7, r7, #-16777216	; 0xff000000
     e14:	cmp	r7, #0
     e18:	beq	e2c <test_schema+0xe2c>
     e1c:	add	r3, r5, r7
     e20:	ldrsb	r0, [r3]
     e24:	sbfx	ip, r0, #0, #8
     e28:	b	e30 <test_schema+0xe30>
     e2c:	mov	ip, #0
     e30:	cmp	ip, #5
     e34:	beq	e44 <test_schema+0xe44>
     e38:	ldr	r0, [pc, #396]	; fcc <test_schema+0xfcc>
     e3c:	bl	0 <printf>
     e40:	b	1950 <test_schema+0x1950>
     e44:	mov	r8, r6
     e48:	mov	sl, #0
     e4c:	cmp	r8, #0
     e50:	beq	e60 <test_schema+0xe60>
     e54:	sub	lr, r8, #4096	; 0x1000
     e58:	ldr	r3, [lr, #4092]	; 0xffc
     e5c:	b	e64 <test_schema+0xe64>
     e60:	mov	r3, #0
     e64:	cmp	r3, #0
     e68:	bne	e78 <test_schema+0xe78>
     e6c:	ldr	ip, [pc, #288]	; f94 <test_schema+0xf94>
     e70:	ldr	r2, [ip]
     e74:	b	115c <test_schema+0x115c>
     e78:	sub	r9, r3, #1
     e7c:	cmp	sl, r9
     e80:	bcs	102c <test_schema+0x102c>
     e84:	sub	r1, r9, sl
     e88:	add	fp, sl, r1, lsr #1
     e8c:	add	r5, r8, fp, lsl #2
     e90:	mov	ip, r8
     e94:	cmp	ip, #0
     e98:	beq	ea8 <test_schema+0xea8>
     e9c:	sub	lr, ip, #4096	; 0x1000
     ea0:	ldr	r0, [lr, #4092]	; 0xffc
     ea4:	b	eac <test_schema+0xeac>
     ea8:	mov	r0, #0
     eac:	ldr	r2, [pc, #212]	; f88 <test_schema+0xf88>
     eb0:	cmp	r2, #0
     eb4:	movne	ip, #1
     eb8:	moveq	ip, #0
     ebc:	mov	r1, #0
     ec0:	cmp	r0, fp
     ec4:	movhi	r3, ip
     ec8:	movls	r3, r1
     ecc:	cmp	r3, #0
     ed0:	bne	ee8 <test_schema+0xee8>
     ed4:	ldr	r0, [pc, #204]	; fa8 <test_schema+0xfa8>
     ed8:	ldr	r1, [pc, #244]	; fd4 <test_schema+0xfd4>
     edc:	mov	r2, #192	; 0xc0
     ee0:	ldr	r3, [pc, #152]	; f80 <test_schema+0xf80>
     ee4:	bl	0 <__assert_fail>
     ee8:	ldr	ip, [r5]
     eec:	add	r7, r5, ip
     ef0:	mov	r5, #0
     ef4:	ldr	ip, [pc, #224]	; fdc <test_schema+0xfdc>
     ef8:	cmp	ip, #0
     efc:	movne	r3, #1
     f00:	moveq	r3, #0
     f04:	mov	r1, #0
     f08:	cmp	r7, #0
     f0c:	movne	ip, r3
     f10:	moveq	ip, r1
     f14:	cmp	ip, #0
     f18:	bne	f30 <test_schema+0xf30>
     f1c:	ldr	r0, [pc, #124]	; fa0 <test_schema+0xfa0>
     f20:	ldr	r1, [pc, #172]	; fd4 <test_schema+0xfd4>
     f24:	mov	r2, #195	; 0xc3
     f28:	ldr	r3, [pc, #128]	; fb0 <test_schema+0xfb0>
     f2c:	bl	0 <__assert_fail>
     f30:	ldr	r3, [r7]
     f34:	sub	r3, r7, r3
     f38:	ldrh	r0, [r3]
     f3c:	bic	r2, r0, #16711680	; 0xff0000
     f40:	bic	r2, r2, #-16777216	; 0xff000000
     f44:	cmp	r2, #6
     f48:	bcc	f58 <test_schema+0xf58>
     f4c:	ldrh	r1, [r3, #4]
     f50:	bic	r5, r1, #16711680	; 0xff0000
     f54:	bic	r5, r5, #-16777216	; 0xff000000
     f58:	cmp	r5, #0
     f5c:	beq	fe8 <test_schema+0xfe8>
     f60:	add	r2, r7, r5
     f64:	ldr	r1, [r2]
     f68:	add	r0, r2, r1
     f6c:	add	r0, r0, #4
     f70:	b	100c <test_schema+0x100c>
     f74:	.word	0x00000238
     f78:	.word	0x0000006b
     f7c:	.word	0x00000263
     f80:	.word	0x000003d6
     f84:	.word	0x0000036a
     f88:	.word	0x0000003d
     f8c:	.word	0x000000d3
     f90:	.word	0x00000273
     f94:	.word	0x00000000
     f98:	.word	0x00000109
     f9c:	.word	0x00000278
     fa0:	.word	0x00000000
     fa4:	.word	0x0000038e
     fa8:	.word	0x00000315
     fac:	.word	0x00000404
     fb0:	.word	0x000003ee
     fb4:	.word	0x00000148
     fb8:	.word	0x00000127
     fbc:	.word	0x0000046b
     fc0:	.word	0x00000454
     fc4:	.word	0x00000484
     fc8:	.word	0x0000043b
     fcc:	.word	0x000002fa
     fd0:	.word	0x000000eb
     fd4:	.word	0x000001c0
     fd8:	.word	0x0000028b
     fdc:	.word	0x00000085
     fe0:	.word	0x0000041a
     fe4:	.word	0x00000082
     fe8:	mov	r1, #0
     fec:	cmp	r1, #0
     ff0:	bne	1008 <test_schema+0x1008>
     ff4:	ldr	r0, [pc, #2504]	; 19c4 <test_schema+0x19c4>
     ff8:	ldr	r1, [pc, #2516]	; 19d4 <test_schema+0x19d4>
     ffc:	mov	r2, #195	; 0xc3
    1000:	ldr	r3, [pc, #2488]	; 19c0 <test_schema+0x19c0>
    1004:	bl	0 <__assert_fail>
    1008:	mov	r0, #0
    100c:	ldr	r1, [pc, #2484]	; 19c8 <test_schema+0x19c8>
    1010:	bl	0 <strcmp>
    1014:	cmp	r0, #0
    1018:	bge	1024 <test_schema+0x1024>
    101c:	add	sl, fp, #1
    1020:	b	e7c <test_schema+0xe7c>
    1024:	mov	r9, fp
    1028:	b	e7c <test_schema+0xe7c>
    102c:	cmp	sl, r9
    1030:	bne	1154 <test_schema+0x1154>
    1034:	add	r5, r8, sl, lsl #2
    1038:	cmp	r8, #0
    103c:	beq	104c <test_schema+0x104c>
    1040:	sub	lr, r8, #4096	; 0x1000
    1044:	ldr	r0, [lr, #4092]	; 0xffc
    1048:	b	1050 <test_schema+0x1050>
    104c:	mov	r0, #0
    1050:	ldr	r1, [pc, #2368]	; 1998 <test_schema+0x1998>
    1054:	cmp	r1, #0
    1058:	movne	r1, #1
    105c:	moveq	r1, #0
    1060:	mov	ip, #0
    1064:	cmp	r0, sl
    1068:	movhi	r0, r1
    106c:	movls	r0, ip
    1070:	cmp	r0, #0
    1074:	bne	108c <test_schema+0x108c>
    1078:	ldr	r0, [pc, #2348]	; 19ac <test_schema+0x19ac>
    107c:	ldr	r1, [pc, #2384]	; 19d4 <test_schema+0x19d4>
    1080:	mov	r2, #192	; 0xc0
    1084:	ldr	r3, [pc, #2312]	; 1994 <test_schema+0x1994>
    1088:	bl	0 <__assert_fail>
    108c:	ldr	r1, [r5]
    1090:	add	r7, r5, r1
    1094:	mov	r5, #0
    1098:	ldr	r1, [pc, #2360]	; 19d8 <test_schema+0x19d8>
    109c:	cmp	r1, #0
    10a0:	movne	r3, #1
    10a4:	moveq	r3, #0
    10a8:	mov	r2, #0
    10ac:	cmp	r7, #0
    10b0:	movne	r1, r3
    10b4:	moveq	r1, r2
    10b8:	cmp	r1, #0
    10bc:	bne	10d4 <test_schema+0x10d4>
    10c0:	ldr	r0, [pc, #2268]	; 19a4 <test_schema+0x19a4>
    10c4:	ldr	r1, [pc, #2312]	; 19d4 <test_schema+0x19d4>
    10c8:	mov	r2, #195	; 0xc3
    10cc:	ldr	r3, [pc, #2284]	; 19c0 <test_schema+0x19c0>
    10d0:	bl	0 <__assert_fail>
    10d4:	ldr	r2, [r7]
    10d8:	sub	r2, r7, r2
    10dc:	ldrh	r0, [r2]
    10e0:	bic	r1, r0, #16711680	; 0xff0000
    10e4:	bic	r1, r1, #-16777216	; 0xff000000
    10e8:	cmp	r1, #6
    10ec:	bcc	10fc <test_schema+0x10fc>
    10f0:	ldrh	r0, [r2, #4]
    10f4:	bic	r5, r0, #16711680	; 0xff0000
    10f8:	bic	r5, r5, #-16777216	; 0xff000000
    10fc:	cmp	r5, #0
    1100:	beq	1118 <test_schema+0x1118>
    1104:	add	ip, r7, r5
    1108:	ldr	r2, [ip]
    110c:	add	r2, ip, r2
    1110:	add	r0, r2, #4
    1114:	b	113c <test_schema+0x113c>
    1118:	mov	r2, #0
    111c:	cmp	r2, #0
    1120:	bne	1138 <test_schema+0x1138>
    1124:	ldr	r0, [pc, #2200]	; 19c4 <test_schema+0x19c4>
    1128:	ldr	r1, [pc, #2212]	; 19d4 <test_schema+0x19d4>
    112c:	mov	r2, #195	; 0xc3
    1130:	ldr	r3, [pc, #2184]	; 19c0 <test_schema+0x19c0>
    1134:	bl	0 <__assert_fail>
    1138:	mov	r0, #0
    113c:	ldr	r1, [pc, #2180]	; 19c8 <test_schema+0x19c8>
    1140:	bl	0 <strcmp>
    1144:	cmp	r0, #0
    1148:	bne	1154 <test_schema+0x1154>
    114c:	mov	r2, sl
    1150:	b	115c <test_schema+0x115c>
    1154:	ldr	r0, [pc, #2112]	; 199c <test_schema+0x199c>
    1158:	ldr	r2, [r0]
    115c:	ldr	r0, [pc, #2104]	; 199c <test_schema+0x199c>
    1160:	ldr	r1, [r0]
    1164:	cmp	r2, r1
    1168:	bne	1178 <test_schema+0x1178>
    116c:	ldr	r0, [pc, #2116]	; 19b8 <test_schema+0x19b8>
    1170:	bl	0 <printf>
    1174:	b	1950 <test_schema+0x1950>
    1178:	add	r5, r6, r2, lsl #2
    117c:	mov	ip, r6
    1180:	cmp	ip, #0
    1184:	beq	1194 <test_schema+0x1194>
    1188:	sub	lr, ip, #4096	; 0x1000
    118c:	ldr	r3, [lr, #4092]	; 0xffc
    1190:	b	1198 <test_schema+0x1198>
    1194:	mov	r3, #0
    1198:	ldr	ip, [pc, #2040]	; 1998 <test_schema+0x1998>
    119c:	cmp	ip, #0
    11a0:	movne	r0, #1
    11a4:	moveq	r0, #0
    11a8:	mov	ip, #0
    11ac:	cmp	r3, r2
    11b0:	movhi	r0, r0
    11b4:	movls	r0, ip
    11b8:	cmp	r0, #0
    11bc:	bne	11d4 <test_schema+0x11d4>
    11c0:	ldr	r0, [pc, #2020]	; 19ac <test_schema+0x19ac>
    11c4:	ldr	r1, [pc, #2056]	; 19d4 <test_schema+0x19d4>
    11c8:	mov	r2, #192	; 0xc0
    11cc:	ldr	r3, [pc, #1984]	; 1994 <test_schema+0x1994>
    11d0:	bl	0 <__assert_fail>
    11d4:	ldr	r0, [r5]
    11d8:	add	r7, r5, r0
    11dc:	mov	r5, #0
    11e0:	ldr	r0, [pc, #2032]	; 19d8 <test_schema+0x19d8>
    11e4:	cmp	r0, #0
    11e8:	movne	r3, #1
    11ec:	moveq	r3, #0
    11f0:	mov	ip, #0
    11f4:	cmp	r7, #0
    11f8:	movne	r2, r3
    11fc:	moveq	r2, ip
    1200:	cmp	r2, #0
    1204:	bne	121c <test_schema+0x121c>
    1208:	ldr	r0, [pc, #1940]	; 19a4 <test_schema+0x19a4>
    120c:	ldr	r1, [pc, #1984]	; 19d4 <test_schema+0x19d4>
    1210:	mov	r2, #201	; 0xc9
    1214:	ldr	r3, [pc, #1952]	; 19bc <test_schema+0x19bc>
    1218:	bl	0 <__assert_fail>
    121c:	ldr	r0, [r7]
    1220:	sub	r2, r7, r0
    1224:	ldrh	r0, [r2]
    1228:	bic	r3, r0, #16711680	; 0xff0000
    122c:	bic	r3, r3, #-16777216	; 0xff000000
    1230:	cmp	r3, #8
    1234:	bcc	1244 <test_schema+0x1244>
    1238:	ldrh	r0, [r2, #6]
    123c:	bic	r5, r0, #16711680	; 0xff0000
    1240:	bic	r5, r5, #-16777216	; 0xff000000
    1244:	cmp	r5, #0
    1248:	beq	125c <test_schema+0x125c>
    124c:	add	r1, r7, r5
    1250:	ldr	r3, [r1]
    1254:	add	r5, r1, r3
    1258:	b	1280 <test_schema+0x1280>
    125c:	mov	r0, #0
    1260:	cmp	r0, #0
    1264:	bne	127c <test_schema+0x127c>
    1268:	ldr	r0, [pc, #1876]	; 19c4 <test_schema+0x19c4>
    126c:	ldr	r1, [pc, #1888]	; 19d4 <test_schema+0x19d4>
    1270:	mov	r2, #201	; 0xc9
    1274:	ldr	r3, [pc, #1856]	; 19bc <test_schema+0x19bc>
    1278:	bl	0 <__assert_fail>
    127c:	mov	r5, #0
    1280:	mov	r7, #0
    1284:	ldr	ip, [pc, #1868]	; 19d8 <test_schema+0x19d8>
    1288:	cmp	ip, #0
    128c:	movne	r3, #1
    1290:	moveq	r3, #0
    1294:	mov	ip, #0
    1298:	cmp	r5, #0
    129c:	movne	r3, r3
    12a0:	moveq	r3, ip
    12a4:	cmp	r3, #0
    12a8:	bne	12c0 <test_schema+0x12c0>
    12ac:	ldr	r0, [pc, #1776]	; 19a4 <test_schema+0x19a4>
    12b0:	ldr	r1, [pc, #1820]	; 19d4 <test_schema+0x19d4>
    12b4:	mov	r2, #147	; 0x93
    12b8:	ldr	r3, [pc, #1768]	; 19a8 <test_schema+0x19a8>
    12bc:	bl	0 <__assert_fail>
    12c0:	mov	ip, r5
    12c4:	ldr	ip, [ip]
    12c8:	sub	r1, r5, ip
    12cc:	ldrh	r0, [r1]
    12d0:	bic	r0, r0, #16711680	; 0xff0000
    12d4:	bic	r0, r0, #-16777216	; 0xff000000
    12d8:	cmp	r0, #6
    12dc:	bcc	12ec <test_schema+0x12ec>
    12e0:	ldrh	ip, [r1, #4]
    12e4:	bic	r7, ip, #16711680	; 0xff0000
    12e8:	bic	r7, r7, #-16777216	; 0xff000000
    12ec:	cmp	r7, #0
    12f0:	beq	1304 <test_schema+0x1304>
    12f4:	add	r1, r5, r7
    12f8:	ldrsb	ip, [r1]
    12fc:	sbfx	r1, ip, #0, #8
    1300:	b	1308 <test_schema+0x1308>
    1304:	mov	r1, #0
    1308:	cmp	r1, #15
    130c:	beq	131c <test_schema+0x131c>
    1310:	ldr	r0, [pc, #1732]	; 19dc <test_schema+0x19dc>
    1314:	bl	0 <printf>
    1318:	b	1950 <test_schema+0x1950>
    131c:	mov	r7, #0
    1320:	ldr	r2, [pc, #1712]	; 19d8 <test_schema+0x19d8>
    1324:	cmp	r2, #0
    1328:	movne	ip, #1
    132c:	moveq	ip, #0
    1330:	mov	r1, #0
    1334:	cmp	r5, #0
    1338:	movne	r3, ip
    133c:	moveq	r3, r1
    1340:	cmp	r3, #0
    1344:	bne	135c <test_schema+0x135c>
    1348:	ldr	r0, [pc, #1620]	; 19a4 <test_schema+0x19a4>
    134c:	ldr	r1, [pc, #1664]	; 19d4 <test_schema+0x19d4>
    1350:	mov	r2, #149	; 0x95
    1354:	ldr	r3, [pc, #1652]	; 19d0 <test_schema+0x19d0>
    1358:	bl	0 <__assert_fail>
    135c:	ldr	r0, [r5]
    1360:	sub	r2, r5, r0
    1364:	ldrh	r3, [r2]
    1368:	bic	r0, r3, #16711680	; 0xff0000
    136c:	bic	r0, r0, #-16777216	; 0xff000000
    1370:	cmp	r0, #10
    1374:	bcc	1384 <test_schema+0x1384>
    1378:	ldrh	r0, [r2, #8]
    137c:	bic	r7, r0, #16711680	; 0xff0000
    1380:	bic	r7, r7, #-16777216	; 0xff000000
    1384:	cmp	r7, #0
    1388:	beq	1398 <test_schema+0x1398>
    138c:	add	r2, r5, r7
    1390:	ldr	r1, [r2]
    1394:	b	139c <test_schema+0x139c>
    1398:	mvn	r1, #0
    139c:	ldr	r0, [sp, #8]
    13a0:	cmp	r1, r0
    13a4:	beq	13b4 <test_schema+0x13b4>
    13a8:	ldr	r0, [pc, #1520]	; 19a0 <test_schema+0x19a0>
    13ac:	bl	0 <printf>
    13b0:	b	1950 <test_schema+0x1950>
    13b4:	mov	r8, r6
    13b8:	mov	r9, #0
    13bc:	cmp	r8, #0
    13c0:	beq	13d0 <test_schema+0x13d0>
    13c4:	sub	lr, r8, #4096	; 0x1000
    13c8:	ldr	ip, [lr, #4092]	; 0xffc
    13cc:	b	13d4 <test_schema+0x13d4>
    13d0:	mov	ip, #0
    13d4:	cmp	ip, #0
    13d8:	bne	13e8 <test_schema+0x13e8>
    13dc:	ldr	r2, [pc, #1464]	; 199c <test_schema+0x199c>
    13e0:	ldr	ip, [r2]
    13e4:	b	1658 <test_schema+0x1658>
    13e8:	sub	fp, ip, #1
    13ec:	cmp	r9, fp
    13f0:	bcs	1528 <test_schema+0x1528>
    13f4:	sub	r3, fp, r9
    13f8:	add	sl, r9, r3, lsr #1
    13fc:	add	r5, r8, sl, lsl #2
    1400:	mov	r2, r8
    1404:	cmp	r2, #0
    1408:	beq	1418 <test_schema+0x1418>
    140c:	sub	lr, r2, #4096	; 0x1000
    1410:	ldr	ip, [lr, #4092]	; 0xffc
    1414:	b	141c <test_schema+0x141c>
    1418:	mov	ip, #0
    141c:	ldr	r2, [pc, #1396]	; 1998 <test_schema+0x1998>
    1420:	cmp	r2, #0
    1424:	movne	r0, #1
    1428:	moveq	r0, #0
    142c:	mov	r1, #0
    1430:	cmp	ip, sl
    1434:	movhi	r1, r0
    1438:	movls	r1, r1
    143c:	cmp	r1, #0
    1440:	bne	1458 <test_schema+0x1458>
    1444:	ldr	r0, [pc, #1376]	; 19ac <test_schema+0x19ac>
    1448:	ldr	r1, [pc, #1412]	; 19d4 <test_schema+0x19d4>
    144c:	mov	r2, #192	; 0xc0
    1450:	ldr	r3, [pc, #1340]	; 1994 <test_schema+0x1994>
    1454:	bl	0 <__assert_fail>
    1458:	ldr	r0, [r5]
    145c:	add	r7, r5, r0
    1460:	mov	r5, #0
    1464:	ldr	r3, [pc, #1388]	; 19d8 <test_schema+0x19d8>
    1468:	cmp	r3, #0
    146c:	movne	r0, #1
    1470:	moveq	r0, #0
    1474:	mov	r1, #0
    1478:	cmp	r7, #0
    147c:	movne	r3, r0
    1480:	moveq	r3, r1
    1484:	cmp	r3, #0
    1488:	bne	14a0 <test_schema+0x14a0>
    148c:	ldr	r0, [pc, #1296]	; 19a4 <test_schema+0x19a4>
    1490:	ldr	r1, [pc, #1340]	; 19d4 <test_schema+0x19d4>
    1494:	mov	r2, #195	; 0xc3
    1498:	ldr	r3, [pc, #1312]	; 19c0 <test_schema+0x19c0>
    149c:	bl	0 <__assert_fail>
    14a0:	ldr	ip, [r7]
    14a4:	sub	ip, r7, ip
    14a8:	ldrh	r3, [ip]
    14ac:	bic	r1, r3, #16711680	; 0xff0000
    14b0:	bic	r1, r1, #-16777216	; 0xff000000
    14b4:	cmp	r1, #6
    14b8:	bcc	14c8 <test_schema+0x14c8>
    14bc:	ldrh	r3, [ip, #4]
    14c0:	bic	r5, r3, #16711680	; 0xff0000
    14c4:	bic	r5, r5, #-16777216	; 0xff000000
    14c8:	cmp	r5, #0
    14cc:	beq	14e4 <test_schema+0x14e4>
    14d0:	add	r0, r7, r5
    14d4:	ldr	r3, [r0]
    14d8:	add	r2, r0, r3
    14dc:	add	r0, r2, #4
    14e0:	b	1508 <test_schema+0x1508>
    14e4:	mov	r2, #0
    14e8:	cmp	r2, #0
    14ec:	bne	1504 <test_schema+0x1504>
    14f0:	ldr	r0, [pc, #1228]	; 19c4 <test_schema+0x19c4>
    14f4:	ldr	r1, [pc, #1240]	; 19d4 <test_schema+0x19d4>
    14f8:	mov	r2, #195	; 0xc3
    14fc:	ldr	r3, [pc, #1212]	; 19c0 <test_schema+0x19c0>
    1500:	bl	0 <__assert_fail>
    1504:	mov	r0, #0
    1508:	ldr	r1, [pc, #1188]	; 19b4 <test_schema+0x19b4>
    150c:	bl	0 <strcmp>
    1510:	cmp	r0, #0
    1514:	bge	1520 <test_schema+0x1520>
    1518:	add	r9, sl, #1
    151c:	b	13ec <test_schema+0x13ec>
    1520:	mov	fp, sl
    1524:	b	13ec <test_schema+0x13ec>
    1528:	cmp	r9, fp
    152c:	bne	1650 <test_schema+0x1650>
    1530:	add	r5, r8, r9, lsl #2
    1534:	cmp	r8, #0
    1538:	beq	1548 <test_schema+0x1548>
    153c:	sub	lr, r8, #4096	; 0x1000
    1540:	ldr	r1, [lr, #4092]	; 0xffc
    1544:	b	154c <test_schema+0x154c>
    1548:	mov	r1, #0
    154c:	ldr	r0, [pc, #1092]	; 1998 <test_schema+0x1998>
    1550:	cmp	r0, #0
    1554:	movne	r3, #1
    1558:	moveq	r3, #0
    155c:	mov	r0, #0
    1560:	cmp	r1, r9
    1564:	movhi	r1, r3
    1568:	movls	r1, r0
    156c:	cmp	r1, #0
    1570:	bne	1588 <test_schema+0x1588>
    1574:	ldr	r0, [pc, #1072]	; 19ac <test_schema+0x19ac>
    1578:	ldr	r1, [pc, #1108]	; 19d4 <test_schema+0x19d4>
    157c:	mov	r2, #192	; 0xc0
    1580:	ldr	r3, [pc, #1036]	; 1994 <test_schema+0x1994>
    1584:	bl	0 <__assert_fail>
    1588:	ldr	r1, [r5]
    158c:	add	r5, r5, r1
    1590:	mov	r7, #0
    1594:	ldr	r1, [pc, #1084]	; 19d8 <test_schema+0x19d8>
    1598:	cmp	r1, #0
    159c:	movne	ip, #1
    15a0:	moveq	ip, #0
    15a4:	mov	r1, #0
    15a8:	cmp	r5, #0
    15ac:	movne	ip, ip
    15b0:	moveq	ip, r1
    15b4:	cmp	ip, #0
    15b8:	bne	15d0 <test_schema+0x15d0>
    15bc:	ldr	r0, [pc, #992]	; 19a4 <test_schema+0x19a4>
    15c0:	ldr	r1, [pc, #1036]	; 19d4 <test_schema+0x19d4>
    15c4:	mov	r2, #195	; 0xc3
    15c8:	ldr	r3, [pc, #1008]	; 19c0 <test_schema+0x19c0>
    15cc:	bl	0 <__assert_fail>
    15d0:	ldr	ip, [r5]
    15d4:	sub	r0, r5, ip
    15d8:	ldrh	r1, [r0]
    15dc:	bic	r2, r1, #16711680	; 0xff0000
    15e0:	bic	r2, r2, #-16777216	; 0xff000000
    15e4:	cmp	r2, #6
    15e8:	bcc	15f8 <test_schema+0x15f8>
    15ec:	ldrh	r0, [r0, #4]
    15f0:	bic	r7, r0, #16711680	; 0xff0000
    15f4:	bic	r7, r7, #-16777216	; 0xff000000
    15f8:	cmp	r7, #0
    15fc:	beq	1614 <test_schema+0x1614>
    1600:	add	ip, r5, r7
    1604:	ldr	r3, [ip]
    1608:	add	r1, ip, r3
    160c:	add	r0, r1, #4
    1610:	b	1638 <test_schema+0x1638>
    1614:	mov	r1, #0
    1618:	cmp	r1, #0
    161c:	bne	1634 <test_schema+0x1634>
    1620:	ldr	r0, [pc, #924]	; 19c4 <test_schema+0x19c4>
    1624:	ldr	r1, [pc, #936]	; 19d4 <test_schema+0x19d4>
    1628:	mov	r2, #195	; 0xc3
    162c:	ldr	r3, [pc, #908]	; 19c0 <test_schema+0x19c0>
    1630:	bl	0 <__assert_fail>
    1634:	mov	r0, #0
    1638:	ldr	r1, [pc, #884]	; 19b4 <test_schema+0x19b4>
    163c:	bl	0 <strcmp>
    1640:	cmp	r0, #0
    1644:	bne	1650 <test_schema+0x1650>
    1648:	mov	ip, r9
    164c:	b	1658 <test_schema+0x1658>
    1650:	ldr	r3, [pc, #836]	; 199c <test_schema+0x199c>
    1654:	ldr	ip, [r3]
    1658:	ldr	r0, [pc, #828]	; 199c <test_schema+0x199c>
    165c:	ldr	r3, [r0]
    1660:	cmp	ip, r3
    1664:	bne	1674 <test_schema+0x1674>
    1668:	ldr	r0, [pc, #880]	; 19e0 <test_schema+0x19e0>
    166c:	bl	0 <printf>
    1670:	b	1950 <test_schema+0x1950>
    1674:	add	r5, r6, ip, lsl #2
    1678:	cmp	r6, #0
    167c:	beq	168c <test_schema+0x168c>
    1680:	sub	lr, r6, #4096	; 0x1000
    1684:	ldr	r0, [lr, #4092]	; 0xffc
    1688:	b	1690 <test_schema+0x1690>
    168c:	mov	r0, #0
    1690:	ldr	r3, [pc, #768]	; 1998 <test_schema+0x1998>
    1694:	cmp	r3, #0
    1698:	movne	r3, #1
    169c:	moveq	r3, #0
    16a0:	mov	r1, #0
    16a4:	cmp	r0, ip
    16a8:	movhi	r3, r3
    16ac:	movls	r3, r1
    16b0:	cmp	r3, #0
    16b4:	bne	16cc <test_schema+0x16cc>
    16b8:	ldr	r0, [pc, #748]	; 19ac <test_schema+0x19ac>
    16bc:	ldr	r1, [pc, #784]	; 19d4 <test_schema+0x19d4>
    16c0:	mov	r2, #192	; 0xc0
    16c4:	ldr	r3, [pc, #712]	; 1994 <test_schema+0x1994>
    16c8:	bl	0 <__assert_fail>
    16cc:	ldr	r1, [r5]
    16d0:	add	r6, r5, r1
    16d4:	mov	r5, #0
    16d8:	ldr	r0, [pc, #760]	; 19d8 <test_schema+0x19d8>
    16dc:	cmp	r0, #0
    16e0:	movne	r3, #1
    16e4:	moveq	r3, #0
    16e8:	mov	ip, #0
    16ec:	cmp	r6, #0
    16f0:	movne	r2, r3
    16f4:	moveq	r2, ip
    16f8:	cmp	r2, #0
    16fc:	bne	1714 <test_schema+0x1714>
    1700:	ldr	r0, [pc, #668]	; 19a4 <test_schema+0x19a4>
    1704:	ldr	r1, [pc, #712]	; 19d4 <test_schema+0x19d4>
    1708:	mov	r2, #201	; 0xc9
    170c:	ldr	r3, [pc, #680]	; 19bc <test_schema+0x19bc>
    1710:	bl	0 <__assert_fail>
    1714:	ldr	r1, [r6]
    1718:	sub	r3, r6, r1
    171c:	ldrh	r0, [r3]
    1720:	bic	r1, r0, #16711680	; 0xff0000
    1724:	bic	r1, r1, #-16777216	; 0xff000000
    1728:	cmp	r1, #8
    172c:	bcc	173c <test_schema+0x173c>
    1730:	ldrh	r0, [r3, #6]
    1734:	bic	r5, r0, #16711680	; 0xff0000
    1738:	bic	r5, r5, #-16777216	; 0xff000000
    173c:	cmp	r5, #0
    1740:	beq	1754 <test_schema+0x1754>
    1744:	add	r3, r6, r5
    1748:	ldr	r2, [r3]
    174c:	add	r5, r3, r2
    1750:	b	1778 <test_schema+0x1778>
    1754:	mov	ip, #0
    1758:	cmp	ip, #0
    175c:	bne	1774 <test_schema+0x1774>
    1760:	ldr	r0, [pc, #604]	; 19c4 <test_schema+0x19c4>
    1764:	ldr	r1, [pc, #616]	; 19d4 <test_schema+0x19d4>
    1768:	mov	r2, #201	; 0xc9
    176c:	ldr	r3, [pc, #584]	; 19bc <test_schema+0x19bc>
    1770:	bl	0 <__assert_fail>
    1774:	mov	r5, #0
    1778:	mov	r7, r5
    177c:	mov	r6, #0
    1780:	ldr	r3, [pc, #592]	; 19d8 <test_schema+0x19d8>
    1784:	cmp	r3, #0
    1788:	movne	r3, #1
    178c:	moveq	r3, #0
    1790:	mov	r1, #0
    1794:	cmp	r7, #0
    1798:	movne	r0, r3
    179c:	moveq	r0, r1
    17a0:	cmp	r0, #0
    17a4:	bne	17bc <test_schema+0x17bc>
    17a8:	ldr	r0, [pc, #500]	; 19a4 <test_schema+0x19a4>
    17ac:	ldr	r1, [pc, #544]	; 19d4 <test_schema+0x19d4>
    17b0:	mov	r2, #147	; 0x93
    17b4:	ldr	r3, [pc, #492]	; 19a8 <test_schema+0x19a8>
    17b8:	bl	0 <__assert_fail>
    17bc:	ldr	r3, [r7]
    17c0:	sub	r1, r7, r3
    17c4:	ldrh	r2, [r1]
    17c8:	bic	r0, r2, #16711680	; 0xff0000
    17cc:	bic	r0, r0, #-16777216	; 0xff000000
    17d0:	cmp	r0, #6
    17d4:	bcc	17e4 <test_schema+0x17e4>
    17d8:	ldrh	r1, [r1, #4]
    17dc:	bic	r6, r1, #16711680	; 0xff0000
    17e0:	bic	r6, r6, #-16777216	; 0xff000000
    17e4:	cmp	r6, #0
    17e8:	beq	17fc <test_schema+0x17fc>
    17ec:	add	r1, r7, r6
    17f0:	ldrsb	ip, [r1]
    17f4:	sbfx	r0, ip, #0, #8
    17f8:	b	1800 <test_schema+0x1800>
    17fc:	mov	r0, #0
    1800:	cmp	r0, #14
    1804:	beq	1814 <test_schema+0x1814>
    1808:	ldr	r0, [pc, #444]	; 19cc <test_schema+0x19cc>
    180c:	bl	0 <printf>
    1810:	b	1950 <test_schema+0x1950>
    1814:	mov	r6, r5
    1818:	mov	r7, #0
    181c:	ldr	r1, [pc, #436]	; 19d8 <test_schema+0x19d8>
    1820:	cmp	r1, #0
    1824:	movne	ip, #1
    1828:	moveq	ip, #0
    182c:	mov	r2, #0
    1830:	cmp	r6, #0
    1834:	movne	r1, ip
    1838:	moveq	r1, r2
    183c:	cmp	r1, #0
    1840:	bne	1858 <test_schema+0x1858>
    1844:	ldr	r0, [pc, #344]	; 19a4 <test_schema+0x19a4>
    1848:	ldr	r1, [pc, #388]	; 19d4 <test_schema+0x19d4>
    184c:	mov	r2, #148	; 0x94
    1850:	ldr	r3, [pc, #344]	; 19b0 <test_schema+0x19b0>
    1854:	bl	0 <__assert_fail>
    1858:	ldr	r0, [r6]
    185c:	sub	r0, r6, r0
    1860:	ldrh	ip, [r0]
    1864:	bic	ip, ip, #16711680	; 0xff0000
    1868:	bic	ip, ip, #-16777216	; 0xff000000
    186c:	cmp	ip, #8
    1870:	bcc	1880 <test_schema+0x1880>
    1874:	ldrh	r1, [r0, #6]
    1878:	bic	r7, r1, #16711680	; 0xff0000
    187c:	bic	r7, r7, #-16777216	; 0xff000000
    1880:	cmp	r7, #0
    1884:	beq	1898 <test_schema+0x1898>
    1888:	add	ip, r6, r7
    188c:	ldrsb	r0, [ip]
    1890:	sbfx	r3, r0, #0, #8
    1894:	b	189c <test_schema+0x189c>
    1898:	mov	r3, #0
    189c:	cmp	r3, #15
    18a0:	beq	18b0 <test_schema+0x18b0>
    18a4:	ldr	r0, [pc, #228]	; 1990 <test_schema+0x1990>
    18a8:	bl	0 <printf>
    18ac:	b	1950 <test_schema+0x1950>
    18b0:	mov	r6, #0
    18b4:	ldr	r1, [pc, #284]	; 19d8 <test_schema+0x19d8>
    18b8:	cmp	r1, #0
    18bc:	movne	r3, #1
    18c0:	moveq	r3, #0
    18c4:	mov	ip, #0
    18c8:	cmp	r5, #0
    18cc:	movne	r1, r3
    18d0:	moveq	r1, ip
    18d4:	cmp	r1, #0
    18d8:	bne	18f0 <test_schema+0x18f0>
    18dc:	ldr	r0, [pc, #192]	; 19a4 <test_schema+0x19a4>
    18e0:	ldr	r1, [pc, #236]	; 19d4 <test_schema+0x19d4>
    18e4:	mov	r2, #149	; 0x95
    18e8:	ldr	r3, [pc, #224]	; 19d0 <test_schema+0x19d0>
    18ec:	bl	0 <__assert_fail>
    18f0:	ldr	r1, [r5]
    18f4:	sub	r0, r5, r1
    18f8:	ldrh	r1, [r0]
    18fc:	bic	r3, r1, #16711680	; 0xff0000
    1900:	bic	r3, r3, #-16777216	; 0xff000000
    1904:	cmp	r3, #10
    1908:	bcc	1918 <test_schema+0x1918>
    190c:	ldrh	r2, [r0, #8]
    1910:	bic	r6, r2, #16711680	; 0xff0000
    1914:	bic	r6, r6, #-16777216	; 0xff000000
    1918:	cmp	r6, #0
    191c:	beq	192c <test_schema+0x192c>
    1920:	add	r1, r5, r6
    1924:	ldr	r0, [r1]
    1928:	b	1930 <test_schema+0x1930>
    192c:	mvn	r0, #0
    1930:	ldr	r2, [sp, #8]
    1934:	cmp	r0, r2
    1938:	beq	1948 <test_schema+0x1948>
    193c:	ldr	r0, [pc, #160]	; 19e4 <test_schema+0x19e4>
    1940:	bl	0 <printf>
    1944:	b	1950 <test_schema+0x1950>
    1948:	mov	r3, #0
    194c:	str	r3, [sp, #12]
    1950:	cmp	r4, #0
    1954:	beq	1960 <test_schema+0x1960>
    1958:	mov	r0, r4
    195c:	bl	0 <free>
    1960:	ldr	r0, [sp, #12]
    1964:	ldr	r4, [sp, #16]
    1968:	ldr	r5, [sp, #20]
    196c:	ldr	r6, [sp, #24]
    1970:	ldr	r7, [sp, #28]
    1974:	ldr	r8, [sp, #32]
    1978:	ldr	r9, [sp, #36]	; 0x24
    197c:	ldr	sl, [sp, #40]	; 0x28
    1980:	ldr	fp, [sp, #44]	; 0x2c
    1984:	ldr	lr, [sp, #4]
    1988:	add	sp, sp, #56	; 0x38
    198c:	bx	lr
    1990:	.word	0x00000191
    1994:	.word	0x000003d6
    1998:	.word	0x0000003d
    199c:	.word	0x00000000
    19a0:	.word	0x000000bb
    19a4:	.word	0x00000000
    19a8:	.word	0x0000038e
    19ac:	.word	0x00000315
    19b0:	.word	0x000003a8
    19b4:	.word	0x000000d9
    19b8:	.word	0x00000026
    19bc:	.word	0x00000404
    19c0:	.word	0x000003ee
    19c4:	.word	0x00000127
    19c8:	.word	0x0000034c
    19cc:	.word	0x0000016a
    19d0:	.word	0x000003c0
    19d4:	.word	0x000001c0
    19d8:	.word	0x00000085
    19dc:	.word	0x00000352
    19e0:	.word	0x00000050
    19e4:	.word	0x000002d1

000019e8 <main>:
    19e8:	mov	ip, sp
    19ec:	sub	sp, sp, #16
    19f0:	str	ip, [sp]
    19f4:	str	lr, [sp, #4]
    19f8:	str	r4, [sp, #8]
    19fc:	str	r5, [sp, #12]
    1a00:	mov	r4, r1
    1a04:	mov	r5, r0
    1a08:	cmp	r5, #2
    1a0c:	movne	r2, #1
    1a10:	moveq	r2, #0
    1a14:	mov	r3, #0
    1a18:	cmp	r5, #1
    1a1c:	movne	r0, r2
    1a20:	moveq	r0, r3
    1a24:	cmp	r0, #0
    1a28:	beq	1a44 <main+0x5c>
    1a2c:	ldr	r0, [pc, #68]	; 1a78 <main+0x90>
    1a30:	ldr	r0, [r0]
    1a34:	ldr	r1, [pc, #56]	; 1a74 <main+0x8c>
    1a38:	bl	0 <fprintf>
    1a3c:	mov	r0, #1
    1a40:	bl	0 <exit>
    1a44:	cmp	r5, #2
    1a48:	bne	1a58 <main+0x70>
    1a4c:	ldr	r2, [pc, #40]	; 1a7c <main+0x94>
    1a50:	ldr	r1, [r4, #4]
    1a54:	str	r1, [r2]
    1a58:	ldr	r0, [pc, #28]	; 1a7c <main+0x94>
    1a5c:	ldr	r0, [r0]
    1a60:	ldr	r4, [sp, #8]
    1a64:	ldr	r5, [sp, #12]
    1a68:	ldr	lr, [sp, #4]
    1a6c:	add	sp, sp, #16
    1a70:	b	0 <test_schema>
    1a74:	.word	0x00000290
	...
