

================================================================
== Vitis HLS Report for 'loop_pipeline'
================================================================
* Date:           Tue Mar 28 16:02:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        LoopPipeline
* Solution:       solution_pipeline_I (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    260|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    180|    -|
|Register         |        -|   -|    132|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   1|    132|    440|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   1|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------------+------------------------------------+---------------------+
    |                Instance               |               Module               |      Expression     |
    +---------------------------------------+------------------------------------+---------------------+
    |ama_addmuladd_9s_9s_8ns_20s_20_4_1_U1  |ama_addmuladd_9s_9s_8ns_20s_20_4_1  |  i0 + (i1 + i2) * i3|
    +---------------------------------------+------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |tmp10_fu_342_p2  |         +|   0|  0|  14|           6|           6|
    |tmp11_fu_498_p2  |         +|   0|  0|  16|           9|           9|
    |tmp12_fu_439_p2  |         +|   0|  0|  15|           8|           8|
    |tmp13_fu_391_p2  |         +|   0|  0|  14|           6|           6|
    |tmp14_fu_419_p2  |         +|   0|  0|  14|           7|           7|
    |tmp15_fu_409_p2  |         +|   0|  0|  14|           6|           6|
    |tmp16_fu_488_p2  |         +|   0|  0|  15|           8|           8|
    |tmp17_fu_445_p2  |         +|   0|  0|  14|           6|           6|
    |tmp18_fu_473_p2  |         +|   0|  0|  14|           7|           7|
    |tmp19_fu_463_p2  |         +|   0|  0|  14|           6|           6|
    |tmp1_fu_318_p2   |         +|   0|  0|  15|           8|           8|
    |tmp4_fu_270_p2   |         +|   0|  0|  14|           6|           6|
    |tmp5_fu_298_p2   |         +|   0|  0|  14|           7|           7|
    |tmp6_fu_288_p2   |         +|   0|  0|  14|           6|           6|
    |tmp7_fu_375_p2   |         +|   0|  0|  15|           8|           8|
    |tmp8_fu_324_p2   |         +|   0|  0|  14|           6|           6|
    |tmp9_fu_352_p2   |         +|   0|  0|  14|           7|           7|
    |tmp_fu_385_p2    |         +|   0|  0|  16|           9|           9|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0| 260|         126|         126|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |A_address0  |  45|         11|    5|         55|
    |A_address1  |  45|         11|    5|         55|
    |ap_NS_fsm   |  81|         17|    1|         17|
    |reg_253     |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       | 180|         41|   16|        137|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |acc_V          |  20|   0|   20|          0|
    |ap_CS_fsm      |  16|   0|   16|          0|
    |reg_253        |   5|   0|    5|          0|
    |reg_258        |   5|   0|    5|          0|
    |tmp11_reg_685  |   9|   0|    9|          0|
    |tmp12_reg_670  |   8|   0|    8|          0|
    |tmp13_reg_630  |   6|   0|    6|          0|
    |tmp14_reg_655  |   7|   0|    7|          0|
    |tmp17_reg_675  |   6|   0|    6|          0|
    |tmp18_reg_680  |   7|   0|    7|          0|
    |tmp1_reg_590   |   8|   0|    8|          0|
    |tmp4_reg_550   |   6|   0|    6|          0|
    |tmp5_reg_575   |   7|   0|    7|          0|
    |tmp8_reg_595   |   6|   0|    6|          0|
    |tmp9_reg_610   |   7|   0|    7|          0|
    |tmp_reg_625    |   9|   0|    9|          0|
    +---------------+----+----+-----+-----------+
    |Total          | 132|   0|  132|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_return   |  out|   20|  ap_ctrl_hs|  loop_pipeline|  return value|
|A_address0  |  out|    5|   ap_memory|              A|         array|
|A_ce0       |  out|    1|   ap_memory|              A|         array|
|A_q0        |   in|    5|   ap_memory|              A|         array|
|A_address1  |  out|    5|   ap_memory|              A|         array|
|A_ce1       |  out|    1|   ap_memory|              A|         array|
|A_q1        |   in|    5|   ap_memory|              A|         array|
+------------+-----+-----+------------+---------------+--------------+

