
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 659621 
ERROR: [Synth 8-1031] h is not declared [/home/mlatif/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv:64]
ERROR: [Synth 8-1031] y is not declared [/home/mlatif/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv:67]
ERROR: [Synth 8-1031] h is not declared [/home/mlatif/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv:73]
INFO: [Synth 8-2350] module top ignored due to previous errors [/home/mlatif/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv:23]
Failed to read verilog '/home/mlatif/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/SimpleBitUnpack_top.sv'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 20:28:10 2024...
