{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525719174149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525719174149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 21:52:53 2018 " "Processing started: Mon May 07 21:52:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525719174149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719174149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu32 -c alu32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719174149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525719174680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525719174680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525719184336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32_testbench " "Found entity 1: alu32_testbench" {  } { { "alu32_testbench.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32_testbench.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525719184336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32interface.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32interface " "Found entity 1: alu32interface" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525719184336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu32interface " "Elaborating entity \"alu32interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525719184414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 alu32:myALU32 " "Elaborating entity \"alu32\" for hierarchy \"alu32:myALU32\"" {  } { { "alu32interface.v" "myALU32" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525719184414 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult alu32.v(78) " "Verilog HDL Always Construct warning at alu32.v(78): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state alu32.v(78) " "Verilog HDL Always Construct warning at alu32.v(78): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT_CONT_STATE alu32.v(78) " "Inferred latch for \"next_state.MULT_CONT_STATE\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COMB_STATE alu32.v(78) " "Inferred latch for \"next_state.COMB_STATE\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] alu32.v(78) " "Inferred latch for \"ALUResult\[0\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] alu32.v(78) " "Inferred latch for \"ALUResult\[1\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] alu32.v(78) " "Inferred latch for \"ALUResult\[2\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] alu32.v(78) " "Inferred latch for \"ALUResult\[3\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] alu32.v(78) " "Inferred latch for \"ALUResult\[4\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] alu32.v(78) " "Inferred latch for \"ALUResult\[5\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] alu32.v(78) " "Inferred latch for \"ALUResult\[6\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] alu32.v(78) " "Inferred latch for \"ALUResult\[7\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] alu32.v(78) " "Inferred latch for \"ALUResult\[8\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] alu32.v(78) " "Inferred latch for \"ALUResult\[9\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] alu32.v(78) " "Inferred latch for \"ALUResult\[10\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] alu32.v(78) " "Inferred latch for \"ALUResult\[11\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] alu32.v(78) " "Inferred latch for \"ALUResult\[12\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] alu32.v(78) " "Inferred latch for \"ALUResult\[13\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] alu32.v(78) " "Inferred latch for \"ALUResult\[14\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] alu32.v(78) " "Inferred latch for \"ALUResult\[15\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] alu32.v(78) " "Inferred latch for \"ALUResult\[16\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] alu32.v(78) " "Inferred latch for \"ALUResult\[17\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] alu32.v(78) " "Inferred latch for \"ALUResult\[18\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] alu32.v(78) " "Inferred latch for \"ALUResult\[19\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] alu32.v(78) " "Inferred latch for \"ALUResult\[20\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] alu32.v(78) " "Inferred latch for \"ALUResult\[21\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] alu32.v(78) " "Inferred latch for \"ALUResult\[22\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] alu32.v(78) " "Inferred latch for \"ALUResult\[23\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] alu32.v(78) " "Inferred latch for \"ALUResult\[24\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] alu32.v(78) " "Inferred latch for \"ALUResult\[25\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] alu32.v(78) " "Inferred latch for \"ALUResult\[26\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] alu32.v(78) " "Inferred latch for \"ALUResult\[27\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] alu32.v(78) " "Inferred latch for \"ALUResult\[28\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] alu32.v(78) " "Inferred latch for \"ALUResult\[29\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] alu32.v(78) " "Inferred latch for \"ALUResult\[30\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] alu32.v(78) " "Inferred latch for \"ALUResult\[31\]\" at alu32.v(78)" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719184430 "|alu32interface|alu32:myALU32"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[0\] " "Latch alu32:myALU32\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[1\] " "Latch alu32:myALU32\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[2\] " "Latch alu32:myALU32\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[3\] " "Latch alu32:myALU32\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[4\] " "Latch alu32:myALU32\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[5\] " "Latch alu32:myALU32\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[6\] " "Latch alu32:myALU32\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[7\] " "Latch alu32:myALU32\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[8\] " "Latch alu32:myALU32\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[9\] " "Latch alu32:myALU32\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[10\] " "Latch alu32:myALU32\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[11\] " "Latch alu32:myALU32\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[12\] " "Latch alu32:myALU32\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[13\] " "Latch alu32:myALU32\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[14\] " "Latch alu32:myALU32\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[15\] " "Latch alu32:myALU32\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[16\] " "Latch alu32:myALU32\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[17\] " "Latch alu32:myALU32\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[18\] " "Latch alu32:myALU32\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[19\] " "Latch alu32:myALU32\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[20\] " "Latch alu32:myALU32\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[21\] " "Latch alu32:myALU32\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[22\] " "Latch alu32:myALU32\|ALUResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[23\] " "Latch alu32:myALU32\|ALUResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[24\] " "Latch alu32:myALU32\|ALUResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[25\] " "Latch alu32:myALU32\|ALUResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[26\] " "Latch alu32:myALU32\|ALUResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[27\] " "Latch alu32:myALU32\|ALUResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[28\] " "Latch alu32:myALU32\|ALUResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[29\] " "Latch alu32:myALU32\|ALUResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[30\] " "Latch alu32:myALU32\|ALUResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[2\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|ALUResult\[31\] " "Latch alu32:myALU32\|ALUResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUop\[1\] " "Ports D and ENA on the latch are fed by the same signal ALUop\[1\]" {  } { { "alu32interface.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32interface.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|next_state.MULT_CONT_STATE_931 " "Latch alu32:myALU32\|next_state.MULT_CONT_STATE_931 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu32:myALU32\|state.MULT_END_STATE " "Ports D and ENA on the latch are fed by the same signal alu32:myALU32\|state.MULT_END_STATE" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu32:myALU32\|next_state.COMB_STATE_941 " "Latch alu32:myALU32\|next_state.COMB_STATE_941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu32:myALU32\|state.MULT_END_STATE " "Ports D and ENA on the latch are fed by the same signal alu32:myALU32\|state.MULT_END_STATE" {  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525719185117 ""}  } { { "alu32.v" "" { Text "C:/Users/asoyyigit/Dropbox/AdvCompOrg/hw2/alu32/alu32.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525719185117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525719185414 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525719185977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525719186335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525719186335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "548 " "Implemented 548 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525719186554 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525719186554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "509 " "Implemented 509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525719186554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525719186554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525719186600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 21:53:06 2018 " "Processing ended: Mon May 07 21:53:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525719186600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525719186600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525719186600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525719186600 ""}
