-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layer5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    corr4_out_V_valid_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_valid_V_empty_n : IN STD_LOGIC;
    corr4_out_V_valid_V_read : OUT STD_LOGIC;
    corr4_out_V_data_V_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    corr4_out_V_data_V_empty_n : IN STD_LOGIC;
    corr4_out_V_data_V_read : OUT STD_LOGIC;
    corr4_out_V_keep_V_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    corr4_out_V_keep_V_empty_n : IN STD_LOGIC;
    corr4_out_V_keep_V_read : OUT STD_LOGIC;
    corr4_out_V_user_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_user_V_empty_n : IN STD_LOGIC;
    corr4_out_V_user_V_read : OUT STD_LOGIC;
    corr4_out_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_last_V_empty_n : IN STD_LOGIC;
    corr4_out_V_last_V_read : OUT STD_LOGIC;
    corr4_out_V_id_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_id_V_empty_n : IN STD_LOGIC;
    corr4_out_V_id_V_read : OUT STD_LOGIC;
    corr4_out_V_dest_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    corr4_out_V_dest_V_empty_n : IN STD_LOGIC;
    corr4_out_V_dest_V_read : OUT STD_LOGIC;
    corr5_out_V_valid_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_valid_V_full_n : IN STD_LOGIC;
    corr5_out_V_valid_V_write : OUT STD_LOGIC;
    corr5_out_V_data_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    corr5_out_V_data_V_full_n : IN STD_LOGIC;
    corr5_out_V_data_V_write : OUT STD_LOGIC;
    corr5_out_V_keep_V_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    corr5_out_V_keep_V_full_n : IN STD_LOGIC;
    corr5_out_V_keep_V_write : OUT STD_LOGIC;
    corr5_out_V_user_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_user_V_full_n : IN STD_LOGIC;
    corr5_out_V_user_V_write : OUT STD_LOGIC;
    corr5_out_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_last_V_full_n : IN STD_LOGIC;
    corr5_out_V_last_V_write : OUT STD_LOGIC;
    corr5_out_V_id_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_id_V_full_n : IN STD_LOGIC;
    corr5_out_V_id_V_write : OUT STD_LOGIC;
    corr5_out_V_dest_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    corr5_out_V_dest_V_full_n : IN STD_LOGIC;
    corr5_out_V_dest_V_write : OUT STD_LOGIC );
end;


architecture behav of layer5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (30 downto 0) := "0000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (30 downto 0) := "0000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (30 downto 0) := "0000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (30 downto 0) := "0000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (30 downto 0) := "0000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (30 downto 0) := "0000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (30 downto 0) := "0001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (30 downto 0) := "0010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (30 downto 0) := "0100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_40 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_const_lv13_41 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000001";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv12_630 : STD_LOGIC_VECTOR (11 downto 0) := "011000110000";
    constant ap_const_lv12_631 : STD_LOGIC_VECTOR (11 downto 0) := "011000110001";
    constant ap_const_lv12_670 : STD_LOGIC_VECTOR (11 downto 0) := "011001110000";
    constant ap_const_lv12_671 : STD_LOGIC_VECTOR (11 downto 0) := "011001110001";
    constant ap_const_lv11_318 : STD_LOGIC_VECTOR (10 downto 0) := "01100011000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv9_118 : STD_LOGIC_VECTOR (8 downto 0) := "100011000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal biases_layer5_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal biases_layer5_V_ce0 : STD_LOGIC;
    signal biases_layer5_V_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal weights_layer5_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal weights_layer5_V_ce0 : STD_LOGIC;
    signal weights_layer5_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal corr4_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln710_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln729_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal corr4_out_V_data_V_blk_n : STD_LOGIC;
    signal corr4_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr4_out_V_user_V_blk_n : STD_LOGIC;
    signal corr4_out_V_last_V_blk_n : STD_LOGIC;
    signal corr4_out_V_id_V_blk_n : STD_LOGIC;
    signal corr4_out_V_dest_V_blk_n : STD_LOGIC;
    signal corr5_out_V_valid_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal corr5_out_V_data_V_blk_n : STD_LOGIC;
    signal corr5_out_V_keep_V_blk_n : STD_LOGIC;
    signal corr5_out_V_user_V_blk_n : STD_LOGIC;
    signal corr5_out_V_last_V_blk_n : STD_LOGIC;
    signal corr5_out_V_id_V_blk_n : STD_LOGIC;
    signal corr5_out_V_dest_V_blk_n : STD_LOGIC;
    signal row_idx_fu_1656_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal row_idx_reg_2923 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_1668_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_2931 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln688_fu_1682_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln688_reg_2936 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln687_fu_1662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln695_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln695_reg_2941 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln707_fu_1692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln707_reg_2945 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln726_fu_1698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln726_reg_2949 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln745_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln745_reg_2953 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln321_fu_1746_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln321_reg_2957 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln726_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln726_reg_2963 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_1762_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal current_input_channe_6_fu_1788_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_6_reg_2978 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln697_fu_1794_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln697_reg_2983 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln692_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln762_reg_2989 : STD_LOGIC_VECTOR (0 downto 0);
    signal filter_line_fu_1804_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal filter_line_reg_2996 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln321_56_fu_1873_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_56_reg_3001 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln697_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_58_fu_1942_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_58_reg_3006 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_60_fu_1969_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_60_reg_3011 : STD_LOGIC_VECTOR (12 downto 0);
    signal img_channel_valid_V_47_reg_3016 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_48_reg_3021 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_49_reg_3026 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_50_reg_3031 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_34_reg_3036 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_35_reg_3041 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_36_reg_3046 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_37_reg_3051 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_35_reg_3056 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_36_reg_3061 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_37_reg_3066 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_38_reg_3071 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_33_reg_3076 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_34_reg_3081 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_35_reg_3086 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_36_reg_3091 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_35_reg_3096 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_36_reg_3101 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_37_reg_3106 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_38_reg_3111 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_35_reg_3116 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_36_reg_3121 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_37_reg_3126 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_38_reg_3131 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_35_reg_3136 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_36_reg_3141 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_37_reg_3146 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_38_reg_3151 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_fu_2043_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_reg_3159 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln699_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_64_fu_2069_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_64_reg_3169 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_input_element_16_fu_2110_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op247 : STD_LOGIC;
    signal ap_block_state9 : BOOLEAN;
    signal add_ln321_68_fu_2150_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_68_reg_3212 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal img_channel_valid_V_54_reg_3217 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_55_reg_3222 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_56_reg_3227 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_57_reg_3232 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_39_reg_3237 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_40_reg_3242 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_41_reg_3247 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_a_42_reg_3252 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_40_reg_3257 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_41_reg_3262 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_42_reg_3267 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_a_43_reg_3272 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_38_reg_3277 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_39_reg_3282 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_40_reg_3287 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_a_41_reg_3292 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_40_reg_3297 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_41_reg_3302 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_42_reg_3307 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_a_43_reg_3312 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_40_reg_3317 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_41_reg_3322 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_42_reg_3327 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_add_43_reg_3332 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_40_reg_3337 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_41_reg_3342 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_42_reg_3347 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_a_43_reg_3352 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_19_fu_2244_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op365 : STD_LOGIC;
    signal ap_block_state11 : BOOLEAN;
    signal add_ln321_73_fu_2278_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_73_reg_3365 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal add_ln321_75_fu_2301_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_75_reg_3370 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_input_element_20_fu_2313_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_20_reg_3378 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln747_fu_2307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_77_fu_2343_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_77_reg_3388 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_79_fu_2382_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_79_reg_3423 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_80_fu_2388_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_80_reg_3428 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_input_element_21_fu_2410_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_21_reg_3436 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln755_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln321_82_fu_2440_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_82_reg_3446 : STD_LOGIC_VECTOR (11 downto 0);
    signal current_filter_fu_2461_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_filter_reg_3484 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal zext_ln770_fu_2467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln770_reg_3489 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln764_fu_2455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln162_fu_2471_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln162_reg_3494 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln766_fu_2483_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln766_reg_3499 : STD_LOGIC_VECTOR (10 downto 0);
    signal current_input_channe_7_fu_2493_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_7_reg_3508 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal zext_ln203_41_fu_2499_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_41_reg_3513 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln766_fu_2487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_24_fu_2515_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_24_reg_3518 : STD_LOGIC_VECTOR (7 downto 0);
    signal subfilter_element_fu_2527_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_element_reg_3531 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal add_ln203_26_fu_2568_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_26_reg_3536 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln768_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal input_line_fu_2593_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal input_line_reg_3549 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal add_ln203_28_fu_2666_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_28_reg_3554 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln772_fu_2587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_29_fu_2684_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_29_reg_3559 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_input_element_18_fu_2696_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_18_reg_3567 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal icmp_ln774_fu_2690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln203_31_fu_2720_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_31_reg_3577 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_input_element_17_fu_2735_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_17_reg_3585 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal out_layer_data_V_add_3_reg_3590 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln780_fu_2729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1265_fu_2767_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1265_reg_3600 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal sext_ln703_fu_2771_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_reg_3605 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_input_element_15_fu_2781_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element_15_reg_3613 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal icmp_ln785_fu_2775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_data_V_add_4_reg_3624 : STD_LOGIC_VECTOR (9 downto 0);
    signal aux_sum_V_fu_2806_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal aux_sum_V_reg_3629 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal add_ln203_fu_2811_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_reg_3635 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_46_reg_3640 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_layer_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_valid_V_reg_3670 : STD_LOGIC_VECTOR (0 downto 0);
    signal subfilter_layer_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_layer_V_ce0 : STD_LOGIC;
    signal subfilter_layer_V_we0 : STD_LOGIC;
    signal subfilter_layer_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal subfilter_layer_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal correlate_img_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal correlate_img_ce0 : STD_LOGIC;
    signal correlate_img_we0 : STD_LOGIC;
    signal correlate_img_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_ce0 : STD_LOGIC;
    signal img_channel_valid_V_we0 : STD_LOGIC;
    signal img_channel_valid_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_valid_V_ce1 : STD_LOGIC;
    signal img_channel_valid_V_we1 : STD_LOGIC;
    signal img_channel_valid_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_valid_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_data_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_ce0 : STD_LOGIC;
    signal img_channel_data_V_we0 : STD_LOGIC;
    signal img_channel_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_ce1 : STD_LOGIC;
    signal img_channel_data_V_we1 : STD_LOGIC;
    signal img_channel_data_V_d1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_data_V_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_ce0 : STD_LOGIC;
    signal img_channel_keep_V_we0 : STD_LOGIC;
    signal img_channel_keep_V_d0 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_keep_V_ce1 : STD_LOGIC;
    signal img_channel_keep_V_we1 : STD_LOGIC;
    signal img_channel_keep_V_d1 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_keep_V_q1 : STD_LOGIC_VECTOR (3 downto 0);
    signal img_channel_user_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_ce0 : STD_LOGIC;
    signal img_channel_user_V_we0 : STD_LOGIC;
    signal img_channel_user_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_user_V_ce1 : STD_LOGIC;
    signal img_channel_user_V_we1 : STD_LOGIC;
    signal img_channel_user_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_user_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_ce0 : STD_LOGIC;
    signal img_channel_last_V_we0 : STD_LOGIC;
    signal img_channel_last_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_last_V_ce1 : STD_LOGIC;
    signal img_channel_last_V_we1 : STD_LOGIC;
    signal img_channel_last_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_last_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_ce0 : STD_LOGIC;
    signal img_channel_id_V_we0 : STD_LOGIC;
    signal img_channel_id_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_id_V_ce1 : STD_LOGIC;
    signal img_channel_id_V_we1 : STD_LOGIC;
    signal img_channel_id_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_id_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_ce0 : STD_LOGIC;
    signal img_channel_dest_V_we0 : STD_LOGIC;
    signal img_channel_dest_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal img_channel_dest_V_ce1 : STD_LOGIC;
    signal img_channel_dest_V_we1 : STD_LOGIC;
    signal img_channel_dest_V_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_channel_dest_V_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal channel_from_prev_ou_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal channel_from_prev_ou_ce0 : STD_LOGIC;
    signal channel_from_prev_ou_we0 : STD_LOGIC;
    signal channel_from_prev_ou_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_valid_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_layer_valid_V_ce0 : STD_LOGIC;
    signal out_layer_data_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_layer_data_V_ce0 : STD_LOGIC;
    signal out_layer_data_V_we0 : STD_LOGIC;
    signal out_layer_data_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_layer_data_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_CORRELATE_1_fu_1585_ap_start : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1585_ap_done : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1585_ap_idle : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1585_ap_ready : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1585_prev_output_channel_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_CORRELATE_1_fu_1585_prev_output_channel_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1585_filter_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_CORRELATE_1_fu_1585_filter_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1585_correlate_img_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_CORRELATE_1_fu_1585_correlate_img_V_ce0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1585_correlate_img_V_we0 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1585_correlate_img_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_idx_0_reg_1395 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_0_reg_1407 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln688_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln684_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_reg_1418 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_input_channe_reg_1429 : STD_LOGIC_VECTOR (3 downto 0);
    signal filter_line_0_reg_1441 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_input_element_s_reg_1452 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal index_input_element1_reg_1463 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element2_reg_1474 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_input_element2_9_reg_1485 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal index_input_element2_10_reg_1496 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal current_filter_0_reg_1507 : STD_LOGIC_VECTOR (3 downto 0);
    signal current_input_channe_10_reg_1518 : STD_LOGIC_VECTOR (3 downto 0);
    signal subfilter_element_0_reg_1529 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal input_line_0_reg_1541 : STD_LOGIC_VECTOR (1 downto 0);
    signal index_input_element2_11_reg_1552 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal index_input_element2_12_reg_1563 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal index_input_element2_13_reg_1574 : STD_LOGIC_VECTOR (6 downto 0);
    signal io_acc_block_signal_op707 : STD_LOGIC;
    signal grp_CORRELATE_1_fu_1585_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln203_40_fu_1777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_92_fu_1992_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_91_fu_1975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_93_fu_2009_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_94_fu_2026_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_96_fu_2058_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_97_fu_2074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_101_fu_2099_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_106_fu_2173_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_105_fu_2156_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_107_fu_2190_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_108_fu_2207_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_110_fu_2233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_116_fu_2332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_117_fu_2394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_123_fu_2429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_124_fu_2445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_45_fu_2573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln770_1_fu_2577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_52_fu_2715_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_53_fu_2725_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1265_5_fu_2755_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln782_fu_2741_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln162_3_fu_2796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln321_99_fu_2837_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln703_fu_2760_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1592_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_fu_1674_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln745_fu_1704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1716_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_1728_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln321_fu_1724_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_85_fu_1736_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln321_fu_1740_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_fu_1768_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln203_23_fu_1772_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_62_fu_1810_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_63_fu_1822_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln321_86_fu_1818_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_87_fu_1830_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln321_5_fu_1834_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln321_11_fu_1840_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln321_fu_1844_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_fu_1849_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_44_fu_1861_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_12_fu_1869_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl_cast_fu_1853_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_64_fu_1879_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_65_fu_1891_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln321_88_fu_1887_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln321_89_fu_1899_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln321_6_fu_1903_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln321_13_fu_1909_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln321_57_fu_1913_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln321_5_fu_1918_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_45_fu_1930_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_14_fu_1938_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl22_cast_fu_1922_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_90_fu_1948_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_59_fu_1952_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_fu_1957_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_4_fu_1963_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln321_fu_1986_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_61_fu_2003_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_62_fu_2020_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_95_fu_2049_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_63_fu_2053_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_100_fu_2090_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_66_fu_2094_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_70_fu_2116_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_71_fu_2128_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_103_fu_2136_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_102_fu_2124_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_67_fu_2140_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_104_fu_2146_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_69_fu_2167_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_70_fu_2184_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_71_fu_2201_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_109_fu_2224_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln321_72_fu_2228_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_72_fu_2254_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_73_fu_2266_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_112_fu_2262_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_113_fu_2274_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_111_fu_2250_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln321_74_fu_2284_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_5_fu_2289_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln321_6_fu_2295_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln321_115_fu_2323_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_76_fu_2327_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_114_fu_2319_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_74_fu_2348_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_75_fu_2360_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln321_119_fu_2368_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_118_fu_2356_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_78_fu_2372_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_120_fu_2378_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln321_122_fu_2420_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln321_81_fu_2424_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_121_fu_2416_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_61_fu_2475_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_66_fu_2503_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_42_fu_2511_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_43_fu_2533_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_25_fu_2537_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_2550_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl26_cast_fu_2542_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln203_44_fu_2558_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_fu_2562_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_67_fu_2599_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_68_fu_2611_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln203_46_fu_2607_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln203_48_fu_2623_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln203_3_fu_2627_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln203_6_fu_2633_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_27_fu_2637_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln203_fu_2642_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_48_fu_2654_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln203_7_fu_2662_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl28_cast_fu_2646_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_69_fu_2672_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_47_fu_2619_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_49_fu_2680_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln203_51_fu_2706_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_30_fu_2710_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln203_50_fu_2702_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1265_fu_2746_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1265_fu_2750_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1265_fu_2767_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln703_fu_2771_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln162_2_fu_2787_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln162_fu_2791_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln703_fu_2802_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln321_98_fu_2824_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln321_65_fu_2827_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln321_15_fu_2833_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln7_fu_2851_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln_fu_2861_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1118_1_fu_2869_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_fu_2857_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln1494_fu_2846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln14_fu_2879_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_fu_2886_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_2873_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1192_fu_2898_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_fu_2894_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_fu_2902_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (30 downto 0);

    component CORRELATE_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        prev_output_channel_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        prev_output_channel_V_ce0 : OUT STD_LOGIC;
        prev_output_channel_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        filter_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        filter_V_ce0 : OUT STD_LOGIC;
        filter_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        correlate_img_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        correlate_img_V_ce0 : OUT STD_LOGIC;
        correlate_img_V_we0 : OUT STD_LOGIC;
        correlate_img_V_d0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer5_biases_lay5jm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component layer5_weights_la6jw IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component layer3_subfilter_Ffa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer1_correlate_fYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer3_img_channeHfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer3_img_channeIfE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (11 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer3_img_channeJfO IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (3 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (3 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component layer2_channel_fryd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component layer2_out_layer_zec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component layer2_out_layer_Aem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    biases_layer5_V_U : component layer5_biases_lay5jm
    generic map (
        DataWidth => 3,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => biases_layer5_V_address0,
        ce0 => biases_layer5_V_ce0,
        q0 => biases_layer5_V_q0);

    weights_layer5_V_U : component layer5_weights_la6jw
    generic map (
        DataWidth => 6,
        AddressRange => 1296,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights_layer5_V_address0,
        ce0 => weights_layer5_V_ce0,
        q0 => weights_layer5_V_q0);

    subfilter_layer_V_U : component layer3_subfilter_Ffa
    generic map (
        DataWidth => 12,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => subfilter_layer_V_address0,
        ce0 => subfilter_layer_V_ce0,
        we0 => subfilter_layer_V_we0,
        d0 => subfilter_layer_V_d0,
        q0 => subfilter_layer_V_q0);

    correlate_img_U : component layer1_correlate_fYi
    generic map (
        DataWidth => 12,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => correlate_img_address0,
        ce0 => correlate_img_ce0,
        we0 => correlate_img_we0,
        d0 => grp_CORRELATE_1_fu_1585_correlate_img_V_d0,
        q0 => correlate_img_q0);

    img_channel_valid_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_valid_V_address0,
        ce0 => img_channel_valid_V_ce0,
        we0 => img_channel_valid_V_we0,
        d0 => img_channel_valid_V_d0,
        q0 => img_channel_valid_V_q0,
        address1 => img_channel_valid_V_address1,
        ce1 => img_channel_valid_V_ce1,
        we1 => img_channel_valid_V_we1,
        d1 => img_channel_valid_V_d1,
        q1 => img_channel_valid_V_q1);

    img_channel_data_V_U : component layer3_img_channeIfE
    generic map (
        DataWidth => 12,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_data_V_address0,
        ce0 => img_channel_data_V_ce0,
        we0 => img_channel_data_V_we0,
        d0 => img_channel_data_V_d0,
        q0 => img_channel_data_V_q0,
        address1 => img_channel_data_V_address1,
        ce1 => img_channel_data_V_ce1,
        we1 => img_channel_data_V_we1,
        d1 => img_channel_data_V_d1,
        q1 => img_channel_data_V_q1);

    img_channel_keep_V_U : component layer3_img_channeJfO
    generic map (
        DataWidth => 4,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_keep_V_address0,
        ce0 => img_channel_keep_V_ce0,
        we0 => img_channel_keep_V_we0,
        d0 => img_channel_keep_V_d0,
        q0 => img_channel_keep_V_q0,
        address1 => img_channel_keep_V_address1,
        ce1 => img_channel_keep_V_ce1,
        we1 => img_channel_keep_V_we1,
        d1 => img_channel_keep_V_d1,
        q1 => img_channel_keep_V_q1);

    img_channel_user_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_user_V_address0,
        ce0 => img_channel_user_V_ce0,
        we0 => img_channel_user_V_we0,
        d0 => img_channel_user_V_d0,
        q0 => img_channel_user_V_q0,
        address1 => img_channel_user_V_address1,
        ce1 => img_channel_user_V_ce1,
        we1 => img_channel_user_V_we1,
        d1 => img_channel_user_V_d1,
        q1 => img_channel_user_V_q1);

    img_channel_last_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_last_V_address0,
        ce0 => img_channel_last_V_ce0,
        we0 => img_channel_last_V_we0,
        d0 => img_channel_last_V_d0,
        q0 => img_channel_last_V_q0,
        address1 => img_channel_last_V_address1,
        ce1 => img_channel_last_V_ce1,
        we1 => img_channel_last_V_we1,
        d1 => img_channel_last_V_d1,
        q1 => img_channel_last_V_q1);

    img_channel_id_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_id_V_address0,
        ce0 => img_channel_id_V_ce0,
        we0 => img_channel_id_V_we0,
        d0 => img_channel_id_V_d0,
        q0 => img_channel_id_V_q0,
        address1 => img_channel_id_V_address1,
        ce1 => img_channel_id_V_ce1,
        we1 => img_channel_id_V_we1,
        d1 => img_channel_id_V_d1,
        q1 => img_channel_id_V_q1);

    img_channel_dest_V_U : component layer3_img_channeHfu
    generic map (
        DataWidth => 1,
        AddressRange => 2376,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => img_channel_dest_V_address0,
        ce0 => img_channel_dest_V_ce0,
        we0 => img_channel_dest_V_we0,
        d0 => img_channel_dest_V_d0,
        q0 => img_channel_dest_V_q0,
        address1 => img_channel_dest_V_address1,
        ce1 => img_channel_dest_V_ce1,
        we1 => img_channel_dest_V_we1,
        d1 => img_channel_dest_V_d1,
        q1 => img_channel_dest_V_q1);

    channel_from_prev_ou_U : component layer2_channel_fryd2
    generic map (
        DataWidth => 12,
        AddressRange => 5508,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => channel_from_prev_ou_address0,
        ce0 => channel_from_prev_ou_ce0,
        we0 => channel_from_prev_ou_we0,
        d0 => img_channel_data_V_q0,
        q0 => channel_from_prev_ou_q0);

    out_layer_valid_V_U : component layer2_out_layer_zec
    generic map (
        DataWidth => 1,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_valid_V_address0,
        ce0 => out_layer_valid_V_ce0,
        q0 => out_layer_valid_V_q0);

    out_layer_data_V_U : component layer2_out_layer_Aem
    generic map (
        DataWidth => 12,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_layer_data_V_address0,
        ce0 => out_layer_data_V_ce0,
        we0 => out_layer_data_V_we0,
        d0 => out_layer_data_V_d0,
        q0 => out_layer_data_V_q0);

    grp_CORRELATE_1_fu_1585 : component CORRELATE_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_CORRELATE_1_fu_1585_ap_start,
        ap_done => grp_CORRELATE_1_fu_1585_ap_done,
        ap_idle => grp_CORRELATE_1_fu_1585_ap_idle,
        ap_ready => grp_CORRELATE_1_fu_1585_ap_ready,
        prev_output_channel_V_address0 => grp_CORRELATE_1_fu_1585_prev_output_channel_V_address0,
        prev_output_channel_V_ce0 => grp_CORRELATE_1_fu_1585_prev_output_channel_V_ce0,
        prev_output_channel_V_q0 => channel_from_prev_ou_q0,
        filter_V_address0 => grp_CORRELATE_1_fu_1585_filter_V_address0,
        filter_V_ce0 => grp_CORRELATE_1_fu_1585_filter_V_ce0,
        filter_V_q0 => subfilter_layer_V_q0,
        correlate_img_V_address0 => grp_CORRELATE_1_fu_1585_correlate_img_V_address0,
        correlate_img_V_ce0 => grp_CORRELATE_1_fu_1585_correlate_img_V_ce0,
        correlate_img_V_we0 => grp_CORRELATE_1_fu_1585_correlate_img_V_we0,
        correlate_img_V_d0 => grp_CORRELATE_1_fu_1585_correlate_img_V_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln684_fu_1650_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_CORRELATE_1_fu_1585_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_CORRELATE_1_fu_1585_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln772_fu_2587_p2 = ap_const_lv1_1))) then 
                    grp_CORRELATE_1_fu_1585_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_CORRELATE_1_fu_1585_ap_ready = ap_const_logic_1)) then 
                    grp_CORRELATE_1_fu_1585_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    current_filter_0_reg_1507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln692_fu_1782_p2 = ap_const_lv1_1) and (grp_fu_1602_p2 = ap_const_lv1_0))) then 
                current_filter_0_reg_1507 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state29) and (icmp_ln785_fu_2775_p2 = ap_const_lv1_1))) then 
                current_filter_0_reg_1507 <= current_filter_reg_3484;
            end if; 
        end if;
    end process;

    current_input_channe_10_reg_1518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln780_fu_2729_p2 = ap_const_lv1_1))) then 
                current_input_channe_10_reg_1518 <= current_input_channe_7_reg_3508;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln764_fu_2455_p2 = ap_const_lv1_0) and (icmp_ln762_reg_2989 = ap_const_lv1_0))) then 
                current_input_channe_10_reg_1518 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    current_input_channe_reg_1429_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln687_fu_1662_p2 = ap_const_lv1_1))) then 
                current_input_channe_reg_1429 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and ((icmp_ln755_fu_2404_p2 = ap_const_lv1_1) or (icmp_ln726_reg_2949 = ap_const_lv1_0)))) then 
                current_input_channe_reg_1429 <= current_input_channe_6_reg_2978;
            end if; 
        end if;
    end process;

    filter_line_0_reg_1441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln699_fu_2037_p2 = ap_const_lv1_1))) then 
                filter_line_0_reg_1441 <= filter_line_reg_2996;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln695_reg_2941 = ap_const_lv1_1) and (icmp_ln692_fu_1782_p2 = ap_const_lv1_0))) then 
                filter_line_0_reg_1441 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    i_0_reg_1407_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln684_fu_1650_p2 = ap_const_lv1_0))) then 
                i_0_reg_1407 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln688_fu_1756_p2 = ap_const_lv1_1))) then 
                i_0_reg_1407 <= i_reg_2931;
            end if; 
        end if;
    end process;

    index_input_element1_reg_1463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (((icmp_ln707_reg_2945 = ap_const_lv1_1) and (icmp_ln695_reg_2941 = ap_const_lv1_0)) or ((icmp_ln697_fu_1798_p2 = ap_const_lv1_1) and (icmp_ln707_reg_2945 = ap_const_lv1_1))))) then 
                index_input_element1_reg_1463 <= ap_const_lv7_1;
            elsif ((not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
                index_input_element1_reg_1463 <= index_input_element_16_fu_2110_p2;
            end if; 
        end if;
    end process;

    index_input_element2_10_reg_1496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (((icmp_ln726_reg_2949 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln745_reg_2953)) or ((icmp_ln747_fu_2307_p2 = ap_const_lv1_1) and (icmp_ln726_reg_2949 = ap_const_lv1_1))))) then 
                index_input_element2_10_reg_1496 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                index_input_element2_10_reg_1496 <= index_input_element_21_reg_3436;
            end if; 
        end if;
    end process;

    index_input_element2_11_reg_1552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln772_fu_2587_p2 = ap_const_lv1_0))) then 
                index_input_element2_11_reg_1552 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                index_input_element2_11_reg_1552 <= index_input_element_18_reg_3567;
            end if; 
        end if;
    end process;

    index_input_element2_12_reg_1563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                index_input_element2_12_reg_1563 <= index_input_element_17_reg_3585;
            elsif (((grp_CORRELATE_1_fu_1585_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                index_input_element2_12_reg_1563 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    index_input_element2_13_reg_1574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                index_input_element2_13_reg_1574 <= ap_const_lv7_0;
            elsif (((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                index_input_element2_13_reg_1574 <= index_input_element_15_reg_3613;
            end if; 
        end if;
    end process;

    index_input_element2_9_reg_1485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln745_reg_2953))) then 
                index_input_element2_9_reg_1485 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                index_input_element2_9_reg_1485 <= index_input_element_20_reg_3378;
            end if; 
        end if;
    end process;

    index_input_element2_reg_1474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (or_ln726_reg_2963 = ap_const_lv1_0))) then 
                index_input_element2_reg_1474 <= ap_const_lv7_1;
            elsif ((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
                index_input_element2_reg_1474 <= index_input_element_19_fu_2244_p2;
            end if; 
        end if;
    end process;

    index_input_element_s_reg_1452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln695_reg_2941 = ap_const_lv1_1) and (icmp_ln697_fu_1798_p2 = ap_const_lv1_0))) then 
                index_input_element_s_reg_1452 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                index_input_element_s_reg_1452 <= index_input_element_reg_3159;
            end if; 
        end if;
    end process;

    input_line_0_reg_1541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln768_fu_2521_p2 = ap_const_lv1_1))) then 
                input_line_0_reg_1541 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln774_fu_2690_p2 = ap_const_lv1_1))) then 
                input_line_0_reg_1541 <= input_line_reg_3549;
            end if; 
        end if;
    end process;

    j_0_reg_1418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln687_fu_1662_p2 = ap_const_lv1_0))) then 
                j_0_reg_1418 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln688_fu_1756_p2 = ap_const_lv1_0))) then 
                j_0_reg_1418 <= j_fu_1762_p2;
            end if; 
        end if;
    end process;

    row_idx_0_reg_1395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_idx_0_reg_1395 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and ((icmp_ln764_fu_2455_p2 = ap_const_lv1_1) or (icmp_ln762_reg_2989 = ap_const_lv1_1)))) then 
                row_idx_0_reg_1395 <= row_idx_reg_2923;
            end if; 
        end if;
    end process;

    subfilter_element_0_reg_1529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln766_fu_2487_p2 = ap_const_lv1_0))) then 
                subfilter_element_0_reg_1529 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                subfilter_element_0_reg_1529 <= subfilter_element_reg_3531;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln766_fu_2487_p2 = ap_const_lv1_0))) then
                add_ln203_24_reg_3518 <= add_ln203_24_fu_2515_p2;
                    zext_ln203_41_reg_3513(3 downto 0) <= zext_ln203_41_fu_2499_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln768_fu_2521_p2 = ap_const_lv1_0))) then
                add_ln203_26_reg_3536 <= add_ln203_26_fu_2568_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln772_fu_2587_p2 = ap_const_lv1_0))) then
                    add_ln203_28_reg_3554(12 downto 1) <= add_ln203_28_fu_2666_p2(12 downto 1);
                    add_ln203_29_reg_3559(8 downto 2) <= add_ln203_29_fu_2684_p2(8 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln774_fu_2690_p2 = ap_const_lv1_0))) then
                add_ln203_31_reg_3577 <= add_ln203_31_fu_2720_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                add_ln203_reg_3635 <= add_ln203_fu_2811_p2;
                aux_sum_V_reg_3629 <= aux_sum_V_fu_2806_p2;
                tmp_46_reg_3640 <= aux_sum_V_fu_2806_p2(11 downto 11);
                tmp_valid_V_reg_3670 <= out_layer_valid_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln695_reg_2941 = ap_const_lv1_1) and (icmp_ln697_fu_1798_p2 = ap_const_lv1_0))) then
                    add_ln321_56_reg_3001(12 downto 1) <= add_ln321_56_fu_1873_p2(12 downto 1);
                    add_ln321_58_reg_3006(12 downto 1) <= add_ln321_58_fu_1942_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (((icmp_ln707_reg_2945 = ap_const_lv1_1) and (icmp_ln695_reg_2941 = ap_const_lv1_0)) or ((icmp_ln697_fu_1798_p2 = ap_const_lv1_1) and (icmp_ln707_reg_2945 = ap_const_lv1_1))))) then
                    add_ln321_60_reg_3011(12 downto 1) <= add_ln321_60_fu_1969_p2(12 downto 1);
                    img_channel_data_V_a_34_reg_3036(11 downto 1) <= zext_ln321_92_fu_1992_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_35_reg_3041(11 downto 1) <= zext_ln321_91_fu_1975_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_36_reg_3046(11 downto 1) <= zext_ln321_93_fu_2009_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_37_reg_3051(11 downto 1) <= zext_ln321_94_fu_2026_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_35_reg_3136(11 downto 1) <= zext_ln321_92_fu_1992_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_36_reg_3141(11 downto 1) <= zext_ln321_91_fu_1975_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_37_reg_3146(11 downto 1) <= zext_ln321_93_fu_2009_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_38_reg_3151(11 downto 1) <= zext_ln321_94_fu_2026_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_35_reg_3116(11 downto 1) <= zext_ln321_92_fu_1992_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_36_reg_3121(11 downto 1) <= zext_ln321_91_fu_1975_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_37_reg_3126(11 downto 1) <= zext_ln321_93_fu_2009_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_38_reg_3131(11 downto 1) <= zext_ln321_94_fu_2026_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_35_reg_3056(11 downto 1) <= zext_ln321_92_fu_1992_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_36_reg_3061(11 downto 1) <= zext_ln321_91_fu_1975_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_37_reg_3066(11 downto 1) <= zext_ln321_93_fu_2009_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_38_reg_3071(11 downto 1) <= zext_ln321_94_fu_2026_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_35_reg_3096(11 downto 1) <= zext_ln321_92_fu_1992_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_36_reg_3101(11 downto 1) <= zext_ln321_91_fu_1975_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_37_reg_3106(11 downto 1) <= zext_ln321_93_fu_2009_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_38_reg_3111(11 downto 1) <= zext_ln321_94_fu_2026_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_33_reg_3076(11 downto 1) <= zext_ln321_92_fu_1992_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_34_reg_3081(11 downto 1) <= zext_ln321_91_fu_1975_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_35_reg_3086(11 downto 1) <= zext_ln321_93_fu_2009_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_36_reg_3091(11 downto 1) <= zext_ln321_94_fu_2026_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_47_reg_3016(11 downto 1) <= zext_ln321_92_fu_1992_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_48_reg_3021(11 downto 1) <= zext_ln321_91_fu_1975_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_49_reg_3026(11 downto 1) <= zext_ln321_93_fu_2009_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_50_reg_3031(11 downto 1) <= zext_ln321_94_fu_2026_p1(12 - 1 downto 0)(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln699_fu_2037_p2 = ap_const_lv1_0))) then
                add_ln321_64_reg_3169 <= add_ln321_64_fu_2069_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (or_ln726_reg_2963 = ap_const_lv1_0))) then
                    add_ln321_68_reg_3212(11 downto 1) <= add_ln321_68_fu_2150_p2(11 downto 1);
                    img_channel_data_V_a_39_reg_3237(11 downto 1) <= zext_ln321_106_fu_2173_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_40_reg_3242(11 downto 1) <= zext_ln321_105_fu_2156_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_41_reg_3247(11 downto 1) <= zext_ln321_107_fu_2190_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_data_V_a_42_reg_3252(11 downto 1) <= zext_ln321_108_fu_2207_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_40_reg_3337(11 downto 1) <= zext_ln321_106_fu_2173_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_41_reg_3342(11 downto 1) <= zext_ln321_105_fu_2156_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_42_reg_3347(11 downto 1) <= zext_ln321_107_fu_2190_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_dest_V_a_43_reg_3352(11 downto 1) <= zext_ln321_108_fu_2207_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_40_reg_3317(11 downto 1) <= zext_ln321_106_fu_2173_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_41_reg_3322(11 downto 1) <= zext_ln321_105_fu_2156_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_42_reg_3327(11 downto 1) <= zext_ln321_107_fu_2190_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_id_V_add_43_reg_3332(11 downto 1) <= zext_ln321_108_fu_2207_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_40_reg_3257(11 downto 1) <= zext_ln321_106_fu_2173_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_41_reg_3262(11 downto 1) <= zext_ln321_105_fu_2156_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_42_reg_3267(11 downto 1) <= zext_ln321_107_fu_2190_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_keep_V_a_43_reg_3272(11 downto 1) <= zext_ln321_108_fu_2207_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_40_reg_3297(11 downto 1) <= zext_ln321_106_fu_2173_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_41_reg_3302(11 downto 1) <= zext_ln321_105_fu_2156_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_42_reg_3307(11 downto 1) <= zext_ln321_107_fu_2190_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_last_V_a_43_reg_3312(11 downto 1) <= zext_ln321_108_fu_2207_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_38_reg_3277(11 downto 1) <= zext_ln321_106_fu_2173_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_39_reg_3282(11 downto 1) <= zext_ln321_105_fu_2156_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_40_reg_3287(11 downto 1) <= zext_ln321_107_fu_2190_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_user_V_a_41_reg_3292(11 downto 1) <= zext_ln321_108_fu_2207_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_54_reg_3217(11 downto 1) <= zext_ln321_106_fu_2173_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_55_reg_3222(11 downto 1) <= zext_ln321_105_fu_2156_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_56_reg_3227(11 downto 1) <= zext_ln321_107_fu_2190_p1(12 - 1 downto 0)(11 downto 1);
                    img_channel_valid_V_57_reg_3232(11 downto 1) <= zext_ln321_108_fu_2207_p1(12 - 1 downto 0)(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_lv1_1 = and_ln745_reg_2953))) then
                    add_ln321_73_reg_3365(10 downto 1) <= add_ln321_73_fu_2278_p2(10 downto 1);
                    add_ln321_75_reg_3370(12 downto 1) <= add_ln321_75_fu_2301_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_1 = and_ln745_reg_2953) and (icmp_ln747_fu_2307_p2 = ap_const_lv1_0))) then
                add_ln321_77_reg_3388 <= add_ln321_77_fu_2343_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (((icmp_ln726_reg_2949 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln745_reg_2953)) or ((icmp_ln747_fu_2307_p2 = ap_const_lv1_1) and (icmp_ln726_reg_2949 = ap_const_lv1_1))))) then
                    add_ln321_79_reg_3423(10 downto 1) <= add_ln321_79_fu_2382_p2(10 downto 1);
                    add_ln321_80_reg_3428(11 downto 1) <= add_ln321_80_fu_2388_p2(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln726_reg_2949 = ap_const_lv1_1) and (icmp_ln755_fu_2404_p2 = ap_const_lv1_0))) then
                add_ln321_82_reg_3446 <= add_ln321_82_fu_2440_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln687_fu_1662_p2 = ap_const_lv1_1))) then
                and_ln745_reg_2953 <= and_ln745_fu_1710_p2;
                icmp_ln695_reg_2941 <= icmp_ln695_fu_1686_p2;
                icmp_ln707_reg_2945 <= icmp_ln707_fu_1692_p2;
                icmp_ln726_reg_2949 <= icmp_ln726_fu_1698_p2;
                or_ln726_reg_2963 <= or_ln726_fu_1750_p2;
                    sext_ln321_reg_2957(12 downto 2) <= sext_ln321_fu_1746_p1(12 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln762_reg_2989 = ap_const_lv1_0))) then
                current_filter_reg_3484 <= current_filter_fu_2461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                current_input_channe_6_reg_2978 <= current_input_channe_6_fu_1788_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                current_input_channe_7_reg_3508 <= current_input_channe_7_fu_2493_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln695_reg_2941 = ap_const_lv1_1))) then
                filter_line_reg_2996 <= filter_line_fu_1804_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_reg_2931 <= i_fu_1668_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln692_fu_1782_p2 = ap_const_lv1_1))) then
                icmp_ln762_reg_2989 <= grp_fu_1602_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                index_input_element_15_reg_3613 <= index_input_element_15_fu_2781_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                index_input_element_17_reg_3585 <= index_input_element_17_fu_2735_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                index_input_element_18_reg_3567 <= index_input_element_18_fu_2696_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_1 = and_ln745_reg_2953))) then
                index_input_element_20_reg_3378 <= index_input_element_20_fu_2313_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln726_reg_2949 = ap_const_lv1_1))) then
                index_input_element_21_reg_3436 <= index_input_element_21_fu_2410_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                index_input_element_reg_3159 <= index_input_element_fu_2043_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                input_line_reg_3549 <= input_line_fu_2593_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln780_fu_2729_p2 = ap_const_lv1_0))) then
                out_layer_data_V_add_3_reg_3590 <= zext_ln1265_5_fu_2755_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state29) and (icmp_ln785_fu_2775_p2 = ap_const_lv1_0))) then
                out_layer_data_V_add_4_reg_3624 <= zext_ln162_3_fu_2796_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                row_idx_reg_2923 <= row_idx_fu_1656_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                sext_ln1265_reg_3600 <= sext_ln1265_fu_2767_p1;
                sext_ln703_reg_3605 <= sext_ln703_fu_2771_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                subfilter_element_reg_3531 <= subfilter_element_fu_2527_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln764_fu_2455_p2 = ap_const_lv1_0) and (icmp_ln762_reg_2989 = ap_const_lv1_0))) then
                    zext_ln162_reg_3494(3 downto 0) <= zext_ln162_fu_2471_p1(3 downto 0);
                    zext_ln766_reg_3499(9 downto 6) <= zext_ln766_fu_2483_p1(9 downto 6);
                    zext_ln770_reg_3489(3 downto 0) <= zext_ln770_fu_2467_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln687_fu_1662_p2 = ap_const_lv1_0))) then
                    zext_ln688_reg_2936(9 downto 6) <= zext_ln688_fu_1682_p1(9 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln695_reg_2941 = ap_const_lv1_1) and (icmp_ln692_fu_1782_p2 = ap_const_lv1_0))) then
                    zext_ln697_reg_2983(3 downto 0) <= zext_ln697_fu_1794_p1(3 downto 0);
            end if;
        end if;
    end process;
    zext_ln688_reg_2936(5 downto 0) <= "000000";
    zext_ln688_reg_2936(10) <= '0';
    sext_ln321_reg_2957(1 downto 0) <= "00";
    zext_ln697_reg_2983(7 downto 4) <= "0000";
    add_ln321_56_reg_3001(0) <= '0';
    add_ln321_58_reg_3006(0) <= '0';
    add_ln321_60_reg_3011(0) <= '0';
    img_channel_valid_V_47_reg_3016(0) <= '1';
    img_channel_valid_V_48_reg_3021(0) <= '0';
    img_channel_valid_V_49_reg_3026(0) <= '0';
    img_channel_valid_V_50_reg_3031(0) <= '1';
    img_channel_data_V_a_34_reg_3036(0) <= '1';
    img_channel_data_V_a_35_reg_3041(0) <= '0';
    img_channel_data_V_a_36_reg_3046(0) <= '0';
    img_channel_data_V_a_37_reg_3051(0) <= '1';
    img_channel_keep_V_a_35_reg_3056(0) <= '1';
    img_channel_keep_V_a_36_reg_3061(0) <= '0';
    img_channel_keep_V_a_37_reg_3066(0) <= '0';
    img_channel_keep_V_a_38_reg_3071(0) <= '1';
    img_channel_user_V_a_33_reg_3076(0) <= '1';
    img_channel_user_V_a_34_reg_3081(0) <= '0';
    img_channel_user_V_a_35_reg_3086(0) <= '0';
    img_channel_user_V_a_36_reg_3091(0) <= '1';
    img_channel_last_V_a_35_reg_3096(0) <= '1';
    img_channel_last_V_a_36_reg_3101(0) <= '0';
    img_channel_last_V_a_37_reg_3106(0) <= '0';
    img_channel_last_V_a_38_reg_3111(0) <= '1';
    img_channel_id_V_add_35_reg_3116(0) <= '1';
    img_channel_id_V_add_36_reg_3121(0) <= '0';
    img_channel_id_V_add_37_reg_3126(0) <= '0';
    img_channel_id_V_add_38_reg_3131(0) <= '1';
    img_channel_dest_V_a_35_reg_3136(0) <= '1';
    img_channel_dest_V_a_36_reg_3141(0) <= '0';
    img_channel_dest_V_a_37_reg_3146(0) <= '0';
    img_channel_dest_V_a_38_reg_3151(0) <= '1';
    add_ln321_68_reg_3212(0) <= '0';
    img_channel_valid_V_54_reg_3217(0) <= '1';
    img_channel_valid_V_55_reg_3222(0) <= '0';
    img_channel_valid_V_56_reg_3227(0) <= '0';
    img_channel_valid_V_57_reg_3232(0) <= '1';
    img_channel_data_V_a_39_reg_3237(0) <= '1';
    img_channel_data_V_a_40_reg_3242(0) <= '0';
    img_channel_data_V_a_41_reg_3247(0) <= '0';
    img_channel_data_V_a_42_reg_3252(0) <= '1';
    img_channel_keep_V_a_40_reg_3257(0) <= '1';
    img_channel_keep_V_a_41_reg_3262(0) <= '0';
    img_channel_keep_V_a_42_reg_3267(0) <= '0';
    img_channel_keep_V_a_43_reg_3272(0) <= '1';
    img_channel_user_V_a_38_reg_3277(0) <= '1';
    img_channel_user_V_a_39_reg_3282(0) <= '0';
    img_channel_user_V_a_40_reg_3287(0) <= '0';
    img_channel_user_V_a_41_reg_3292(0) <= '1';
    img_channel_last_V_a_40_reg_3297(0) <= '1';
    img_channel_last_V_a_41_reg_3302(0) <= '0';
    img_channel_last_V_a_42_reg_3307(0) <= '0';
    img_channel_last_V_a_43_reg_3312(0) <= '1';
    img_channel_id_V_add_40_reg_3317(0) <= '1';
    img_channel_id_V_add_41_reg_3322(0) <= '0';
    img_channel_id_V_add_42_reg_3327(0) <= '0';
    img_channel_id_V_add_43_reg_3332(0) <= '1';
    img_channel_dest_V_a_40_reg_3337(0) <= '1';
    img_channel_dest_V_a_41_reg_3342(0) <= '0';
    img_channel_dest_V_a_42_reg_3347(0) <= '0';
    img_channel_dest_V_a_43_reg_3352(0) <= '1';
    add_ln321_73_reg_3365(0) <= '0';
    add_ln321_75_reg_3370(0) <= '0';
    add_ln321_79_reg_3423(0) <= '0';
    add_ln321_80_reg_3428(0) <= '0';
    zext_ln770_reg_3489(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln162_reg_3494(11 downto 4) <= "00000000";
    zext_ln766_reg_3499(5 downto 0) <= "000000";
    zext_ln766_reg_3499(10) <= '0';
    zext_ln203_41_reg_3513(7 downto 4) <= "0000";
    add_ln203_28_reg_3554(0) <= '0';
    add_ln203_29_reg_3559(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state31, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln687_fu_1662_p2, icmp_ln695_reg_2941, icmp_ln707_reg_2945, icmp_ln726_reg_2949, and_ln745_reg_2953, or_ln726_reg_2963, ap_CS_fsm_state4, ap_CS_fsm_state5, icmp_ln692_fu_1782_p2, icmp_ln762_reg_2989, ap_CS_fsm_state6, icmp_ln697_fu_1798_p2, ap_CS_fsm_state7, icmp_ln699_fu_2037_p2, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state13, icmp_ln747_fu_2307_p2, ap_CS_fsm_state15, icmp_ln755_fu_2404_p2, ap_CS_fsm_state17, icmp_ln764_fu_2455_p2, ap_CS_fsm_state18, icmp_ln766_fu_2487_p2, ap_CS_fsm_state19, icmp_ln768_fu_2521_p2, ap_CS_fsm_state22, icmp_ln772_fu_2587_p2, ap_CS_fsm_state23, icmp_ln774_fu_2690_p2, ap_CS_fsm_state26, icmp_ln780_fu_2729_p2, ap_CS_fsm_state29, icmp_ln785_fu_2775_p2, grp_CORRELATE_1_fu_1585_ap_done, icmp_ln688_fu_1756_p2, icmp_ln684_fu_1650_p2, ap_CS_fsm_state25, io_acc_block_signal_op707)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln684_fu_1650_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln687_fu_1662_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln688_fu_1756_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln692_fu_1782_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (((icmp_ln707_reg_2945 = ap_const_lv1_1) and (icmp_ln695_reg_2941 = ap_const_lv1_0)) or ((icmp_ln697_fu_1798_p2 = ap_const_lv1_1) and (icmp_ln707_reg_2945 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (((icmp_ln707_reg_2945 = ap_const_lv1_0) and (icmp_ln695_reg_2941 = ap_const_lv1_0)) or ((icmp_ln697_fu_1798_p2 = ap_const_lv1_1) and (icmp_ln707_reg_2945 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln699_fu_2037_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state9 => 
                if ((not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif ((not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (or_ln726_reg_2963 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state11 => 
                if ((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif ((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and ((icmp_ln747_fu_2307_p2 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln745_reg_2953)))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and ((icmp_ln755_fu_2404_p2 = ap_const_lv1_1) or (icmp_ln726_reg_2949 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and ((icmp_ln764_fu_2455_p2 = ap_const_lv1_1) or (icmp_ln762_reg_2989 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln766_fu_2487_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln768_fu_2521_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state22 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln772_fu_2587_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln774_fu_2690_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state25 => 
                if (((grp_CORRELATE_1_fu_1585_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (icmp_ln780_fu_2729_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state29) and (icmp_ln785_fu_2775_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1265_fu_2750_p2 <= std_logic_vector(unsigned(zext_ln766_reg_3499) + unsigned(zext_ln1265_fu_2746_p1));
    add_ln162_fu_2791_p2 <= std_logic_vector(unsigned(zext_ln162_2_fu_2787_p1) + unsigned(zext_ln766_reg_3499));
    add_ln203_23_fu_1772_p2 <= std_logic_vector(unsigned(zext_ln688_reg_2936) + unsigned(zext_ln203_fu_1768_p1));
    add_ln203_24_fu_2515_p2 <= std_logic_vector(unsigned(zext_ln203_41_fu_2499_p1) + unsigned(zext_ln203_42_fu_2511_p1));
    add_ln203_25_fu_2537_p2 <= std_logic_vector(unsigned(zext_ln203_43_fu_2533_p1) + unsigned(add_ln203_24_reg_3518));
    add_ln203_26_fu_2568_p2 <= std_logic_vector(unsigned(zext_ln162_reg_3494) + unsigned(sub_ln203_fu_2562_p2));
    add_ln203_27_fu_2637_p2 <= std_logic_vector(signed(sext_ln203_6_fu_2633_p1) + signed(zext_ln203_41_reg_3513));
    add_ln203_28_fu_2666_p2 <= std_logic_vector(signed(sext_ln203_7_fu_2662_p1) + signed(p_shl28_cast_fu_2646_p3));
    add_ln203_29_fu_2684_p2 <= std_logic_vector(unsigned(zext_ln203_47_fu_2619_p1) + unsigned(zext_ln203_49_fu_2680_p1));
    add_ln203_30_fu_2710_p2 <= std_logic_vector(unsigned(add_ln203_28_reg_3554) + unsigned(zext_ln203_51_fu_2706_p1));
    add_ln203_31_fu_2720_p2 <= std_logic_vector(unsigned(add_ln203_29_reg_3559) + unsigned(zext_ln203_50_fu_2702_p1));
    add_ln203_fu_2811_p2 <= std_logic_vector(unsigned(trunc_ln703_fu_2802_p1) + unsigned(sext_ln703_reg_3605));
    add_ln321_56_fu_1873_p2 <= std_logic_vector(signed(sext_ln321_12_fu_1869_p1) + signed(p_shl_cast_fu_1853_p3));
    add_ln321_57_fu_1913_p2 <= std_logic_vector(signed(sext_ln321_13_fu_1909_p1) + signed(zext_ln697_reg_2983));
    add_ln321_58_fu_1942_p2 <= std_logic_vector(signed(sext_ln321_14_fu_1938_p1) + signed(p_shl22_cast_fu_1922_p3));
    add_ln321_59_fu_1952_p2 <= std_logic_vector(unsigned(zext_ln321_90_fu_1948_p1) + unsigned(sext_ln321_reg_2957));
    add_ln321_60_fu_1969_p2 <= std_logic_vector(unsigned(shl_ln321_fu_1957_p2) + unsigned(shl_ln321_4_fu_1963_p2));
    add_ln321_61_fu_2003_p2 <= std_logic_vector(unsigned(ap_const_lv13_40) + unsigned(add_ln321_60_fu_1969_p2));
    add_ln321_62_fu_2020_p2 <= std_logic_vector(unsigned(ap_const_lv13_41) + unsigned(add_ln321_60_fu_1969_p2));
    add_ln321_63_fu_2053_p2 <= std_logic_vector(unsigned(add_ln321_58_reg_3006) + unsigned(zext_ln321_95_fu_2049_p1));
    add_ln321_64_fu_2069_p2 <= std_logic_vector(unsigned(add_ln321_56_reg_3001) + unsigned(zext_ln321_95_fu_2049_p1));
    add_ln321_65_fu_2827_p2 <= std_logic_vector(signed(ap_const_lv9_118) + signed(zext_ln321_98_fu_2824_p1));
    add_ln321_66_fu_2094_p2 <= std_logic_vector(unsigned(add_ln321_60_reg_3011) + unsigned(zext_ln321_100_fu_2090_p1));
    add_ln321_67_fu_2140_p2 <= std_logic_vector(unsigned(zext_ln321_103_fu_2136_p1) + unsigned(zext_ln321_102_fu_2124_p1));
    add_ln321_68_fu_2150_p2 <= std_logic_vector(unsigned(zext_ln321_104_fu_2146_p1) + unsigned(ap_const_lv12_630));
    add_ln321_69_fu_2167_p2 <= std_logic_vector(unsigned(zext_ln321_104_fu_2146_p1) + unsigned(ap_const_lv12_631));
    add_ln321_70_fu_2184_p2 <= std_logic_vector(unsigned(zext_ln321_104_fu_2146_p1) + unsigned(ap_const_lv12_670));
    add_ln321_71_fu_2201_p2 <= std_logic_vector(unsigned(zext_ln321_104_fu_2146_p1) + unsigned(ap_const_lv12_671));
    add_ln321_72_fu_2228_p2 <= std_logic_vector(unsigned(add_ln321_68_reg_3212) + unsigned(zext_ln321_109_fu_2224_p1));
    add_ln321_73_fu_2278_p2 <= std_logic_vector(unsigned(zext_ln321_112_fu_2262_p1) + unsigned(zext_ln321_113_fu_2274_p1));
    add_ln321_74_fu_2284_p2 <= std_logic_vector(unsigned(zext_ln321_111_fu_2250_p1) + unsigned(sext_ln321_reg_2957));
    add_ln321_75_fu_2301_p2 <= std_logic_vector(unsigned(shl_ln321_5_fu_2289_p2) + unsigned(shl_ln321_6_fu_2295_p2));
    add_ln321_76_fu_2327_p2 <= std_logic_vector(unsigned(add_ln321_73_reg_3365) + unsigned(zext_ln321_115_fu_2323_p1));
    add_ln321_77_fu_2343_p2 <= std_logic_vector(unsigned(add_ln321_75_reg_3370) + unsigned(zext_ln321_114_fu_2319_p1));
    add_ln321_78_fu_2372_p2 <= std_logic_vector(unsigned(zext_ln321_119_fu_2368_p1) + unsigned(zext_ln321_118_fu_2356_p1));
    add_ln321_79_fu_2382_p2 <= std_logic_vector(unsigned(add_ln321_78_fu_2372_p2) + unsigned(ap_const_lv11_318));
    add_ln321_80_fu_2388_p2 <= std_logic_vector(unsigned(zext_ln321_120_fu_2378_p1) + unsigned(ap_const_lv12_630));
    add_ln321_81_fu_2424_p2 <= std_logic_vector(unsigned(add_ln321_79_reg_3423) + unsigned(zext_ln321_122_fu_2420_p1));
    add_ln321_82_fu_2440_p2 <= std_logic_vector(unsigned(add_ln321_80_reg_3428) + unsigned(zext_ln321_121_fu_2416_p1));
    add_ln321_fu_1844_p2 <= std_logic_vector(signed(sext_ln321_11_fu_1840_p1) + signed(zext_ln697_reg_2983));
    add_ln703_fu_2760_p2 <= std_logic_vector(unsigned(correlate_img_q0) + unsigned(out_layer_data_V_q0));
    and_ln745_fu_1710_p2 <= (icmp_ln745_fu_1704_p2 and grp_fu_1602_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state11_assign_proc : process(icmp_ln729_fu_2218_p2, io_acc_block_signal_op365)
    begin
                ap_block_state11 <= ((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0));
    end process;


    ap_block_state9_assign_proc : process(icmp_ln710_fu_2084_p2, io_acc_block_signal_op247)
    begin
                ap_block_state9 <= ((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln684_fu_1650_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln684_fu_1650_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    aux_sum_V_fu_2806_p2 <= std_logic_vector(unsigned(out_layer_data_V_q0) + unsigned(sext_ln1265_reg_3600));
    biases_layer5_V_address0 <= zext_ln770_reg_3489(4 - 1 downto 0);

    biases_layer5_V_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            biases_layer5_V_ce0 <= ap_const_logic_1;
        else 
            biases_layer5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    channel_from_prev_ou_address0_assign_proc : process(grp_CORRELATE_1_fu_1585_prev_output_channel_V_address0, ap_CS_fsm_state24, ap_CS_fsm_state25, zext_ln203_53_fu_2725_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            channel_from_prev_ou_address0 <= zext_ln203_53_fu_2725_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            channel_from_prev_ou_address0 <= grp_CORRELATE_1_fu_1585_prev_output_channel_V_address0;
        else 
            channel_from_prev_ou_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    channel_from_prev_ou_ce0_assign_proc : process(grp_CORRELATE_1_fu_1585_prev_output_channel_V_ce0, ap_CS_fsm_state24, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            channel_from_prev_ou_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            channel_from_prev_ou_ce0 <= grp_CORRELATE_1_fu_1585_prev_output_channel_V_ce0;
        else 
            channel_from_prev_ou_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    channel_from_prev_ou_we0_assign_proc : process(ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            channel_from_prev_ou_we0 <= ap_const_logic_1;
        else 
            channel_from_prev_ou_we0 <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_data_V_blk_n_assign_proc : process(corr4_out_V_data_V_empty_n, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_data_V_blk_n <= corr4_out_V_data_V_empty_n;
        else 
            corr4_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr4_out_V_data_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, io_acc_block_signal_op365)
    begin
        if (((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_data_V_read <= ap_const_logic_1;
        else 
            corr4_out_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_dest_V_blk_n_assign_proc : process(corr4_out_V_dest_V_empty_n, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_dest_V_blk_n <= corr4_out_V_dest_V_empty_n;
        else 
            corr4_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr4_out_V_dest_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, io_acc_block_signal_op365)
    begin
        if (((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_dest_V_read <= ap_const_logic_1;
        else 
            corr4_out_V_dest_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_id_V_blk_n_assign_proc : process(corr4_out_V_id_V_empty_n, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_id_V_blk_n <= corr4_out_V_id_V_empty_n;
        else 
            corr4_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr4_out_V_id_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, io_acc_block_signal_op365)
    begin
        if (((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_id_V_read <= ap_const_logic_1;
        else 
            corr4_out_V_id_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_keep_V_blk_n_assign_proc : process(corr4_out_V_keep_V_empty_n, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_keep_V_blk_n <= corr4_out_V_keep_V_empty_n;
        else 
            corr4_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr4_out_V_keep_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, io_acc_block_signal_op365)
    begin
        if (((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_keep_V_read <= ap_const_logic_1;
        else 
            corr4_out_V_keep_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_last_V_blk_n_assign_proc : process(corr4_out_V_last_V_empty_n, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_last_V_blk_n <= corr4_out_V_last_V_empty_n;
        else 
            corr4_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr4_out_V_last_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, io_acc_block_signal_op365)
    begin
        if (((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_last_V_read <= ap_const_logic_1;
        else 
            corr4_out_V_last_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_user_V_blk_n_assign_proc : process(corr4_out_V_user_V_empty_n, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_user_V_blk_n <= corr4_out_V_user_V_empty_n;
        else 
            corr4_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr4_out_V_user_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, io_acc_block_signal_op365)
    begin
        if (((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_user_V_read <= ap_const_logic_1;
        else 
            corr4_out_V_user_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr4_out_V_valid_V_blk_n_assign_proc : process(corr4_out_V_valid_V_empty_n, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_valid_V_blk_n <= corr4_out_V_valid_V_empty_n;
        else 
            corr4_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    corr4_out_V_valid_V_read_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, io_acc_block_signal_op365)
    begin
        if (((not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            corr4_out_V_valid_V_read <= ap_const_logic_1;
        else 
            corr4_out_V_valid_V_read <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_data_V_blk_n_assign_proc : process(corr5_out_V_data_V_full_n, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            corr5_out_V_data_V_blk_n <= corr5_out_V_data_V_full_n;
        else 
            corr5_out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr5_out_V_data_V_din <= ret_V_fu_2902_p2(15 downto 4);

    corr5_out_V_data_V_write_assign_proc : process(ap_CS_fsm_state31, io_acc_block_signal_op707)
    begin
        if (((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            corr5_out_V_data_V_write <= ap_const_logic_1;
        else 
            corr5_out_V_data_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_dest_V_blk_n_assign_proc : process(corr5_out_V_dest_V_full_n, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            corr5_out_V_dest_V_blk_n <= corr5_out_V_dest_V_full_n;
        else 
            corr5_out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr5_out_V_dest_V_din <= img_channel_dest_V_q0;

    corr5_out_V_dest_V_write_assign_proc : process(ap_CS_fsm_state31, io_acc_block_signal_op707)
    begin
        if (((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            corr5_out_V_dest_V_write <= ap_const_logic_1;
        else 
            corr5_out_V_dest_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_id_V_blk_n_assign_proc : process(corr5_out_V_id_V_full_n, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            corr5_out_V_id_V_blk_n <= corr5_out_V_id_V_full_n;
        else 
            corr5_out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr5_out_V_id_V_din <= img_channel_id_V_q0;

    corr5_out_V_id_V_write_assign_proc : process(ap_CS_fsm_state31, io_acc_block_signal_op707)
    begin
        if (((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            corr5_out_V_id_V_write <= ap_const_logic_1;
        else 
            corr5_out_V_id_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_keep_V_blk_n_assign_proc : process(corr5_out_V_keep_V_full_n, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            corr5_out_V_keep_V_blk_n <= corr5_out_V_keep_V_full_n;
        else 
            corr5_out_V_keep_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr5_out_V_keep_V_din <= img_channel_keep_V_q0;

    corr5_out_V_keep_V_write_assign_proc : process(ap_CS_fsm_state31, io_acc_block_signal_op707)
    begin
        if (((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            corr5_out_V_keep_V_write <= ap_const_logic_1;
        else 
            corr5_out_V_keep_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_last_V_blk_n_assign_proc : process(corr5_out_V_last_V_full_n, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            corr5_out_V_last_V_blk_n <= corr5_out_V_last_V_full_n;
        else 
            corr5_out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr5_out_V_last_V_din <= img_channel_last_V_q0;

    corr5_out_V_last_V_write_assign_proc : process(ap_CS_fsm_state31, io_acc_block_signal_op707)
    begin
        if (((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            corr5_out_V_last_V_write <= ap_const_logic_1;
        else 
            corr5_out_V_last_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_user_V_blk_n_assign_proc : process(corr5_out_V_user_V_full_n, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            corr5_out_V_user_V_blk_n <= corr5_out_V_user_V_full_n;
        else 
            corr5_out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr5_out_V_user_V_din <= img_channel_user_V_q0;

    corr5_out_V_user_V_write_assign_proc : process(ap_CS_fsm_state31, io_acc_block_signal_op707)
    begin
        if (((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            corr5_out_V_user_V_write <= ap_const_logic_1;
        else 
            corr5_out_V_user_V_write <= ap_const_logic_0;
        end if; 
    end process;


    corr5_out_V_valid_V_blk_n_assign_proc : process(corr5_out_V_valid_V_full_n, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            corr5_out_V_valid_V_blk_n <= corr5_out_V_valid_V_full_n;
        else 
            corr5_out_V_valid_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corr5_out_V_valid_V_din <= tmp_valid_V_reg_3670;

    corr5_out_V_valid_V_write_assign_proc : process(ap_CS_fsm_state31, io_acc_block_signal_op707)
    begin
        if (((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            corr5_out_V_valid_V_write <= ap_const_logic_1;
        else 
            corr5_out_V_valid_V_write <= ap_const_logic_0;
        end if; 
    end process;


    correlate_img_address0_assign_proc : process(ap_CS_fsm_state26, grp_CORRELATE_1_fu_1585_correlate_img_V_address0, ap_CS_fsm_state25, zext_ln782_fu_2741_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            correlate_img_address0 <= zext_ln782_fu_2741_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            correlate_img_address0 <= grp_CORRELATE_1_fu_1585_correlate_img_V_address0;
        else 
            correlate_img_address0 <= "XXXXXX";
        end if; 
    end process;


    correlate_img_ce0_assign_proc : process(ap_CS_fsm_state26, grp_CORRELATE_1_fu_1585_correlate_img_V_ce0, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            correlate_img_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            correlate_img_ce0 <= grp_CORRELATE_1_fu_1585_correlate_img_V_ce0;
        else 
            correlate_img_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlate_img_we0_assign_proc : process(grp_CORRELATE_1_fu_1585_correlate_img_V_we0, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            correlate_img_we0 <= grp_CORRELATE_1_fu_1585_correlate_img_V_we0;
        else 
            correlate_img_we0 <= ap_const_logic_0;
        end if; 
    end process;

    current_filter_fu_2461_p2 <= std_logic_vector(unsigned(current_filter_0_reg_1507) + unsigned(ap_const_lv4_1));
    current_input_channe_6_fu_1788_p2 <= std_logic_vector(unsigned(current_input_channe_reg_1429) + unsigned(ap_const_lv4_1));
    current_input_channe_7_fu_2493_p2 <= std_logic_vector(unsigned(current_input_channe_10_reg_1518) + unsigned(ap_const_lv4_1));
    filter_line_fu_1804_p2 <= std_logic_vector(unsigned(filter_line_0_reg_1441) + unsigned(ap_const_lv2_1));
    grp_CORRELATE_1_fu_1585_ap_start <= grp_CORRELATE_1_fu_1585_ap_start_reg;
    grp_fu_1592_p4 <= row_idx_0_reg_1395(6 downto 1);
    grp_fu_1602_p2 <= "1" when (grp_fu_1592_p4 = ap_const_lv6_0) else "0";
    i_fu_1668_p2 <= std_logic_vector(unsigned(i_0_reg_1407) + unsigned(ap_const_lv4_1));
    icmp_ln1494_fu_2846_p2 <= "1" when (signed(aux_sum_V_reg_3629) > signed(ap_const_lv12_0)) else "0";
    icmp_ln684_fu_1650_p2 <= "1" when (row_idx_0_reg_1395 = ap_const_lv7_42) else "0";
    icmp_ln687_fu_1662_p2 <= "1" when (i_0_reg_1407 = ap_const_lv4_C) else "0";
    icmp_ln688_fu_1756_p2 <= "1" when (j_0_reg_1418 = ap_const_lv7_40) else "0";
    icmp_ln692_fu_1782_p2 <= "1" when (current_input_channe_reg_1429 = ap_const_lv4_C) else "0";
    icmp_ln695_fu_1686_p2 <= "1" when (unsigned(row_idx_0_reg_1395) > unsigned(ap_const_lv7_2)) else "0";
    icmp_ln697_fu_1798_p2 <= "1" when (filter_line_0_reg_1441 = ap_const_lv2_2) else "0";
    icmp_ln699_fu_2037_p2 <= "1" when (index_input_element_s_reg_1452 = ap_const_lv7_42) else "0";
    icmp_ln707_fu_1692_p2 <= "1" when (row_idx_0_reg_1395 = ap_const_lv7_0) else "0";
    icmp_ln710_fu_2084_p2 <= "1" when (index_input_element1_reg_1463 = ap_const_lv7_41) else "0";
    icmp_ln726_fu_1698_p2 <= "1" when (unsigned(row_idx_0_reg_1395) > unsigned(ap_const_lv7_40)) else "0";
    icmp_ln729_fu_2218_p2 <= "1" when (index_input_element2_reg_1474 = ap_const_lv7_41) else "0";
    icmp_ln745_fu_1704_p2 <= "0" when (row_idx_0_reg_1395 = ap_const_lv7_0) else "1";
    icmp_ln747_fu_2307_p2 <= "1" when (index_input_element2_9_reg_1485 = ap_const_lv7_42) else "0";
    icmp_ln755_fu_2404_p2 <= "1" when (index_input_element2_10_reg_1496 = ap_const_lv7_42) else "0";
    icmp_ln764_fu_2455_p2 <= "1" when (current_filter_0_reg_1507 = ap_const_lv4_C) else "0";
    icmp_ln766_fu_2487_p2 <= "1" when (current_input_channe_10_reg_1518 = ap_const_lv4_C) else "0";
    icmp_ln768_fu_2521_p2 <= "1" when (subfilter_element_0_reg_1529 = ap_const_lv4_9) else "0";
    icmp_ln772_fu_2587_p2 <= "1" when (input_line_0_reg_1541 = ap_const_lv2_3) else "0";
    icmp_ln774_fu_2690_p2 <= "1" when (index_input_element2_11_reg_1552 = ap_const_lv7_42) else "0";
    icmp_ln780_fu_2729_p2 <= "1" when (index_input_element2_12_reg_1563 = ap_const_lv7_40) else "0";
    icmp_ln785_fu_2775_p2 <= "1" when (index_input_element2_13_reg_1574 = ap_const_lv7_40) else "0";

    img_channel_data_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, img_channel_data_V_a_34_reg_3036, img_channel_data_V_a_37_reg_3051, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_data_V_a_41_reg_3247, img_channel_data_V_a_42_reg_3252, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state23, ap_CS_fsm_state8, zext_ln321_96_fu_2058_p1, zext_ln321_97_fu_2074_p1, zext_ln321_101_fu_2099_p1, zext_ln321_123_fu_2429_p1, zext_ln203_52_fu_2715_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            img_channel_data_V_address0 <= zext_ln203_52_fu_2715_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            img_channel_data_V_address0 <= zext_ln321_123_fu_2429_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_42_reg_3252;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_41_reg_3247;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_37_reg_3051;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1))) then 
            img_channel_data_V_address0 <= img_channel_data_V_a_34_reg_3036;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_address0 <= zext_ln321_101_fu_2099_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_data_V_address0 <= zext_ln321_97_fu_2074_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_data_V_address0 <= zext_ln321_96_fu_2058_p1(12 - 1 downto 0);
        else 
            img_channel_data_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, img_channel_data_V_a_35_reg_3041, img_channel_data_V_a_36_reg_3046, ap_CS_fsm_state10, img_channel_data_V_a_39_reg_3237, img_channel_data_V_a_40_reg_3242, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, zext_ln321_110_fu_2233_p1, zext_ln321_116_fu_2332_p1, zext_ln321_117_fu_2394_p1, zext_ln321_124_fu_2445_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_data_V_address1 <= zext_ln321_124_fu_2445_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            img_channel_data_V_address1 <= zext_ln321_117_fu_2394_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_channel_data_V_address1 <= zext_ln321_116_fu_2332_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_40_reg_3242;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1))) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_39_reg_3237;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_address1 <= zext_ln321_110_fu_2233_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_35_reg_3041;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_data_V_address1 <= img_channel_data_V_a_36_reg_3046;
        else 
            img_channel_data_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state7, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state23, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_data_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_d0_assign_proc : process(corr4_out_V_data_V_dout, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_data_V_q0, img_channel_data_V_q1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_data_V_d0 <= img_channel_data_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_d0 <= corr4_out_V_data_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_data_V_d0 <= img_channel_data_V_q0;
        else 
            img_channel_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_d1_assign_proc : process(corr4_out_V_data_V_dout, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_data_V_q0, img_channel_data_V_q1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_data_V_d1 <= img_channel_data_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_data_V_d1 <= corr4_out_V_data_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            img_channel_data_V_d1 <= img_channel_data_V_q0;
        else 
            img_channel_data_V_d1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_data_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, io_acc_block_signal_op247, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_we0 <= ap_const_logic_1;
        else 
            img_channel_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_data_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)))) then 
            img_channel_data_V_we1 <= ap_const_logic_1;
        else 
            img_channel_data_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, img_channel_dest_V_a_35_reg_3136, img_channel_dest_V_a_38_reg_3151, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_dest_V_a_42_reg_3347, img_channel_dest_V_a_43_reg_3352, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8, zext_ln321_96_fu_2058_p1, zext_ln321_97_fu_2074_p1, zext_ln321_101_fu_2099_p1, zext_ln321_123_fu_2429_p1, zext_ln321_99_fu_2837_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_dest_V_address0 <= zext_ln321_99_fu_2837_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            img_channel_dest_V_address0 <= zext_ln321_123_fu_2429_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_43_reg_3352;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_42_reg_3347;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_38_reg_3151;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1))) then 
            img_channel_dest_V_address0 <= img_channel_dest_V_a_35_reg_3136;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_address0 <= zext_ln321_101_fu_2099_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_dest_V_address0 <= zext_ln321_97_fu_2074_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_dest_V_address0 <= zext_ln321_96_fu_2058_p1(12 - 1 downto 0);
        else 
            img_channel_dest_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, img_channel_dest_V_a_36_reg_3141, img_channel_dest_V_a_37_reg_3146, ap_CS_fsm_state10, img_channel_dest_V_a_40_reg_3337, img_channel_dest_V_a_41_reg_3342, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, zext_ln321_110_fu_2233_p1, zext_ln321_116_fu_2332_p1, zext_ln321_117_fu_2394_p1, zext_ln321_124_fu_2445_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_dest_V_address1 <= zext_ln321_124_fu_2445_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            img_channel_dest_V_address1 <= zext_ln321_117_fu_2394_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_channel_dest_V_address1 <= zext_ln321_116_fu_2332_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_41_reg_3342;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1))) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_40_reg_3337;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_address1 <= zext_ln321_110_fu_2233_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_36_reg_3141;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_dest_V_address1 <= img_channel_dest_V_a_37_reg_3146;
        else 
            img_channel_dest_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_dest_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state7, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_dest_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_d0_assign_proc : process(corr4_out_V_dest_V_dout, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_dest_V_q0, img_channel_dest_V_q1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_d0 <= corr4_out_V_dest_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_dest_V_d0 <= img_channel_dest_V_q0;
        else 
            img_channel_dest_V_d0 <= "X";
        end if; 
    end process;


    img_channel_dest_V_d1_assign_proc : process(corr4_out_V_dest_V_dout, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_dest_V_q0, img_channel_dest_V_q1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_dest_V_d1 <= corr4_out_V_dest_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            img_channel_dest_V_d1 <= img_channel_dest_V_q0;
        else 
            img_channel_dest_V_d1 <= "X";
        end if; 
    end process;


    img_channel_dest_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, io_acc_block_signal_op247, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_we0 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_dest_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)))) then 
            img_channel_dest_V_we1 <= ap_const_logic_1;
        else 
            img_channel_dest_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, img_channel_id_V_add_35_reg_3116, img_channel_id_V_add_38_reg_3131, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_id_V_add_42_reg_3327, img_channel_id_V_add_43_reg_3332, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8, zext_ln321_96_fu_2058_p1, zext_ln321_97_fu_2074_p1, zext_ln321_101_fu_2099_p1, zext_ln321_123_fu_2429_p1, zext_ln321_99_fu_2837_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_id_V_address0 <= zext_ln321_99_fu_2837_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            img_channel_id_V_address0 <= zext_ln321_123_fu_2429_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_43_reg_3332;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_42_reg_3327;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_38_reg_3131;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1))) then 
            img_channel_id_V_address0 <= img_channel_id_V_add_35_reg_3116;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_address0 <= zext_ln321_101_fu_2099_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_id_V_address0 <= zext_ln321_97_fu_2074_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_id_V_address0 <= zext_ln321_96_fu_2058_p1(12 - 1 downto 0);
        else 
            img_channel_id_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, img_channel_id_V_add_36_reg_3121, img_channel_id_V_add_37_reg_3126, ap_CS_fsm_state10, img_channel_id_V_add_40_reg_3317, img_channel_id_V_add_41_reg_3322, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, zext_ln321_110_fu_2233_p1, zext_ln321_116_fu_2332_p1, zext_ln321_117_fu_2394_p1, zext_ln321_124_fu_2445_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_id_V_address1 <= zext_ln321_124_fu_2445_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            img_channel_id_V_address1 <= zext_ln321_117_fu_2394_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_channel_id_V_address1 <= zext_ln321_116_fu_2332_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_41_reg_3322;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1))) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_40_reg_3317;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_address1 <= zext_ln321_110_fu_2233_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_36_reg_3121;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_id_V_address1 <= img_channel_id_V_add_37_reg_3126;
        else 
            img_channel_id_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_id_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state7, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_id_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_id_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_d0_assign_proc : process(corr4_out_V_id_V_dout, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_id_V_q0, img_channel_id_V_q1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_id_V_d0 <= img_channel_id_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_d0 <= corr4_out_V_id_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_id_V_d0 <= img_channel_id_V_q0;
        else 
            img_channel_id_V_d0 <= "X";
        end if; 
    end process;


    img_channel_id_V_d1_assign_proc : process(corr4_out_V_id_V_dout, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_id_V_q0, img_channel_id_V_q1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_id_V_d1 <= img_channel_id_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_id_V_d1 <= corr4_out_V_id_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            img_channel_id_V_d1 <= img_channel_id_V_q0;
        else 
            img_channel_id_V_d1 <= "X";
        end if; 
    end process;


    img_channel_id_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, io_acc_block_signal_op247, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_we0 <= ap_const_logic_1;
        else 
            img_channel_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_id_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)))) then 
            img_channel_id_V_we1 <= ap_const_logic_1;
        else 
            img_channel_id_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, img_channel_keep_V_a_35_reg_3056, img_channel_keep_V_a_38_reg_3071, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_keep_V_a_42_reg_3267, img_channel_keep_V_a_43_reg_3272, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8, zext_ln321_96_fu_2058_p1, zext_ln321_97_fu_2074_p1, zext_ln321_101_fu_2099_p1, zext_ln321_123_fu_2429_p1, zext_ln321_99_fu_2837_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_keep_V_address0 <= zext_ln321_99_fu_2837_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            img_channel_keep_V_address0 <= zext_ln321_123_fu_2429_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_43_reg_3272;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_42_reg_3267;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_38_reg_3071;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1))) then 
            img_channel_keep_V_address0 <= img_channel_keep_V_a_35_reg_3056;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_address0 <= zext_ln321_101_fu_2099_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_keep_V_address0 <= zext_ln321_97_fu_2074_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_keep_V_address0 <= zext_ln321_96_fu_2058_p1(12 - 1 downto 0);
        else 
            img_channel_keep_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, img_channel_keep_V_a_36_reg_3061, img_channel_keep_V_a_37_reg_3066, ap_CS_fsm_state10, img_channel_keep_V_a_40_reg_3257, img_channel_keep_V_a_41_reg_3262, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, zext_ln321_110_fu_2233_p1, zext_ln321_116_fu_2332_p1, zext_ln321_117_fu_2394_p1, zext_ln321_124_fu_2445_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_keep_V_address1 <= zext_ln321_124_fu_2445_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            img_channel_keep_V_address1 <= zext_ln321_117_fu_2394_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_channel_keep_V_address1 <= zext_ln321_116_fu_2332_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_41_reg_3262;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1))) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_40_reg_3257;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_address1 <= zext_ln321_110_fu_2233_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_36_reg_3061;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_keep_V_address1 <= img_channel_keep_V_a_37_reg_3066;
        else 
            img_channel_keep_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_keep_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state7, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_keep_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_d0_assign_proc : process(corr4_out_V_keep_V_dout, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_keep_V_q0, img_channel_keep_V_q1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_d0 <= corr4_out_V_keep_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_keep_V_d0 <= img_channel_keep_V_q0;
        else 
            img_channel_keep_V_d0 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_d1_assign_proc : process(corr4_out_V_keep_V_dout, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_keep_V_q0, img_channel_keep_V_q1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_keep_V_d1 <= corr4_out_V_keep_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            img_channel_keep_V_d1 <= img_channel_keep_V_q0;
        else 
            img_channel_keep_V_d1 <= "XXXX";
        end if; 
    end process;


    img_channel_keep_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, io_acc_block_signal_op247, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_we0 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_keep_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)))) then 
            img_channel_keep_V_we1 <= ap_const_logic_1;
        else 
            img_channel_keep_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, img_channel_last_V_a_35_reg_3096, img_channel_last_V_a_38_reg_3111, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_last_V_a_42_reg_3307, img_channel_last_V_a_43_reg_3312, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8, zext_ln321_96_fu_2058_p1, zext_ln321_97_fu_2074_p1, zext_ln321_101_fu_2099_p1, zext_ln321_123_fu_2429_p1, zext_ln321_99_fu_2837_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_last_V_address0 <= zext_ln321_99_fu_2837_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            img_channel_last_V_address0 <= zext_ln321_123_fu_2429_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_43_reg_3312;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_42_reg_3307;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_38_reg_3111;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1))) then 
            img_channel_last_V_address0 <= img_channel_last_V_a_35_reg_3096;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_address0 <= zext_ln321_101_fu_2099_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_last_V_address0 <= zext_ln321_97_fu_2074_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_last_V_address0 <= zext_ln321_96_fu_2058_p1(12 - 1 downto 0);
        else 
            img_channel_last_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, img_channel_last_V_a_36_reg_3101, img_channel_last_V_a_37_reg_3106, ap_CS_fsm_state10, img_channel_last_V_a_40_reg_3297, img_channel_last_V_a_41_reg_3302, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, zext_ln321_110_fu_2233_p1, zext_ln321_116_fu_2332_p1, zext_ln321_117_fu_2394_p1, zext_ln321_124_fu_2445_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_last_V_address1 <= zext_ln321_124_fu_2445_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            img_channel_last_V_address1 <= zext_ln321_117_fu_2394_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_channel_last_V_address1 <= zext_ln321_116_fu_2332_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_41_reg_3302;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1))) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_40_reg_3297;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_address1 <= zext_ln321_110_fu_2233_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_36_reg_3101;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_last_V_address1 <= img_channel_last_V_a_37_reg_3106;
        else 
            img_channel_last_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_last_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state7, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_last_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_last_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_d0_assign_proc : process(corr4_out_V_last_V_dout, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_last_V_q0, img_channel_last_V_q1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_last_V_d0 <= img_channel_last_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_d0 <= corr4_out_V_last_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_last_V_d0 <= img_channel_last_V_q0;
        else 
            img_channel_last_V_d0 <= "X";
        end if; 
    end process;


    img_channel_last_V_d1_assign_proc : process(corr4_out_V_last_V_dout, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_last_V_q0, img_channel_last_V_q1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_last_V_d1 <= img_channel_last_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_last_V_d1 <= corr4_out_V_last_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            img_channel_last_V_d1 <= img_channel_last_V_q0;
        else 
            img_channel_last_V_d1 <= "X";
        end if; 
    end process;


    img_channel_last_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, io_acc_block_signal_op247, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_we0 <= ap_const_logic_1;
        else 
            img_channel_last_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_last_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)))) then 
            img_channel_last_V_we1 <= ap_const_logic_1;
        else 
            img_channel_last_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, img_channel_user_V_a_33_reg_3076, img_channel_user_V_a_36_reg_3091, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_user_V_a_40_reg_3287, img_channel_user_V_a_41_reg_3292, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8, zext_ln321_96_fu_2058_p1, zext_ln321_97_fu_2074_p1, zext_ln321_101_fu_2099_p1, zext_ln321_123_fu_2429_p1, zext_ln321_99_fu_2837_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            img_channel_user_V_address0 <= zext_ln321_99_fu_2837_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            img_channel_user_V_address0 <= zext_ln321_123_fu_2429_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_41_reg_3292;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_40_reg_3287;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_36_reg_3091;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1))) then 
            img_channel_user_V_address0 <= img_channel_user_V_a_33_reg_3076;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_address0 <= zext_ln321_101_fu_2099_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_user_V_address0 <= zext_ln321_97_fu_2074_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_user_V_address0 <= zext_ln321_96_fu_2058_p1(12 - 1 downto 0);
        else 
            img_channel_user_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, img_channel_user_V_a_34_reg_3081, img_channel_user_V_a_35_reg_3086, ap_CS_fsm_state10, img_channel_user_V_a_38_reg_3277, img_channel_user_V_a_39_reg_3282, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, zext_ln321_110_fu_2233_p1, zext_ln321_116_fu_2332_p1, zext_ln321_117_fu_2394_p1, zext_ln321_124_fu_2445_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_user_V_address1 <= zext_ln321_124_fu_2445_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            img_channel_user_V_address1 <= zext_ln321_117_fu_2394_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_channel_user_V_address1 <= zext_ln321_116_fu_2332_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_39_reg_3282;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1))) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_38_reg_3277;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_address1 <= zext_ln321_110_fu_2233_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_34_reg_3081;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_user_V_address1 <= img_channel_user_V_a_35_reg_3086;
        else 
            img_channel_user_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_user_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state7, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state30, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_user_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_user_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_d0_assign_proc : process(corr4_out_V_user_V_dout, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_user_V_q0, img_channel_user_V_q1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_user_V_d0 <= img_channel_user_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_d0 <= corr4_out_V_user_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_user_V_d0 <= img_channel_user_V_q0;
        else 
            img_channel_user_V_d0 <= "X";
        end if; 
    end process;


    img_channel_user_V_d1_assign_proc : process(corr4_out_V_user_V_dout, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_user_V_q0, img_channel_user_V_q1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_user_V_d1 <= img_channel_user_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_user_V_d1 <= corr4_out_V_user_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            img_channel_user_V_d1 <= img_channel_user_V_q0;
        else 
            img_channel_user_V_d1 <= "X";
        end if; 
    end process;


    img_channel_user_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, io_acc_block_signal_op247, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_we0 <= ap_const_logic_1;
        else 
            img_channel_user_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_user_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)))) then 
            img_channel_user_V_we1 <= ap_const_logic_1;
        else 
            img_channel_user_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_address0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, img_channel_valid_V_47_reg_3016, img_channel_valid_V_50_reg_3031, ap_CS_fsm_state7, ap_CS_fsm_state10, img_channel_valid_V_56_reg_3227, img_channel_valid_V_57_reg_3232, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state8, zext_ln321_96_fu_2058_p1, zext_ln321_97_fu_2074_p1, zext_ln321_101_fu_2099_p1, zext_ln321_123_fu_2429_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            img_channel_valid_V_address0 <= zext_ln321_123_fu_2429_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_57_reg_3232;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_56_reg_3227;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_50_reg_3031;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1))) then 
            img_channel_valid_V_address0 <= img_channel_valid_V_47_reg_3016;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_address0 <= zext_ln321_101_fu_2099_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            img_channel_valid_V_address0 <= zext_ln321_97_fu_2074_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_channel_valid_V_address0 <= zext_ln321_96_fu_2058_p1(12 - 1 downto 0);
        else 
            img_channel_valid_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, img_channel_valid_V_48_reg_3021, img_channel_valid_V_49_reg_3026, ap_CS_fsm_state10, img_channel_valid_V_54_reg_3217, img_channel_valid_V_55_reg_3222, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16, zext_ln321_110_fu_2233_p1, zext_ln321_116_fu_2332_p1, zext_ln321_117_fu_2394_p1, zext_ln321_124_fu_2445_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            img_channel_valid_V_address1 <= zext_ln321_124_fu_2445_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            img_channel_valid_V_address1 <= zext_ln321_117_fu_2394_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_channel_valid_V_address1 <= zext_ln321_116_fu_2332_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_55_reg_3222;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1))) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_54_reg_3217;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_address1 <= zext_ln321_110_fu_2233_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_48_reg_3021;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_channel_valid_V_address1 <= img_channel_valid_V_49_reg_3026;
        else 
            img_channel_valid_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    img_channel_valid_V_ce0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state7, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state7) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_ce0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_ce1_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, io_acc_block_signal_op247, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state10) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            img_channel_valid_V_ce1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_d0_assign_proc : process(corr4_out_V_valid_V_dout, ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_valid_V_q0, img_channel_valid_V_q1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_d0 <= corr4_out_V_valid_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_valid_V_d0 <= img_channel_valid_V_q0;
        else 
            img_channel_valid_V_d0 <= "X";
        end if; 
    end process;


    img_channel_valid_V_d1_assign_proc : process(corr4_out_V_valid_V_dout, ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, img_channel_valid_V_q0, img_channel_valid_V_q1, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) then 
            img_channel_valid_V_d1 <= corr4_out_V_valid_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            img_channel_valid_V_d1 <= img_channel_valid_V_q0;
        else 
            img_channel_valid_V_d1 <= "X";
        end if; 
    end process;


    img_channel_valid_V_we0_assign_proc : process(ap_CS_fsm_state9, icmp_ln710_fu_2084_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, io_acc_block_signal_op247, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op247 = ap_const_logic_0) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln710_fu_2084_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_we0 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    img_channel_valid_V_we1_assign_proc : process(ap_CS_fsm_state11, icmp_ln729_fu_2218_p2, icmp_ln707_reg_2945, or_ln726_reg_2963, ap_CS_fsm_state10, io_acc_block_signal_op365, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (or_ln726_reg_2963 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln707_reg_2945 = ap_const_lv1_1)) or (not(((io_acc_block_signal_op365 = ap_const_logic_0) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln729_fu_2218_p2 = ap_const_lv1_0)))) then 
            img_channel_valid_V_we1 <= ap_const_logic_1;
        else 
            img_channel_valid_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    index_input_element_15_fu_2781_p2 <= std_logic_vector(unsigned(index_input_element2_13_reg_1574) + unsigned(ap_const_lv7_1));
    index_input_element_16_fu_2110_p2 <= std_logic_vector(unsigned(index_input_element1_reg_1463) + unsigned(ap_const_lv7_1));
    index_input_element_17_fu_2735_p2 <= std_logic_vector(unsigned(index_input_element2_12_reg_1563) + unsigned(ap_const_lv7_1));
    index_input_element_18_fu_2696_p2 <= std_logic_vector(unsigned(index_input_element2_11_reg_1552) + unsigned(ap_const_lv7_1));
    index_input_element_19_fu_2244_p2 <= std_logic_vector(unsigned(index_input_element2_reg_1474) + unsigned(ap_const_lv7_1));
    index_input_element_20_fu_2313_p2 <= std_logic_vector(unsigned(index_input_element2_9_reg_1485) + unsigned(ap_const_lv7_1));
    index_input_element_21_fu_2410_p2 <= std_logic_vector(unsigned(index_input_element2_10_reg_1496) + unsigned(ap_const_lv7_1));
    index_input_element_fu_2043_p2 <= std_logic_vector(unsigned(index_input_element_s_reg_1452) + unsigned(ap_const_lv7_1));
    input_line_fu_2593_p2 <= std_logic_vector(unsigned(input_line_0_reg_1541) + unsigned(ap_const_lv2_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln684_fu_1650_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln684_fu_1650_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op247 <= (corr4_out_V_valid_V_empty_n and corr4_out_V_user_V_empty_n and corr4_out_V_last_V_empty_n and corr4_out_V_keep_V_empty_n and corr4_out_V_id_V_empty_n and corr4_out_V_dest_V_empty_n and corr4_out_V_data_V_empty_n);
    io_acc_block_signal_op365 <= (corr4_out_V_valid_V_empty_n and corr4_out_V_user_V_empty_n and corr4_out_V_last_V_empty_n and corr4_out_V_keep_V_empty_n and corr4_out_V_id_V_empty_n and corr4_out_V_dest_V_empty_n and corr4_out_V_data_V_empty_n);
    io_acc_block_signal_op707 <= (corr5_out_V_valid_V_full_n and corr5_out_V_user_V_full_n and corr5_out_V_last_V_full_n and corr5_out_V_keep_V_full_n and corr5_out_V_id_V_full_n and corr5_out_V_dest_V_full_n and corr5_out_V_data_V_full_n);
    j_fu_1762_p2 <= std_logic_vector(unsigned(j_0_reg_1418) + unsigned(ap_const_lv7_1));
    lhs_V_fu_2886_p3 <= (select_ln14_fu_2879_p3 & ap_const_lv4_0);
    or_ln321_fu_1986_p2 <= (ap_const_lv13_1 or add_ln321_60_fu_1969_p2);
    or_ln726_fu_1750_p2 <= (icmp_ln726_fu_1698_p2 or grp_fu_1602_p2);

    out_layer_data_V_address0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state4, ap_CS_fsm_state26, out_layer_data_V_add_3_reg_3590, ap_CS_fsm_state29, out_layer_data_V_add_4_reg_3624, ap_CS_fsm_state27, zext_ln203_40_fu_1777_p1, zext_ln1265_5_fu_2755_p1, zext_ln162_3_fu_2796_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            out_layer_data_V_address0 <= out_layer_data_V_add_4_reg_3624;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out_layer_data_V_address0 <= zext_ln162_3_fu_2796_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            out_layer_data_V_address0 <= out_layer_data_V_add_3_reg_3590;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            out_layer_data_V_address0 <= zext_ln1265_5_fu_2755_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_layer_data_V_address0 <= zext_ln203_40_fu_1777_p1(10 - 1 downto 0);
        else 
            out_layer_data_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    out_layer_data_V_ce0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state4, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state27, io_acc_block_signal_op707)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            out_layer_data_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_layer_data_V_d0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state4, ap_CS_fsm_state27, add_ln703_fu_2760_p2, ret_V_fu_2902_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            out_layer_data_V_d0 <= ret_V_fu_2902_p2(15 downto 4);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            out_layer_data_V_d0 <= add_ln703_fu_2760_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_layer_data_V_d0 <= ap_const_lv12_0;
        else 
            out_layer_data_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_layer_data_V_we0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state4, icmp_ln688_fu_1756_p2, ap_CS_fsm_state27, io_acc_block_signal_op707)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state27) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln688_fu_1756_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op707 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            out_layer_data_V_we0 <= ap_const_logic_1;
        else 
            out_layer_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_layer_valid_V_address0 <= zext_ln162_3_fu_2796_p1(10 - 1 downto 0);

    out_layer_valid_V_ce0_assign_proc : process(ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            out_layer_valid_V_ce0 <= ap_const_logic_1;
        else 
            out_layer_valid_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl22_cast_fu_1922_p3 <= (trunc_ln321_5_fu_1918_p1 & ap_const_lv6_0);
    p_shl26_cast_fu_2542_p3 <= (add_ln203_25_fu_2537_p2 & ap_const_lv4_0);
    p_shl28_cast_fu_2646_p3 <= (trunc_ln203_fu_2642_p1 & ap_const_lv6_0);
    p_shl_cast_fu_1853_p3 <= (trunc_ln321_fu_1849_p1 & ap_const_lv6_0);
    r_V_fu_2873_p2 <= std_logic_vector(signed(sext_ln1118_1_fu_2869_p1) + signed(sext_ln1118_fu_2857_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_fu_2902_p2 <= std_logic_vector(signed(sext_ln1192_fu_2898_p1) + signed(zext_ln728_fu_2894_p1));
    row_idx_fu_1656_p2 <= std_logic_vector(unsigned(row_idx_0_reg_1395) + unsigned(ap_const_lv7_1));
    select_ln14_fu_2879_p3 <= 
        add_ln203_reg_3635 when (icmp_ln1494_fu_2846_p2(0) = '1') else 
        ap_const_lv11_0;
    select_ln7_fu_2851_p3 <= 
        aux_sum_V_reg_3629 when (tmp_46_reg_3640(0) = '1') else 
        ap_const_lv12_0;
        sext_ln1118_1_fu_2869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_2861_p3),15));

        sext_ln1118_fu_2857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln7_fu_2851_p3),15));

        sext_ln1192_fu_2898_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_2873_p2),16));

    sext_ln1265_fu_2767_p0 <= biases_layer5_V_q0;
        sext_ln1265_fu_2767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1265_fu_2767_p0),12));

        sext_ln203_6_fu_2633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln203_3_fu_2627_p2),8));

        sext_ln203_7_fu_2662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_48_fu_2654_p3),13));

        sext_ln321_11_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_5_fu_1834_p2),8));

        sext_ln321_12_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_44_fu_1861_p3),13));

        sext_ln321_13_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_6_fu_1903_p2),8));

        sext_ln321_14_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_45_fu_1930_p3),13));

        sext_ln321_15_fu_2833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln321_65_fu_2827_p2),10));

        sext_ln321_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln321_fu_1740_p2),13));

    sext_ln703_fu_2771_p0 <= biases_layer5_V_q0;
        sext_ln703_fu_2771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_2771_p0),11));

    shl_ln321_4_fu_1963_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_59_fu_1952_p2),to_integer(unsigned('0' & ap_const_lv13_1(13-1 downto 0)))));
    shl_ln321_5_fu_2289_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_74_fu_2284_p2),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));
    shl_ln321_6_fu_2295_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_74_fu_2284_p2),to_integer(unsigned('0' & ap_const_lv13_1(13-1 downto 0)))));
    shl_ln321_fu_1957_p2 <= std_logic_vector(shift_left(unsigned(add_ln321_59_fu_1952_p2),to_integer(unsigned('0' & ap_const_lv13_6(13-1 downto 0)))));
    shl_ln_fu_2861_p3 <= (select_ln7_fu_2851_p3 & ap_const_lv2_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln203_3_fu_2627_p2 <= std_logic_vector(unsigned(zext_ln203_46_fu_2607_p1) - unsigned(zext_ln203_48_fu_2623_p1));
    sub_ln203_fu_2562_p2 <= std_logic_vector(unsigned(p_shl26_cast_fu_2542_p3) - unsigned(zext_ln203_44_fu_2558_p1));
    sub_ln321_5_fu_1834_p2 <= std_logic_vector(unsigned(zext_ln321_86_fu_1818_p1) - unsigned(zext_ln321_87_fu_1830_p1));
    sub_ln321_6_fu_1903_p2 <= std_logic_vector(unsigned(zext_ln321_88_fu_1887_p1) - unsigned(zext_ln321_89_fu_1899_p1));
    sub_ln321_fu_1740_p2 <= std_logic_vector(unsigned(zext_ln321_fu_1724_p1) - unsigned(zext_ln321_85_fu_1736_p1));
    subfilter_element_fu_2527_p2 <= std_logic_vector(unsigned(subfilter_element_0_reg_1529) + unsigned(ap_const_lv4_1));

    subfilter_layer_V_address0_assign_proc : process(grp_CORRELATE_1_fu_1585_filter_V_address0, ap_CS_fsm_state21, ap_CS_fsm_state25, zext_ln770_1_fu_2577_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            subfilter_layer_V_address0 <= zext_ln770_1_fu_2577_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            subfilter_layer_V_address0 <= grp_CORRELATE_1_fu_1585_filter_V_address0;
        else 
            subfilter_layer_V_address0 <= "XXXX";
        end if; 
    end process;


    subfilter_layer_V_ce0_assign_proc : process(grp_CORRELATE_1_fu_1585_filter_V_ce0, ap_CS_fsm_state21, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            subfilter_layer_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            subfilter_layer_V_ce0 <= grp_CORRELATE_1_fu_1585_filter_V_ce0;
        else 
            subfilter_layer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        subfilter_layer_V_d0 <= std_logic_vector(IEEE.numeric_std.resize(signed(weights_layer5_V_q0),12));


    subfilter_layer_V_we0_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            subfilter_layer_V_we0 <= ap_const_logic_1;
        else 
            subfilter_layer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_44_fu_1861_p3 <= (add_ln321_fu_1844_p2 & ap_const_lv1_0);
    tmp_45_fu_1930_p3 <= (add_ln321_57_fu_1913_p2 & ap_const_lv1_0);
    tmp_47_fu_2550_p3 <= (add_ln203_25_fu_2537_p2 & ap_const_lv2_0);
    tmp_48_fu_2654_p3 <= (add_ln203_27_fu_2637_p2 & ap_const_lv1_0);
    tmp_60_fu_1674_p3 <= (i_0_reg_1407 & ap_const_lv6_0);
    tmp_61_fu_2475_p3 <= (current_filter_0_reg_1507 & ap_const_lv6_0);
    tmp_62_fu_1810_p3 <= (filter_line_0_reg_1441 & ap_const_lv4_0);
    tmp_63_fu_1822_p3 <= (filter_line_0_reg_1441 & ap_const_lv2_0);
    tmp_64_fu_1879_p3 <= (filter_line_fu_1804_p2 & ap_const_lv4_0);
    tmp_65_fu_1891_p3 <= (filter_line_fu_1804_p2 & ap_const_lv2_0);
    tmp_66_fu_2503_p3 <= (current_input_channe_10_reg_1518 & ap_const_lv3_0);
    tmp_67_fu_2599_p3 <= (input_line_0_reg_1541 & ap_const_lv4_0);
    tmp_68_fu_2611_p3 <= (input_line_0_reg_1541 & ap_const_lv2_0);
    tmp_69_fu_2672_p3 <= (input_line_0_reg_1541 & ap_const_lv6_0);
    tmp_70_fu_2116_p3 <= (current_input_channe_reg_1429 & ap_const_lv6_0);
    tmp_71_fu_2128_p3 <= (current_input_channe_reg_1429 & ap_const_lv1_0);
    tmp_72_fu_2254_p3 <= (current_input_channe_reg_1429 & ap_const_lv6_0);
    tmp_73_fu_2266_p3 <= (current_input_channe_reg_1429 & ap_const_lv1_0);
    tmp_74_fu_2348_p3 <= (current_input_channe_reg_1429 & ap_const_lv6_0);
    tmp_75_fu_2360_p3 <= (current_input_channe_reg_1429 & ap_const_lv1_0);
    tmp_fu_1716_p3 <= (row_idx_0_reg_1395 & ap_const_lv4_0);
    tmp_s_fu_1728_p3 <= (row_idx_0_reg_1395 & ap_const_lv2_0);
    trunc_ln203_fu_2642_p1 <= add_ln203_27_fu_2637_p2(7 - 1 downto 0);
    trunc_ln321_5_fu_1918_p1 <= add_ln321_57_fu_1913_p2(7 - 1 downto 0);
    trunc_ln321_fu_1849_p1 <= add_ln321_fu_1844_p2(7 - 1 downto 0);
    trunc_ln703_fu_2802_p1 <= out_layer_data_V_q0(11 - 1 downto 0);
    weights_layer5_V_address0 <= zext_ln203_45_fu_2573_p1(11 - 1 downto 0);

    weights_layer5_V_ce0_assign_proc : process(ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            weights_layer5_V_ce0 <= ap_const_logic_1;
        else 
            weights_layer5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1265_5_fu_2755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1265_fu_2750_p2),64));
    zext_ln1265_fu_2746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_12_reg_1563),11));
    zext_ln162_2_fu_2787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_13_reg_1574),11));
    zext_ln162_3_fu_2796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln162_fu_2791_p2),64));
    zext_ln162_fu_2471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_filter_0_reg_1507),12));
    zext_ln203_40_fu_1777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_23_fu_1772_p2),64));
    zext_ln203_41_fu_2499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_10_reg_1518),8));
    zext_ln203_42_fu_2511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_2503_p3),8));
    zext_ln203_43_fu_2533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(subfilter_element_0_reg_1529),8));
    zext_ln203_44_fu_2558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_2550_p3),12));
    zext_ln203_45_fu_2573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_26_reg_3536),64));
    zext_ln203_46_fu_2607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_2599_p3),7));
    zext_ln203_47_fu_2619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_fu_2611_p3),9));
    zext_ln203_48_fu_2623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_fu_2611_p3),7));
    zext_ln203_49_fu_2680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_fu_2672_p3),9));
    zext_ln203_50_fu_2702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_11_reg_1552),9));
    zext_ln203_51_fu_2706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_11_reg_1552),13));
    zext_ln203_52_fu_2715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_30_fu_2710_p2),64));
    zext_ln203_53_fu_2725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_31_reg_3577),64));
    zext_ln203_fu_1768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_1418),11));
    zext_ln321_100_fu_2090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element1_reg_1463),13));
    zext_ln321_101_fu_2099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_66_fu_2094_p2),64));
    zext_ln321_102_fu_2124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_70_fu_2116_p3),11));
    zext_ln321_103_fu_2136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_fu_2128_p3),11));
    zext_ln321_104_fu_2146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_67_fu_2140_p2),12));
    zext_ln321_105_fu_2156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_68_fu_2150_p2),64));
    zext_ln321_106_fu_2173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_69_fu_2167_p2),64));
    zext_ln321_107_fu_2190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_70_fu_2184_p2),64));
    zext_ln321_108_fu_2207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_71_fu_2201_p2),64));
    zext_ln321_109_fu_2224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_reg_1474),12));
    zext_ln321_110_fu_2233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_72_fu_2228_p2),64));
    zext_ln321_111_fu_2250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_1429),13));
    zext_ln321_112_fu_2262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_72_fu_2254_p3),11));
    zext_ln321_113_fu_2274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_fu_2266_p3),11));
    zext_ln321_114_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_9_reg_1485),13));
    zext_ln321_115_fu_2323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_9_reg_1485),11));
    zext_ln321_116_fu_2332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_76_fu_2327_p2),64));
    zext_ln321_117_fu_2394_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_77_reg_3388),64));
    zext_ln321_118_fu_2356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_fu_2348_p3),11));
    zext_ln321_119_fu_2368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_75_fu_2360_p3),11));
    zext_ln321_120_fu_2378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_78_fu_2372_p2),12));
    zext_ln321_121_fu_2416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_10_reg_1496),12));
    zext_ln321_122_fu_2420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_10_reg_1496),11));
    zext_ln321_123_fu_2429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_81_fu_2424_p2),64));
    zext_ln321_124_fu_2445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_82_reg_3446),64));
    zext_ln321_85_fu_1736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1728_p3),12));
    zext_ln321_86_fu_1818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_fu_1810_p3),7));
    zext_ln321_87_fu_1830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_fu_1822_p3),7));
    zext_ln321_88_fu_1887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_64_fu_1879_p3),7));
    zext_ln321_89_fu_1899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_fu_1891_p3),7));
    zext_ln321_90_fu_1948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_1429),13));
    zext_ln321_91_fu_1975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_60_fu_1969_p2),64));
    zext_ln321_92_fu_1992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln321_fu_1986_p2),64));
    zext_ln321_93_fu_2009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_61_fu_2003_p2),64));
    zext_ln321_94_fu_2026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_62_fu_2020_p2),64));
    zext_ln321_95_fu_2049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element_s_reg_1452),13));
    zext_ln321_96_fu_2058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_63_fu_2053_p2),64));
    zext_ln321_97_fu_2074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln321_64_reg_3169),64));
    zext_ln321_98_fu_2824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element_15_reg_3613),9));
    zext_ln321_99_fu_2837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln321_15_fu_2833_p1),64));
    zext_ln321_fu_1724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1716_p3),12));
    zext_ln688_fu_1682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_1674_p3),11));
    zext_ln697_fu_1794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_input_channe_reg_1429),8));
    zext_ln728_fu_2894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_2886_p3),16));
    zext_ln766_fu_2483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_2475_p3),11));
    zext_ln770_1_fu_2577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(subfilter_element_0_reg_1529),64));
    zext_ln770_fu_2467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_filter_0_reg_1507),64));
    zext_ln782_fu_2741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_input_element2_12_reg_1563),64));
end behav;
