/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_4z ? celloutsig_0_6z : celloutsig_0_9z;
  assign celloutsig_0_17z = celloutsig_0_2z[7] ? celloutsig_0_16z[2] : in_data[82];
  assign celloutsig_0_4z = ~(in_data[42] & celloutsig_0_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z[0] | celloutsig_1_4z);
  assign celloutsig_1_0z = ~(in_data[114] ^ in_data[153]);
  reg [5:0] _06_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 6'h00;
    else _06_ <= { celloutsig_0_3z[4:2], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_7z };
  assign out_data[5:0] = _06_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_7z[5:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z } > { celloutsig_1_1z[10:3], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[76:70] <= in_data[13:7];
  assign celloutsig_0_1z = in_data[92:89] || { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_12z[0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_8z } || { celloutsig_0_2z[7:3], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_2z[7] & ~(celloutsig_0_6z);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_1z[0]);
  assign celloutsig_0_12z = celloutsig_0_8z[6:2] % { 1'h1, celloutsig_0_3z[2:0], celloutsig_0_5z };
  assign celloutsig_0_16z = { in_data[76:72], celloutsig_0_1z } % { 1'h1, celloutsig_0_12z[3:2], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[78:71] % { 1'h1, in_data[30:27], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_0z ? in_data[63:56] : { celloutsig_0_6z, celloutsig_0_6z, 1'h0, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_19z = & { celloutsig_1_10z[4:0], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_4z = & { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z[10:3], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_4z & celloutsig_0_0z;
  assign celloutsig_0_5z = | celloutsig_0_3z;
  assign celloutsig_0_11z = | { celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_8z = | { celloutsig_1_7z[5:4], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[185:174] >> { in_data[190:180], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[124:109], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_3z } >> { celloutsig_1_1z[7], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, _00_ };
  assign celloutsig_0_3z = { in_data[23:20], celloutsig_0_0z } >> celloutsig_0_2z[5:1];
  assign celloutsig_1_3z = ~((celloutsig_1_1z[8] & celloutsig_1_2z) | celloutsig_1_0z);
  assign celloutsig_1_5z = ~((in_data[156] & celloutsig_1_0z) | celloutsig_1_0z);
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 6'h00;
    else if (clkin_data[128]) celloutsig_1_7z = { celloutsig_1_1z[10:6], celloutsig_1_3z };
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_4z) | (celloutsig_0_2z[1] & celloutsig_0_4z));
  assign celloutsig_0_9z = ~((celloutsig_0_0z & celloutsig_0_1z) | (celloutsig_0_4z & in_data[10]));
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
