
References:

- http://www.referencedesigner.com/tutorials/verilog/verilog_13.php


