==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 186.180 ; gain = 94.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 186.180 ; gain = 94.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:02:13 . Memory (MB): peak = 434.949 ; gain = 343.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_lp/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_lp/cnn.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_lp/cnn.cpp:67) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:02:14 . Memory (MB): peak = 507.434 ; gain = 415.891
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter2_Loop' (cnn_ap_lp/conv_2.cpp:15) in function 'conv_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_2.cpp:19) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_2.cpp:25) in function 'conv_2' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.2' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_lp/cnn.cpp:37) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_lp/cnn.cpp:37) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_lp/cnn.cpp:37) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_lp/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_lp/cnn.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_lp/cnn.cpp:67) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:27:4) to (cnn_ap_lp/cnn.cpp:25:26) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:70:33) to (cnn_ap_lp/cnn.cpp:69:25) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:02:18 . Memory (MB): peak = 669.078 ; gain = 577.535
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_2.cpp:9:6) in function 'conv_2'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:02:25 . Memory (MB): peak = 772.016 ; gain = 680.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 145.248 seconds; current allocated memory: 684.940 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 685.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 686.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 687.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter2_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.129 seconds; current allocated memory: 694.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.558 seconds; current allocated memory: 701.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.067 seconds; current allocated memory: 702.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 702.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 702.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 702.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 702.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 703.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 703.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 703.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 704.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.264 seconds; current allocated memory: 706.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 707.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 709.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_1' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_2' to 'conv_2_conv_2_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_3' to 'conv_2_conv_2_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_4' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_5' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_1' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_2' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_3' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_4' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_5' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_1' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_2' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_3' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_4' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_5' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_1' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_2' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_3' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_4' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_5' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_1' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_2' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_3' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_4' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_5' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_1' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_2' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_3' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_4' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_5' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0' to 'conv_2_conv_2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_1' to 'conv_2_conv_2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_2' to 'conv_2_conv_2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_3' to 'conv_2_conv_2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_4' to 'conv_2_conv_2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_5' to 'conv_2_conv_2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1' to 'conv_2_conv_2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_1' to 'conv_2_conv_2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_2' to 'conv_2_conv_2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_3' to 'conv_2_conv_2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_4' to 'conv_2_conv_2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_5' to 'conv_2_conv_2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2' to 'conv_2_conv_2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_1' to 'conv_2_conv_2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_2' to 'conv_2_conv_2_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_3' to 'conv_2_conv_2_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_4' to 'conv_2_conv_2_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_5' to 'conv_2_conv_2_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_bia6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0' to 'conv_2_conv_2_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_4ns_3ns_3_8_1' to 'cnn_urem_4ns_3ns_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5n9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_22_1_1' to 'cnn_mul_mul_14s_8bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_23_1_1' to 'cnn_mul_mul_9s_14bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8s_14s_22_1_1' to 'cnn_mul_mul_8s_14bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_10s_14s_24_1_1' to 'cnn_mul_mul_10s_1bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_14s_22ns_22_1_1' to 'cnn_mac_muladd_7sbek' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5n9j0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7sbek': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_10s_1bdk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8bak': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14bck': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14bbk': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_8jQ': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 2.477 seconds; current allocated memory: 719.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 10.081 seconds; current allocated memory: 722.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 723.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_bhl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 723.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_seq_1' to 'cnn_sdiv_22ns_14sbil' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sbil': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 724.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_weights_V' to 'cnn_dense_1_weighbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_2_weights_V' to 'cnn_dense_2_weighbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_out_weights_V' to 'cnn_dense_out_weibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_out_bias_V' to 'cnn_dense_out_biabml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_0' to 'cnn_max_pool_1_oubnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_0_2' to 'cnn_max_pool_1_oubom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_0_3' to 'cnn_max_pool_1_oubpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_0_4' to 'cnn_max_pool_1_oubqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_0_5' to 'cnn_max_pool_1_oubrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_0_6' to 'cnn_max_pool_1_oubsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_1' to 'cnn_max_pool_1_oubtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_1_1' to 'cnn_max_pool_1_oubun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_1_2' to 'cnn_max_pool_1_oubvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_1_3' to 'cnn_max_pool_1_oubwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_1_4' to 'cnn_max_pool_1_oubxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_1_5' to 'cnn_max_pool_1_oubyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_2' to 'cnn_max_pool_1_oubzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_2_1' to 'cnn_max_pool_1_oubAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_2_2' to 'cnn_max_pool_1_oubBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_2_3' to 'cnn_max_pool_1_oubCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_2_4' to 'cnn_max_pool_1_oubDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_2_5' to 'cnn_max_pool_1_oubEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_0' to 'cnn_max_pool_1_oubFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_0_1' to 'cnn_max_pool_1_oubGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_0_2' to 'cnn_max_pool_1_oubHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_0_3' to 'cnn_max_pool_1_oubIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_0_4' to 'cnn_max_pool_1_oubJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_0_5' to 'cnn_max_pool_1_oubKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_1' to 'cnn_max_pool_1_oubLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_1_1' to 'cnn_max_pool_1_oubMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_1_2' to 'cnn_max_pool_1_oubNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_1_3' to 'cnn_max_pool_1_oubOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_1_4' to 'cnn_max_pool_1_oubPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_1_5' to 'cnn_max_pool_1_oubQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_2' to 'cnn_max_pool_1_oubRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_2_1' to 'cnn_max_pool_1_oubSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_2_2' to 'cnn_max_pool_1_oubTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_2_3' to 'cnn_max_pool_1_oubUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_2_4' to 'cnn_max_pool_1_oubVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_2_5' to 'cnn_max_pool_1_oubWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_0' to 'cnn_max_pool_1_oubXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_0_1' to 'cnn_max_pool_1_oubYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_0_2' to 'cnn_max_pool_1_oubZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_0_3' to 'cnn_max_pool_1_oub0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_0_4' to 'cnn_max_pool_1_oub1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_0_5' to 'cnn_max_pool_1_oub2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_1' to 'cnn_max_pool_1_oub3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_1_1' to 'cnn_max_pool_1_oub4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_1_2' to 'cnn_max_pool_1_oub5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_1_3' to 'cnn_max_pool_1_oub6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_1_4' to 'cnn_max_pool_1_oub7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_1_5' to 'cnn_max_pool_1_oub8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_2' to 'cnn_max_pool_1_oub9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_2_1' to 'cnn_max_pool_1_oucau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_2_2' to 'cnn_max_pool_1_oucbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_2_3' to 'cnn_max_pool_1_ouccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_2_4' to 'cnn_max_pool_1_oucdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_2_5' to 'cnn_max_pool_1_ouceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oucfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9schv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_13ns_22ns_22_1_1' to 'cnn_mac_muladd_9sciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13cjv' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64cgu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13cjv': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9schv': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sciv': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 2.255 seconds; current allocated memory: 729.423 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_4ns_3ns_8jQ_div'
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weig8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weihbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bia6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsbfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bhl_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sbil_div'
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_weighbjl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_bias_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_weighbkl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_bias_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_out_weibll_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_out_biabml_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_array_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oubnm_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oubtn_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oubLp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oucfu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:03:13 . Memory (MB): peak = 889.789 ; gain = 798.246
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 192.854 seconds; peak allocated memory: 729.423 MB.
