
rv32si-p-sbreak:     file format elf32-littleriscv


Disassembly of section .text.init:

00000000 <_start>:
   0:	04c0006f          	j	4c <reset_vector>

00000004 <trap_vector>:
   4:	34202f73          	csrr	t5,mcause
   8:	00800f93          	li	t6,8
   c:	03ff0a63          	beq	t5,t6,40 <write_tohost>
  10:	00900f93          	li	t6,9
  14:	03ff0663          	beq	t5,t6,40 <write_tohost>
  18:	00b00f93          	li	t6,11
  1c:	03ff0263          	beq	t5,t6,40 <write_tohost>
  20:	00000f17          	auipc	t5,0x0
  24:	fe0f0f13          	addi	t5,t5,-32 # 0 <_start>
  28:	000f0463          	beqz	t5,30 <trap_vector+0x2c>
  2c:	000f0067          	jr	t5
  30:	34202f73          	csrr	t5,mcause
  34:	000f5463          	bgez	t5,3c <handle_exception>
  38:	0040006f          	j	3c <handle_exception>

0000003c <handle_exception>:
  3c:	539e6e13          	ori	t3,t3,1337

00000040 <write_tohost>:
  40:	00001f17          	auipc	t5,0x1
  44:	fdcf2023          	sw	t3,-64(t5) # 1000 <tohost>
  48:	ff9ff06f          	j	40 <write_tohost>

0000004c <reset_vector>:
  4c:	f1402573          	csrr	a0,mhartid
  50:	00051063          	bnez	a0,50 <reset_vector+0x4>
  54:	30102573          	csrr	a0,misa
  58:	00055863          	bgez	a0,68 <reset_vector+0x1c>
  5c:	0ff0000f          	fence
  60:	00100e13          	li	t3,1
  64:	00000073          	ecall
  68:	00000e13          	li	t3,0
  6c:	00000297          	auipc	t0,0x0
  70:	f9828293          	addi	t0,t0,-104 # 4 <trap_vector>
  74:	30529073          	csrw	mtvec,t0
  78:	30205073          	csrwi	medeleg,0
  7c:	30305073          	csrwi	mideleg,0
  80:	30405073          	csrwi	mie,0
  84:	00000297          	auipc	t0,0x0
  88:	07c28293          	addi	t0,t0,124 # 100 <stvec_handler>
  8c:	00028c63          	beqz	t0,a4 <reset_vector+0x58>
  90:	10529073          	csrw	stvec,t0
  94:	1ab00293          	li	t0,427
  98:	30229073          	csrw	medeleg,t0
  9c:	30202373          	csrr	t1,medeleg
  a0:	f8629ee3          	bne	t0,t1,3c <handle_exception>
  a4:	30005073          	csrwi	mstatus,0
  a8:	00001537          	lui	a0,0x1
  ac:	80050513          	addi	a0,a0,-2048 # 800 <stvec_handler+0x700>
  b0:	30052073          	csrs	mstatus,a0
  b4:	02200513          	li	a0,34
  b8:	30352073          	csrs	mideleg,a0
  bc:	00000297          	auipc	t0,0x0
  c0:	01428293          	addi	t0,t0,20 # d0 <reset_vector+0x84>
  c4:	34129073          	csrw	mepc,t0
  c8:	f1402573          	csrr	a0,mhartid
  cc:	30200073          	mret
  d0:	00200e13          	li	t3,2
  d4:	00100073          	ebreak
  d8:	0080006f          	j	e0 <fail>
  dc:	01c01c63          	bne	zero,t3,f4 <pass>

000000e0 <fail>:
  e0:	0ff0000f          	fence
  e4:	000e0063          	beqz	t3,e4 <fail+0x4>
  e8:	001e1e13          	slli	t3,t3,0x1
  ec:	001e6e13          	ori	t3,t3,1
  f0:	00000073          	ecall

000000f4 <pass>:
  f4:	0ff0000f          	fence
  f8:	00100e13          	li	t3,1
  fc:	00000073          	ecall

00000100 <stvec_handler>:
 100:	00300313          	li	t1,3
 104:	142022f3          	csrr	t0,scause
 108:	fc629ce3          	bne	t0,t1,e0 <fail>
 10c:	fe9ff06f          	j	f4 <pass>
 110:	c0001073          	unimp
 114:	0000                	unimp
 116:	0000                	unimp
 118:	0000                	unimp
 11a:	0000                	unimp
 11c:	0000                	unimp
 11e:	0000                	unimp
 120:	0000                	unimp
 122:	0000                	unimp
 124:	0000                	unimp
 126:	0000                	unimp
 128:	0000                	unimp
 12a:	0000                	unimp
 12c:	0000                	unimp
 12e:	0000                	unimp
 130:	0000                	unimp
 132:	0000                	unimp
 134:	0000                	unimp
 136:	0000                	unimp
 138:	0000                	unimp
 13a:	0000                	unimp
 13c:	0000                	unimp
 13e:	0000                	unimp
 140:	0000                	unimp
 142:	0000                	unimp
