INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kyle Campit/Documents/GitHub/CSYSARC-FinalProject/finalproject/finalproject.srcs/sources_1/new/DEST_DEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEST_DEC
