#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008cba78 .scope module, "syncUpGTK" "syncUpGTK" 2 3;
 .timescale 0 0;
v007dba68_0 .net "clkBench", 0 0, v00797930_0;  1 drivers
v007db070_0 .net "qBench", 3 0, L_007dbc20;  1 drivers
v007db388_0 .net "rstBench", 0 0, v00797bf0_0;  1 drivers
S_00797eb8 .scope module, "aTester" "Tester" 2 13, 2 24 0, S_008cba78;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clkTest"
    .port_info 1 /OUTPUT 1 "rstTest"
    .port_info 2 /INPUT 4 "qTest"
P_0079bdb8 .param/l "stimDelay" 0 2 29, +C4<00000000000000000000000000010100>;
v00797930_0 .var "clkTest", 0 0;
v00797b40_0 .net "qTest", 3 0, L_007dbc20;  alias, 1 drivers
v00797bf0_0 .var "rstTest", 0 0;
S_00797f88 .scope module, "mySyncUp" "syncUp" 2 10, 3 10 0, S_008cba78;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
L_007936a8 .functor AND 1, L_007db960, L_007db800, C4<1>, C4<1>;
L_00792df0 .functor AND 1, L_007db540, L_007db858, C4<1>, C4<1>;
L_00793108 .functor OR 1, L_007936a8, L_00792df0, C4<0>, C4<0>;
L_00792898 .functor AND 1, L_007dbac0, L_007db1d0, C4<1>, C4<1>;
L_00792b20 .functor OR 1, L_00793108, L_00792898, C4<0>, C4<0>;
L_00792cd0 .functor AND 1, L_007db228, L_007db280, C4<1>, C4<1>;
L_00793150 .functor AND 1, L_00792cd0, L_007db2d8, C4<1>, C4<1>;
L_00792928 .functor AND 1, L_00793150, L_007db330, C4<1>, C4<1>;
L_007928e0 .functor OR 1, L_00792b20, L_00792928, C4<0>, C4<0>;
L_00792e80 .functor AND 1, L_007db490, L_007db598, C4<1>, C4<1>;
L_007930c0 .functor AND 1, L_007db648, L_007db6a0, C4<1>, C4<1>;
L_00792e38 .functor OR 1, L_00792e80, L_007930c0, C4<0>, C4<0>;
L_00792d18 .functor AND 1, L_007db6f8, L_007db750, C4<1>, C4<1>;
L_00792ec8 .functor AND 1, L_00792d18, L_007dbe88, C4<1>, C4<1>;
L_00792970 .functor OR 1, L_00792e38, L_00792ec8, C4<0>, C4<0>;
L_00792f58 .functor XOR 1, L_007dbee0, L_007dbf38, C4<0>, C4<0>;
v007da108_0 .net *"_s11", 0 0, L_007db858;  1 drivers
v007da160_0 .net *"_s12", 0 0, L_00792df0;  1 drivers
v007da000_0 .net *"_s14", 0 0, L_00793108;  1 drivers
v007da1b8_0 .net *"_s17", 0 0, L_007dbac0;  1 drivers
v007da370_0 .net *"_s19", 0 0, L_007db1d0;  1 drivers
v007da8f0_0 .net *"_s20", 0 0, L_00792898;  1 drivers
v007da9a0_0 .net *"_s22", 0 0, L_00792b20;  1 drivers
v007da2c0_0 .net *"_s25", 0 0, L_007db228;  1 drivers
v007da420_0 .net *"_s27", 0 0, L_007db280;  1 drivers
v007da580_0 .net *"_s28", 0 0, L_00792cd0;  1 drivers
v007da948_0 .net *"_s3", 0 0, L_007db960;  1 drivers
v007da738_0 .net *"_s31", 0 0, L_007db2d8;  1 drivers
v007da478_0 .net *"_s32", 0 0, L_00793150;  1 drivers
v007da5d8_0 .net *"_s35", 0 0, L_007db330;  1 drivers
v007da210_0 .net *"_s36", 0 0, L_00792928;  1 drivers
v007da790_0 .net *"_s38", 0 0, L_007928e0;  1 drivers
v007da898_0 .net *"_s49", 0 0, L_007db490;  1 drivers
v007da7e8_0 .net *"_s5", 0 0, L_007db800;  1 drivers
v007da318_0 .net *"_s51", 0 0, L_007db598;  1 drivers
v007da9f8_0 .net *"_s52", 0 0, L_00792e80;  1 drivers
v007daa50_0 .net *"_s55", 0 0, L_007db648;  1 drivers
v007da630_0 .net *"_s57", 0 0, L_007db6a0;  1 drivers
v007da4d0_0 .net *"_s58", 0 0, L_007930c0;  1 drivers
v007d9fa8_0 .net *"_s6", 0 0, L_007936a8;  1 drivers
v007da528_0 .net *"_s60", 0 0, L_00792e38;  1 drivers
v007da688_0 .net *"_s63", 0 0, L_007db6f8;  1 drivers
v007da6e0_0 .net *"_s65", 0 0, L_007db750;  1 drivers
v007da840_0 .net *"_s66", 0 0, L_00792d18;  1 drivers
v007da268_0 .net *"_s69", 0 0, L_007dbe88;  1 drivers
v007db8b0_0 .net *"_s70", 0 0, L_00792ec8;  1 drivers
v007db908_0 .net *"_s72", 0 0, L_00792970;  1 drivers
v007db018_0 .net *"_s83", 0 0, L_007dbee0;  1 drivers
v007db0c8_0 .net *"_s85", 0 0, L_007dbf38;  1 drivers
v007db3e0_0 .net *"_s86", 0 0, L_00792f58;  1 drivers
v007db5f0_0 .net *"_s9", 0 0, L_007db540;  1 drivers
v007db4e8_0 .net *"_s98", 0 0, L_007dbd80;  1 drivers
v007db120_0 .net "clk", 0 0, v00797930_0;  alias, 1 drivers
v007db7a8_0 .net "d", 3 0, L_007dbd28;  1 drivers
v007db178_0 .net "q", 3 0, L_007dbc20;  alias, 1 drivers
v007dba10_0 .net "qb", 3 0, L_007dbb18;  1 drivers
v007db9b8_0 .net "rst", 0 0, v00797bf0_0;  alias, 1 drivers
L_007db960 .part L_007dbb18, 0, 1;
L_007db800 .part L_007dbc20, 3, 1;
L_007db540 .part L_007dbb18, 1, 1;
L_007db858 .part L_007dbc20, 3, 1;
L_007dbac0 .part L_007dbb18, 2, 1;
L_007db1d0 .part L_007dbc20, 3, 1;
L_007db228 .part L_007dbb18, 3, 1;
L_007db280 .part L_007dbc20, 2, 1;
L_007db2d8 .part L_007dbc20, 1, 1;
L_007db330 .part L_007dbc20, 0, 1;
L_007db438 .part L_007dbd28, 3, 1;
L_007db490 .part L_007dbc20, 2, 1;
L_007db598 .part L_007dbb18, 0, 1;
L_007db648 .part L_007dbb18, 1, 1;
L_007db6a0 .part L_007dbc20, 2, 1;
L_007db6f8 .part L_007dbb18, 2, 1;
L_007db750 .part L_007dbc20, 1, 1;
L_007dbe88 .part L_007dbc20, 0, 1;
L_007dbdd8 .part L_007dbd28, 2, 1;
L_007dbee0 .part L_007dbc20, 1, 1;
L_007dbf38 .part L_007dbc20, 0, 1;
L_007dbcd0 .part L_007dbd28, 1, 1;
L_007dbd28 .concat8 [ 1 1 1 1], L_007dbd80, L_00792f58, L_00792970, L_007928e0;
L_007dbd80 .part L_007dbb18, 0, 1;
L_007dbc20 .concat8 [ 1 1 1 1], v007977d0_0, v007dae70_0, v007dad68_0, v007da058_0;
L_007dbb18 .concat8 [ 1 1 1 1], L_00792bb0, L_00793030, L_00792b68, L_00792f10;
L_007dbe30 .part L_007dbd28, 0, 1;
S_0079c1a8 .scope module, "dff0" "DFlipFlop" 3 26, 3 31 0, S_00797f88;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00792bb0 .functor NOT 1, v007977d0_0, C4<0>, C4<0>, C4<0>;
v007976c8_0 .net "D", 0 0, L_007dbe30;  1 drivers
v00797c48_0 .net "clk", 0 0, v00797930_0;  alias, 1 drivers
v007977d0_0 .var "q", 0 0;
v00797828_0 .net "qBar", 0 0, L_00792bb0;  1 drivers
v007daaa8_0 .net "rst", 0 0, v00797bf0_0;  alias, 1 drivers
E_0079be08/0 .event negedge, v00797bf0_0;
E_0079be08/1 .event posedge, v00797930_0;
E_0079be08 .event/or E_0079be08/0, E_0079be08/1;
S_0079c278 .scope module, "dff1" "DFlipFlop" 3 23, 3 31 0, S_00797f88;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00793030 .functor NOT 1, v007dae70_0, C4<0>, C4<0>, C4<0>;
v007dadc0_0 .net "D", 0 0, L_007dbcd0;  1 drivers
v007dab58_0 .net "clk", 0 0, v00797930_0;  alias, 1 drivers
v007dae70_0 .var "q", 0 0;
v007dac60_0 .net "qBar", 0 0, L_00793030;  1 drivers
v007daec8_0 .net "rst", 0 0, v00797bf0_0;  alias, 1 drivers
S_008cc558 .scope module, "dff2" "DFlipFlop" 3 20, 3 31 0, S_00797f88;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00792b68 .functor NOT 1, v007dad68_0, C4<0>, C4<0>, C4<0>;
v007dab00_0 .net "D", 0 0, L_007dbdd8;  1 drivers
v007dac08_0 .net "clk", 0 0, v00797930_0;  alias, 1 drivers
v007dad68_0 .var "q", 0 0;
v007dacb8_0 .net "qBar", 0 0, L_00792b68;  1 drivers
v007dad10_0 .net "rst", 0 0, v00797bf0_0;  alias, 1 drivers
S_008cc628 .scope module, "dff3" "DFlipFlop" 3 17, 3 31 0, S_00797f88;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_00792f10 .functor NOT 1, v007da058_0, C4<0>, C4<0>, C4<0>;
v007dae18_0 .net "D", 0 0, L_007db438;  1 drivers
v007dabb0_0 .net "clk", 0 0, v00797930_0;  alias, 1 drivers
v007da058_0 .var "q", 0 0;
v007da3c8_0 .net "qBar", 0 0, L_00792f10;  1 drivers
v007da0b0_0 .net "rst", 0 0, v00797bf0_0;  alias, 1 drivers
    .scope S_008cc628;
T_0 ;
    %wait E_0079be08;
    %load/vec4 v007da0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v007da058_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v007dae18_0;
    %store/vec4 v007da058_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_008cc558;
T_1 ;
    %wait E_0079be08;
    %load/vec4 v007dad10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v007dad68_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v007dab00_0;
    %store/vec4 v007dad68_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0079c278;
T_2 ;
    %wait E_0079be08;
    %load/vec4 v007daec8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v007dae70_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v007dadc0_0;
    %store/vec4 v007dae70_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0079c1a8;
T_3 ;
    %wait E_0079be08;
    %load/vec4 v007daaa8_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v007977d0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v007976c8_0;
    %store/vec4 v007977d0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00797eb8;
T_4 ;
    %vpi_call 2 33 "$display", "\011\011 rstTest clkTest qTest " {0 0 0};
    %vpi_call 2 34 "$monitor", "\011\011 %b\011 %b \011 %b", v00797bf0_0, v00797930_0, v00797b40_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00797eb8;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00797930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00797bf0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00797bf0_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 20, 0;
    %load/vec4 v00797930_0;
    %inv;
    %store/vec4 v00797930_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_008cba78;
T_6 ;
    %vpi_call 2 18 "$dumpfile", "syncUp.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000001, S_00797f88 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "syncUpGTK.v";
    "./syncUp.v";
