{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525347143334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525347143335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 13:32:23 2018 " "Processing started: Thu May 03 13:32:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525347143335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347143335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347143335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525347143962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525347143962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Synthesizer " "Found entity 1: DE2_115_Synthesizer" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154037 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(43) " "Verilog HDL Expression warning at wave_gen_sin.v(43): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(44) " "Verilog HDL Expression warning at wave_gen_sin.v(44): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(45) " "Verilog HDL Expression warning at wave_gen_sin.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(46) " "Verilog HDL Expression warning at wave_gen_sin.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(47) " "Verilog HDL Expression warning at wave_gen_sin.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(48) " "Verilog HDL Expression warning at wave_gen_sin.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(49) " "Verilog HDL Expression warning at wave_gen_sin.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(50) " "Verilog HDL Expression warning at wave_gen_sin.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(51) " "Verilog HDL Expression warning at wave_gen_sin.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(52) " "Verilog HDL Expression warning at wave_gen_sin.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(53) " "Verilog HDL Expression warning at wave_gen_sin.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(54) " "Verilog HDL Expression warning at wave_gen_sin.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(55) " "Verilog HDL Expression warning at wave_gen_sin.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(56) " "Verilog HDL Expression warning at wave_gen_sin.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(57) " "Verilog HDL Expression warning at wave_gen_sin.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(58) " "Verilog HDL Expression warning at wave_gen_sin.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(59) " "Verilog HDL Expression warning at wave_gen_sin.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(60) " "Verilog HDL Expression warning at wave_gen_sin.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(61) " "Verilog HDL Expression warning at wave_gen_sin.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(62) " "Verilog HDL Expression warning at wave_gen_sin.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(63) " "Verilog HDL Expression warning at wave_gen_sin.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(64) " "Verilog HDL Expression warning at wave_gen_sin.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(65) " "Verilog HDL Expression warning at wave_gen_sin.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(66) " "Verilog HDL Expression warning at wave_gen_sin.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(67) " "Verilog HDL Expression warning at wave_gen_sin.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(68) " "Verilog HDL Expression warning at wave_gen_sin.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(69) " "Verilog HDL Expression warning at wave_gen_sin.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(70) " "Verilog HDL Expression warning at wave_gen_sin.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(71) " "Verilog HDL Expression warning at wave_gen_sin.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(72) " "Verilog HDL Expression warning at wave_gen_sin.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(73) " "Verilog HDL Expression warning at wave_gen_sin.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_sin " "Found entity 1: wave_gen_sin" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(10) " "Verilog HDL Expression warning at wave_gen_square.v(10): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(11) " "Verilog HDL Expression warning at wave_gen_square.v(11): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(12) " "Verilog HDL Expression warning at wave_gen_square.v(12): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(13) " "Verilog HDL Expression warning at wave_gen_square.v(13): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(14) " "Verilog HDL Expression warning at wave_gen_square.v(14): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(15) " "Verilog HDL Expression warning at wave_gen_square.v(15): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(16) " "Verilog HDL Expression warning at wave_gen_square.v(16): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(17) " "Verilog HDL Expression warning at wave_gen_square.v(17): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(18) " "Verilog HDL Expression warning at wave_gen_square.v(18): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(19) " "Verilog HDL Expression warning at wave_gen_square.v(19): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(20) " "Verilog HDL Expression warning at wave_gen_square.v(20): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(21) " "Verilog HDL Expression warning at wave_gen_square.v(21): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(22) " "Verilog HDL Expression warning at wave_gen_square.v(22): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(23) " "Verilog HDL Expression warning at wave_gen_square.v(23): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(24) " "Verilog HDL Expression warning at wave_gen_square.v(24): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(25) " "Verilog HDL Expression warning at wave_gen_square.v(25): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(26) " "Verilog HDL Expression warning at wave_gen_square.v(26): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(27) " "Verilog HDL Expression warning at wave_gen_square.v(27): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(28) " "Verilog HDL Expression warning at wave_gen_square.v(28): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(29) " "Verilog HDL Expression warning at wave_gen_square.v(29): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(30) " "Verilog HDL Expression warning at wave_gen_square.v(30): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(31) " "Verilog HDL Expression warning at wave_gen_square.v(31): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(32) " "Verilog HDL Expression warning at wave_gen_square.v(32): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(33) " "Verilog HDL Expression warning at wave_gen_square.v(33): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(34) " "Verilog HDL Expression warning at wave_gen_square.v(34): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(35) " "Verilog HDL Expression warning at wave_gen_square.v(35): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(36) " "Verilog HDL Expression warning at wave_gen_square.v(36): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(37) " "Verilog HDL Expression warning at wave_gen_square.v(37): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(38) " "Verilog HDL Expression warning at wave_gen_square.v(38): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(39) " "Verilog HDL Expression warning at wave_gen_square.v(39): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(40) " "Verilog HDL Expression warning at wave_gen_square.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(41) " "Verilog HDL Expression warning at wave_gen_square.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_square.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_square " "Found entity 1: wave_gen_square" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154050 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sound_in DE2_115_Synthesizer.v(128) " "Verilog HDL error at DE2_115_Synthesizer.v(128): object \"sound_in\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 128 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1525347154056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 64 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525347154202 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 03 13:32:34 2018 " "Processing ended: Thu May 03 13:32:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525347154202 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525347154202 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525347154202 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154202 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 64 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 64 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525347143334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525347143335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 13:32:23 2018 " "Processing started: Thu May 03 13:32:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525347143335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347143335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347143335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525347143962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525347143962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Synthesizer " "Found entity 1: DE2_115_Synthesizer" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154037 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(43) " "Verilog HDL Expression warning at wave_gen_sin.v(43): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(44) " "Verilog HDL Expression warning at wave_gen_sin.v(44): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(45) " "Verilog HDL Expression warning at wave_gen_sin.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(46) " "Verilog HDL Expression warning at wave_gen_sin.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(47) " "Verilog HDL Expression warning at wave_gen_sin.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(48) " "Verilog HDL Expression warning at wave_gen_sin.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154041 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(49) " "Verilog HDL Expression warning at wave_gen_sin.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(50) " "Verilog HDL Expression warning at wave_gen_sin.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(51) " "Verilog HDL Expression warning at wave_gen_sin.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(52) " "Verilog HDL Expression warning at wave_gen_sin.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(53) " "Verilog HDL Expression warning at wave_gen_sin.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(54) " "Verilog HDL Expression warning at wave_gen_sin.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(55) " "Verilog HDL Expression warning at wave_gen_sin.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(56) " "Verilog HDL Expression warning at wave_gen_sin.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(57) " "Verilog HDL Expression warning at wave_gen_sin.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(58) " "Verilog HDL Expression warning at wave_gen_sin.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(59) " "Verilog HDL Expression warning at wave_gen_sin.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(60) " "Verilog HDL Expression warning at wave_gen_sin.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(61) " "Verilog HDL Expression warning at wave_gen_sin.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(62) " "Verilog HDL Expression warning at wave_gen_sin.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(63) " "Verilog HDL Expression warning at wave_gen_sin.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(64) " "Verilog HDL Expression warning at wave_gen_sin.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(65) " "Verilog HDL Expression warning at wave_gen_sin.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(66) " "Verilog HDL Expression warning at wave_gen_sin.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(67) " "Verilog HDL Expression warning at wave_gen_sin.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(68) " "Verilog HDL Expression warning at wave_gen_sin.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(69) " "Verilog HDL Expression warning at wave_gen_sin.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(70) " "Verilog HDL Expression warning at wave_gen_sin.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(71) " "Verilog HDL Expression warning at wave_gen_sin.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(72) " "Verilog HDL Expression warning at wave_gen_sin.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_sin.v(73) " "Verilog HDL Expression warning at wave_gen_sin.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_sin.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_sin " "Found entity 1: wave_gen_sin" {  } { { "v/wave_gen_sin.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_sin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(10) " "Verilog HDL Expression warning at wave_gen_square.v(10): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(11) " "Verilog HDL Expression warning at wave_gen_square.v(11): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(12) " "Verilog HDL Expression warning at wave_gen_square.v(12): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(13) " "Verilog HDL Expression warning at wave_gen_square.v(13): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(14) " "Verilog HDL Expression warning at wave_gen_square.v(14): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(15) " "Verilog HDL Expression warning at wave_gen_square.v(15): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(16) " "Verilog HDL Expression warning at wave_gen_square.v(16): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154047 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(17) " "Verilog HDL Expression warning at wave_gen_square.v(17): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(18) " "Verilog HDL Expression warning at wave_gen_square.v(18): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(19) " "Verilog HDL Expression warning at wave_gen_square.v(19): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(20) " "Verilog HDL Expression warning at wave_gen_square.v(20): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(21) " "Verilog HDL Expression warning at wave_gen_square.v(21): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(22) " "Verilog HDL Expression warning at wave_gen_square.v(22): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(23) " "Verilog HDL Expression warning at wave_gen_square.v(23): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(24) " "Verilog HDL Expression warning at wave_gen_square.v(24): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(25) " "Verilog HDL Expression warning at wave_gen_square.v(25): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(26) " "Verilog HDL Expression warning at wave_gen_square.v(26): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(27) " "Verilog HDL Expression warning at wave_gen_square.v(27): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(28) " "Verilog HDL Expression warning at wave_gen_square.v(28): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(29) " "Verilog HDL Expression warning at wave_gen_square.v(29): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(30) " "Verilog HDL Expression warning at wave_gen_square.v(30): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154048 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(31) " "Verilog HDL Expression warning at wave_gen_square.v(31): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(32) " "Verilog HDL Expression warning at wave_gen_square.v(32): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(33) " "Verilog HDL Expression warning at wave_gen_square.v(33): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(34) " "Verilog HDL Expression warning at wave_gen_square.v(34): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(35) " "Verilog HDL Expression warning at wave_gen_square.v(35): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(36) " "Verilog HDL Expression warning at wave_gen_square.v(36): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(37) " "Verilog HDL Expression warning at wave_gen_square.v(37): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(38) " "Verilog HDL Expression warning at wave_gen_square.v(38): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(39) " "Verilog HDL Expression warning at wave_gen_square.v(39): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(40) " "Verilog HDL Expression warning at wave_gen_square.v(40): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen_square.v(41) " "Verilog HDL Expression warning at wave_gen_square.v(41): truncated literal to match 16 bits" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525347154049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen_square.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_square " "Found entity 1: wave_gen_square" {  } { { "v/wave_gen_square.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525347154050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154050 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sound_in DE2_115_Synthesizer.v(128) " "Verilog HDL error at DE2_115_Synthesizer.v(128): object \"sound_in\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 128 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1525347154056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 64 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525347154202 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 03 13:32:34 2018 " "Processing ended: Thu May 03 13:32:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525347154202 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525347154202 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525347154202 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525347154202 ""}
