Analysis & Synthesis report for FlappyBird
Sun May 28 23:48:00 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FlappyBird|MOUSE:inst5|mouse_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for char_rom:inst13|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 17. Source assignments for char_rom:inst12|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 18. Source assignments for char_rom:inst11|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 19. Source assignments for char_rom:inst10|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 20. Source assignments for char_rom:inst17|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
 21. Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: char_rom:inst13|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: char_rom:inst12|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: char_rom:inst11|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: char_rom:inst10|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: char_rom:inst17|altsyncram:altsyncram_component
 27. Parameter Settings for Inferred Entity Instance: pipes:inst16|lpm_divide:Mod1
 28. Parameter Settings for Inferred Entity Instance: pipes:inst16|lpm_divide:Mod0
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterMins"
 31. Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterTens"
 32. Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterSec"
 33. Port Connectivity Checks: "pipes:inst16|lfsr:lfsr_inst"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 28 23:48:00 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; FlappyBird                                      ;
; Top-level Entity Name           ; FlappyBird                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 396                                             ;
; Total pins                      ; 35                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 14,848                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; FlappyBird         ; FlappyBird         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; FSM.vhd                          ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/FSM.vhd                     ;         ;
; fontgen.vhd                      ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd                 ;         ;
; collisions.vhd                   ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/collisions.vhd              ;         ;
; scoreTracker.vhd                 ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd            ;         ;
; renderer.vhd                     ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd                ;         ;
; LFSR.vhd                         ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/LFSR.vhd                    ;         ;
; pipes.vhd                        ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd                   ;         ;
; flappy_bird.vhd                  ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd             ;         ;
; VGA_SYNC.vhd                     ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/VGA_SYNC.vhd                ;         ;
; mouse.vhd                        ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd                   ;         ;
; char_rom.vhd                     ; yes             ; User VHDL File                         ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd                ;         ;
; DE0_CV_golden_top.v              ; yes             ; User Verilog HDL File                  ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/DE0_CV_golden_top.v         ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File             ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll.vhd                     ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File                  ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll/pll_0002.v              ; pll     ;
; output_files/FlappyBird.bdf      ; yes             ; User Block Diagram/Schematic File      ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/output_files/FlappyBird.bdf ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v                   ;         ;
; bcd_counter.vhd                  ; yes             ; Auto-Found VHDL File                   ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_counter.vhd             ;         ;
; bcd_to_7seg.vhd                  ; yes             ; Auto-Found VHDL File                   ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_to_7seg.vhd             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_d5g1.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/altsyncram_d5g1.tdf      ;         ;
; tcgrom.mif                       ; yes             ; Auto-Found Memory Initialization File  ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/tcgrom.mif                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                 ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc                ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc            ;         ;
; db/lpm_divide_45m.tdf            ; yes             ; Auto-Generated Megafunction            ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/lpm_divide_45m.tdf       ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction            ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/sign_div_unsign_7nh.tdf  ;         ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction            ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/alt_u_div_k2f.tdf        ;         ;
; db/lpm_divide_uio.tdf            ; yes             ; Auto-Generated Megafunction            ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/lpm_divide_uio.tdf       ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction            ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/abs_divider_4dg.tdf      ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction            ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/alt_u_div_o2f.tdf        ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction            ; H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/lpm_abs_4p9.tdf          ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2010                        ;
;                                             ;                             ;
; Combinational ALUT usage for logic          ; 3764                        ;
;     -- 7 input functions                    ; 4                           ;
;     -- 6 input functions                    ; 238                         ;
;     -- 5 input functions                    ; 281                         ;
;     -- 4 input functions                    ; 1054                        ;
;     -- <=3 input functions                  ; 2187                        ;
;                                             ;                             ;
; Dedicated logic registers                   ; 396                         ;
;                                             ;                             ;
; I/O pins                                    ; 35                          ;
; Total MLAB memory bits                      ; 0                           ;
; Total block memory bits                     ; 14848                       ;
;                                             ;                             ;
; Total DSP Blocks                            ; 0                           ;
;                                             ;                             ;
; Total PLLs                                  ; 1                           ;
;     -- PLLs                                 ; 1                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; VGA_SYNC:inst|vert_sync_out ;
; Maximum fan-out                             ; 257                         ;
; Total fan-out                               ; 14627                       ;
; Average fan-out                             ; 3.42                        ;
+---------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |FlappyBird                               ; 3764 (1)            ; 396 (0)                   ; 14848             ; 0          ; 35   ; 0            ; |FlappyBird                                                                                                              ; FlappyBird          ; work         ;
;    |FSM:inst15|                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|FSM:inst15                                                                                                   ; FSM                 ; work         ;
;    |MOUSE:inst5|                          ; 50 (50)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|MOUSE:inst5                                                                                                  ; MOUSE               ; work         ;
;    |VGA_SYNC:inst|                        ; 43 (43)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|VGA_SYNC:inst                                                                                                ; VGA_SYNC            ; work         ;
;    |char_rom:inst10|                      ; 2 (2)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst10                                                                                              ; char_rom            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst10|altsyncram:altsyncram_component                                                              ; altsyncram          ; work         ;
;          |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst10|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated                               ; altsyncram_d5g1     ; work         ;
;    |char_rom:inst11|                      ; 2 (2)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst11                                                                                              ; char_rom            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst11|altsyncram:altsyncram_component                                                              ; altsyncram          ; work         ;
;          |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst11|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated                               ; altsyncram_d5g1     ; work         ;
;    |char_rom:inst12|                      ; 3 (3)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst12                                                                                              ; char_rom            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst12|altsyncram:altsyncram_component                                                              ; altsyncram          ; work         ;
;          |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst12|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated                               ; altsyncram_d5g1     ; work         ;
;    |char_rom:inst13|                      ; 3 (3)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst13                                                                                              ; char_rom            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst13|altsyncram:altsyncram_component                                                              ; altsyncram          ; work         ;
;          |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst13|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated                               ; altsyncram_d5g1     ; work         ;
;    |char_rom:inst17|                      ; 3 (3)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst17                                                                                              ; char_rom            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst17|altsyncram:altsyncram_component                                                              ; altsyncram          ; work         ;
;          |altsyncram_d5g1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FlappyBird|char_rom:inst17|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated                               ; altsyncram_d5g1     ; work         ;
;    |collisions:inst9|                     ; 173 (173)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|collisions:inst9                                                                                             ; collisions          ; work         ;
;    |flappy_bird:inst19|                   ; 153 (153)           ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|flappy_bird:inst19                                                                                           ; flappy_bird         ; work         ;
;    |fontgen:inst14|                       ; 198 (198)           ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|fontgen:inst14                                                                                               ; fontgen             ; work         ;
;    |pipes:inst16|                         ; 3033 (425)          ; 160 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16                                                                                                 ; pipes               ; work         ;
;       |lfsr:lfsr_inst|                    ; 20 (20)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lfsr:lfsr_inst                                                                                  ; lfsr                ; work         ;
;       |lpm_divide:Mod0|                   ; 1450 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_uio:auto_generated|  ; 1450 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                   ; lpm_divide_uio      ; work         ;
;             |abs_divider_4dg:divider|     ; 1450 (81)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                           ; abs_divider_4dg     ; work         ;
;                |alt_u_div_o2f:divider|    ; 1337 (1337)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider     ; alt_u_div_o2f       ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;       |lpm_divide:Mod1|                   ; 1138 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_45m:auto_generated|  ; 1138 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lpm_divide:Mod1|lpm_divide_45m:auto_generated                                                   ; lpm_divide_45m      ; work         ;
;             |sign_div_unsign_7nh:divider| ; 1138 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_k2f:divider|    ; 1138 (1138)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pipes:inst16|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider ; alt_u_div_k2f       ; work         ;
;    |pll:inst2|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pll:inst2                                                                                                    ; pll                 ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pll:inst2|pll_0002:pll_inst                                                                                  ; pll_0002            ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i                                                          ; altera_pll          ; work         ;
;    |renderer:inst8|                       ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|renderer:inst8                                                                                               ; renderer            ; work         ;
;    |scoreTracker:inst7|                   ; 82 (46)             ; 48 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7                                                                                           ; scoreTracker        ; work         ;
;       |BCD_counter:counterMins|           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterMins                                                                   ; BCD_counter         ; work         ;
;       |BCD_counter:counterSec|            ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterSec                                                                    ; BCD_counter         ; work         ;
;       |BCD_counter:counterTens|           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterTens                                                                   ; BCD_counter         ; work         ;
;       |BCD_to_7Seg:display1|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display1                                                                      ; BCD_to_7Seg         ; work         ;
;       |BCD_to_7Seg:display2|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display2                                                                      ; BCD_to_7Seg         ; work         ;
;       |BCD_to_7Seg:display3|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display3                                                                      ; BCD_to_7Seg         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; char_rom:inst10|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; char_rom:inst11|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; char_rom:inst12|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; char_rom:inst13|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
; char_rom:inst17|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |FlappyBird|pll:inst2 ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FlappyBird|MOUSE:inst5|mouse_state                                                                                                                                                     ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+---------------------------------------------+------------------------------------------+
; Register name                               ; Reason for Removal                       ;
+---------------------------------------------+------------------------------------------+
; MOUSE:inst5|CHAROUT[4..7]                   ; Stuck at VCC due to stuck port data_in   ;
; MOUSE:inst5|CHAROUT[3]                      ; Stuck at GND due to stuck port data_in   ;
; MOUSE:inst5|CHAROUT[2]                      ; Stuck at VCC due to stuck port data_in   ;
; MOUSE:inst5|CHAROUT[0,1]                    ; Stuck at GND due to stuck port data_in   ;
; MOUSE:inst5|SHIFTOUT[10]                    ; Stuck at VCC due to stuck port data_in   ;
; flappy_bird:inst19|mouse_clicked            ; Stuck at VCC due to stuck port data_in   ;
; FSM:inst15|reset_now                        ; Stuck at GND due to stuck port data_in   ;
; fontgen:inst14|temp_heart[1,2]              ; Merged with fontgen:inst14|temp_heart[0] ;
; fontgen:inst14|temp_heart[4]                ; Merged with fontgen:inst14|temp_heart[3] ;
; fontgen:inst14|temp_scoreval[5]             ; Stuck at VCC due to stuck port data_in   ;
; fontgen:inst14|temp_heart[3]                ; Stuck at GND due to stuck port data_in   ;
; fontgen:inst14|temp_heart[5]                ; Stuck at VCC due to stuck port data_in   ;
; flappy_bird:inst19|\move_bird:bird_y_pos[9] ; Stuck at GND due to stuck port data_in   ;
; VGA_SYNC:inst|pixel_row[9]                  ; Stuck at GND due to stuck port data_in   ;
; Total Number of Removed Registers = 19      ;                                          ;
+---------------------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                           ;
+----------------------------------+---------------------------+----------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------+---------------------------+----------------------------------------+
; flappy_bird:inst19|mouse_clicked ; Stuck at VCC              ; FSM:inst15|reset_now                   ;
;                                  ; due to stuck port data_in ;                                        ;
+----------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 396   ;
; Number of registers using Synchronous Clear  ; 95    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 267   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; flappy_bird:inst19|reset_behaviour              ; 160     ;
; pipes:inst16|pipe2_x_pos[5]                     ; 6       ;
; pipes:inst16|pipe2_x_pos[3]                     ; 7       ;
; pipes:inst16|pipe2_x_pos[1]                     ; 5       ;
; pipes:inst16|pipe2_x_pos[2]                     ; 5       ;
; pipes:inst16|pipe2_x_pos[7]                     ; 6       ;
; pipes:inst16|pipe2_x_pos[8]                     ; 6       ;
; pipes:inst16|pipe3_x_pos[5]                     ; 6       ;
; pipes:inst16|pipe3_x_pos[6]                     ; 5       ;
; pipes:inst16|pipe3_x_pos[1]                     ; 5       ;
; pipes:inst16|pipe3_x_pos[9]                     ; 7       ;
; pipes:inst16|pipe4_x_pos[4]                     ; 8       ;
; pipes:inst16|pipe4_x_pos[1]                     ; 5       ;
; pipes:inst16|pipe4_x_pos[2]                     ; 5       ;
; pipes:inst16|pipe4_x_pos[8]                     ; 6       ;
; pipes:inst16|pipe4_x_pos[9]                     ; 7       ;
; pipes:inst16|pipe_x_pos[4]                      ; 8       ;
; pipes:inst16|pipe_x_pos[5]                      ; 6       ;
; pipes:inst16|pipe_x_pos[6]                      ; 5       ;
; pipes:inst16|pipe_x_pos[3]                      ; 7       ;
; pipes:inst16|pipe_x_pos[1]                      ; 5       ;
; pipes:inst16|pipe_x_pos[7]                      ; 6       ;
; pipes:inst16|pipe_y_pos[2]                      ; 6       ;
; pipes:inst16|pipe_y_pos[7]                      ; 4       ;
; pipes:inst16|pipe_y_pos[3]                      ; 5       ;
; pipes:inst16|pipe3_y_pos[2]                     ; 6       ;
; pipes:inst16|pipe4_y_pos[1]                     ; 4       ;
; pipes:inst16|pipe2_y_pos[7]                     ; 4       ;
; pipes:inst16|pipe2_y_pos[6]                     ; 4       ;
; pipes:inst16|pipe2_y_pos[3]                     ; 5       ;
; pipes:inst16|pipe3_y_pos[5]                     ; 4       ;
; pipes:inst16|pipe3_y_pos[4]                     ; 4       ;
; pipes:inst16|pipe3_y_pos[3]                     ; 5       ;
; pipes:inst16|pipe4_y_pos[7]                     ; 4       ;
; pipes:inst16|pipe4_y_pos[6]                     ; 4       ;
; pipes:inst16|pipe4_y_pos[5]                     ; 4       ;
; pipes:inst16|pipe4_y_pos[4]                     ; 4       ;
; pipes:inst16|pipe4_y_pos[3]                     ; 5       ;
; flappy_bird:inst19|\move_bird:birdHead_y_pos[2] ; 4       ;
; flappy_bird:inst19|\move_bird:birdHead_y_pos[7] ; 3       ;
; flappy_bird:inst19|\move_bird:birdHead_y_pos[6] ; 3       ;
; flappy_bird:inst19|\move_bird:birdHead_y_pos[5] ; 3       ;
; flappy_bird:inst19|\move_bird:birdHead_y_pos[3] ; 3       ;
; flappy_bird:inst19|\move_bird:bird_y_pos[7]     ; 14      ;
; flappy_bird:inst19|\move_bird:bird_y_pos[6]     ; 7       ;
; flappy_bird:inst19|\move_bird:bird_y_pos[5]     ; 12      ;
; flappy_bird:inst19|\move_bird:bird_y_pos[4]     ; 17      ;
; flappy_bird:inst19|\move_bird:birdFoot_y_pos[7] ; 3       ;
; flappy_bird:inst19|\move_bird:birdFoot_y_pos[6] ; 3       ;
; flappy_bird:inst19|\move_bird:birdFoot_y_pos[5] ; 3       ;
; flappy_bird:inst19|\move_bird:birdFoot_y_pos[4] ; 3       ;
; flappy_bird:inst19|\move_bird:birdFoot_y_pos[3] ; 3       ;
; pipes:inst16|initial                            ; 1       ;
; pipes:inst16|lfsr:lfsr_inst|reg[2]              ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[1]              ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[0]              ; 8       ;
; pipes:inst16|lfsr:lfsr_inst|reg[5]              ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[6]              ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[7]              ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[3]              ; 4       ;
; pipes:inst16|prevCount[0]                       ; 1       ;
; pipes:inst16|prevCount[31]                      ; 1       ;
; MOUSE:inst5|send_char                           ; 3       ;
; pipes:inst16|lfsr:lfsr_inst|reg[10]             ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[31]             ; 1       ;
; pipes:inst16|lfsr:lfsr_inst|reg[29]             ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[12]             ; 4       ;
; MOUSE:inst5|SHIFTOUT[3]                         ; 1       ;
; pipes:inst16|lfsr:lfsr_inst|reg[13]             ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[27]             ; 4       ;
; MOUSE:inst5|SHIFTOUT[5]                         ; 1       ;
; pipes:inst16|lfsr:lfsr_inst|reg[26]             ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[15]             ; 4       ;
; MOUSE:inst5|SHIFTOUT[6]                         ; 1       ;
; pipes:inst16|lfsr:lfsr_inst|reg[16]             ; 4       ;
; MOUSE:inst5|SHIFTOUT[7]                         ; 1       ;
; MOUSE:inst5|SHIFTOUT[8]                         ; 1       ;
; pipes:inst16|lfsr:lfsr_inst|reg[23]             ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[22]             ; 4       ;
; pipes:inst16|lfsr:lfsr_inst|reg[21]             ; 4       ;
; Total number of inverted registers = 80         ;         ;
+-------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FlappyBird|collisions:inst9|instDie                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |FlappyBird|scoreTracker:inst7|counting[12]                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |FlappyBird|VGA_SYNC:inst|v_count[0]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterSec|counter[0]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterTens|counter[0]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FlappyBird|scoreTracker:inst7|BCD_counter:counterMins|counter[0]   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |FlappyBird|flappy_bird:inst19|\move_bird:birdHead_y_pos[0]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |FlappyBird|flappy_bird:inst19|ball_y_motion[5]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FlappyBird|pipes:inst16|pipe_x_pos[10]                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FlappyBird|pipes:inst16|pipe2_x_pos[0]                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |FlappyBird|pipes:inst16|pipe3_x_pos[3]                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|pipes:inst16|pipe4_x_pos[10]                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |FlappyBird|fontgen:inst14|temp_gameover[4]                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |FlappyBird|fontgen:inst14|temp_heart[5]                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |FlappyBird|fontgen:inst14|temp_gameover[2]                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|fontgen:inst14|temp_scoreval[5]                         ;
; 14:1               ; 4 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; Yes        ; |FlappyBird|fontgen:inst14|temp_scoreval[2]                         ;
; 20:1               ; 6 bits    ; 78 LEs        ; 54 LEs               ; 24 LEs                 ; Yes        ; |FlappyBird|fontgen:inst14|temp_score[0]                            ;
; 40:1               ; 2 bits    ; 52 LEs        ; 46 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|fontgen:inst14|temp_mode[1]                             ;
; 45:1               ; 2 bits    ; 60 LEs        ; 52 LEs               ; 8 LEs                  ; Yes        ; |FlappyBird|fontgen:inst14|temp_mode[0]                             ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |FlappyBird|flappy_bird:inst19|\move_bird:birdHead_y_pos[6]         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|pipes:inst16|pipe_x_pos[5]                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |FlappyBird|pipes:inst16|pipe2_x_pos[3]                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FlappyBird|pipes:inst16|pipe3_x_pos[9]                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FlappyBird|pipes:inst16|pipe4_x_pos[9]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FlappyBird|fontgen:inst14|temp_scoreval                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |FlappyBird|char_rom:inst12|Mux0                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |FlappyBird|pipes:inst16|speed                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display1|SevenSeg_out[5] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display2|SevenSeg_out[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FlappyBird|scoreTracker:inst7|BCD_to_7Seg:display3|SevenSeg_out[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst13|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst12|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst11|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst10|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst17|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst17|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_d5g1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipes:inst16|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                             ;
; LPM_WIDTHD             ; 31             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipes:inst16|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 32             ; Untyped                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 5                                               ;
; Entity Instance                           ; char_rom:inst13|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 512                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; char_rom:inst12|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 512                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; char_rom:inst11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 512                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; char_rom:inst10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 512                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; char_rom:inst17|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 512                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterMins" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                            ;
+-----------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterTens" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                            ;
+-----------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "scoreTracker:inst7|bcd_counter:counterSec" ;
+-----------+-------+----------+----------------------------------------+
; Port      ; Type  ; Severity ; Details                                ;
+-----------+-------+----------+----------------------------------------+
; direction ; Input ; Info     ; Stuck at VCC                           ;
+-----------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipes:inst16|lfsr:lfsr_inst"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; seed[27..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[23..21] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[16..15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[7..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[25..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[20..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[31]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[30]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[29]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[28]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly[2..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly[30..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly[31]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly[5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; poly[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; poly[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; output[31]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 396                         ;
;     CLR               ; 33                          ;
;     ENA               ; 185                         ;
;     ENA CLR           ; 15                          ;
;     ENA SCLR          ; 67                          ;
;     SCLR              ; 28                          ;
;     plain             ; 68                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 3767                        ;
;     arith             ; 1502                        ;
;         0 data inputs ; 108                         ;
;         1 data inputs ; 285                         ;
;         2 data inputs ; 112                         ;
;         3 data inputs ; 489                         ;
;         4 data inputs ; 464                         ;
;         5 data inputs ; 44                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 2247                        ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 956                         ;
;         3 data inputs ; 188                         ;
;         4 data inputs ; 590                         ;
;         5 data inputs ; 237                         ;
;         6 data inputs ; 238                         ;
;     shared            ; 14                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
; boundary_port         ; 35                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 95.00                       ;
; Average LUT depth     ; 59.75                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun May 28 23:47:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: FSM-behaviour File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/FSM.vhd Line: 18
    Info (12023): Found entity 1: FSM File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/FSM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fontgen.vhd
    Info (12022): Found design unit 1: fontgen-behaviour File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 33
    Info (12023): Found entity 1: fontgen File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file collisions.vhd
    Info (12022): Found design unit 1: collisions-behaviour File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/collisions.vhd Line: 18
    Info (12023): Found entity 1: collisions File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/collisions.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file scoretracker.vhd
    Info (12022): Found design unit 1: scoreTracker-behaviour File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 23
    Info (12023): Found entity 1: scoreTracker File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file renderer.vhd
    Info (12022): Found design unit 1: renderer-behaviour File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 19
    Info (12023): Found entity 1: renderer File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: lfsr-rtl File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/LFSR.vhd Line: 17
    Info (12023): Found entity 1: lfsr File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/LFSR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pipes.vhd
    Info (12022): Found design unit 1: pipes-behavior File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd Line: 23
    Info (12023): Found entity 1: pipes File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file flappy_bird.vhd
    Info (12022): Found design unit 1: flappy_bird-behavior File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd Line: 19
    Info (12023): Found entity 1: flappy_bird File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/VGA_SYNC.vhd Line: 13
    Info (12023): Found entity 1: VGA_SYNC File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/VGA_SYNC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd Line: 18
    Info (12023): Found entity 1: MOUSE File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd Line: 20
    Info (12023): Found entity 1: char_rom File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ball.vhd
    Info (12022): Found design unit 1: ball-behavior File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/ball.vhd Line: 14
    Info (12023): Found entity 1: ball File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/ball.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v
    Info (12023): Found entity 1: DE0_CV_golden_top File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/DE0_CV_golden_top.v Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll.vhd Line: 20
    Info (12023): Found entity 1: pll File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/flappybird.bdf
    Info (12023): Found entity 1: FlappyBird
Info (12127): Elaborating entity "FlappyBird" for the top level hierarchy
Warning (275083): Bus "pipe_y2[9..0]" found using same base name as "pipe_y2", which might lead to a name conflict.
Warning (275083): Bus "pipe_y3[9..0]" found using same base name as "pipe_y3", which might lead to a name conflict.
Warning (275083): Bus "pipe_y4[9..0]" found using same base name as "pipe_y4", which might lead to a name conflict.
Warning (275083): Bus "pipey2[9..0]" found using same base name as "pipey", which might lead to a name conflict.
Warning (275083): Bus "pipey3[9..0]" found using same base name as "pipey", which might lead to a name conflict.
Warning (275083): Bus "pipey4[9..0]" found using same base name as "pipey", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "pipey" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipey[9..0]" to "pipey9..0"
Warning (275080): Converted elements in bus name "pipey2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipey2[9..0]" to "pipey29..0"
Warning (275080): Converted elements in bus name "pipey3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipey3[9..0]" to "pipey39..0"
Warning (275080): Converted elements in bus name "pipey4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipey4[9..0]" to "pipey49..0"
Warning (275083): Bus "pipey2[9..0]" found using same base name as "pipey", which might lead to a name conflict.
Warning (275083): Bus "pipey3[9..0]" found using same base name as "pipey", which might lead to a name conflict.
Warning (275083): Bus "pipey4[9..0]" found using same base name as "pipey", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "pipey" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipey[9..0]" to "pipey9..0"
Warning (275080): Converted elements in bus name "pipey2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipey2[9..0]" to "pipey29..0"
Warning (275080): Converted elements in bus name "pipey3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipey3[9..0]" to "pipey39..0"
Warning (275080): Converted elements in bus name "pipey4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipey4[9..0]" to "pipey49..0"
Warning (275089): Not all bits in bus "LEDR[4..0]" are used
Warning (275080): Converted elements in bus name "LEDR" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LEDR[0]" to "LEDR0"
    Warning (275081): Converted element name(s) from "LEDR[2]" to "LEDR2"
    Warning (275081): Converted element name(s) from "LEDR[4]" to "LEDR4"
Warning (275080): Converted elements in bus name "pipe_y" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipe_y[9..0]" to "pipe_y9..0"
    Warning (275081): Converted element name(s) from "pipe_y[9..0]" to "pipe_y9..0"
Warning (275080): Converted elements in bus name "pipe_y2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipe_y2[9..0]" to "pipe_y29..0"
    Warning (275081): Converted element name(s) from "pipe_y2[9..0]" to "pipe_y29..0"
Warning (275080): Converted elements in bus name "pipe_y3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipe_y3[9..0]" to "pipe_y39..0"
    Warning (275081): Converted element name(s) from "pipe_y3[9..0]" to "pipe_y39..0"
Warning (275080): Converted elements in bus name "pipe_y4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "pipe_y4[9..0]" to "pipe_y49..0"
    Warning (275081): Converted element name(s) from "pipe_y4[9..0]" to "pipe_y49..0"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst2"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst2|pll_0002:pll_inst" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "renderer" for hierarchy "renderer:inst8"
Warning (10492): VHDL Process Statement warning at renderer.vhd(24): signal "currentMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 24
Warning (10492): VHDL Process Statement warning at renderer.vhd(29): signal "rom_gameover" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 29
Warning (10492): VHDL Process Statement warning at renderer.vhd(33): signal "rom_hearts" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 33
Warning (10492): VHDL Process Statement warning at renderer.vhd(37): signal "rom_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 37
Warning (10492): VHDL Process Statement warning at renderer.vhd(41): signal "rom_scoreval" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 41
Warning (10492): VHDL Process Statement warning at renderer.vhd(45): signal "rom_score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 45
Warning (10492): VHDL Process Statement warning at renderer.vhd(54): signal "blackbar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 54
Warning (10492): VHDL Process Statement warning at renderer.vhd(58): signal "pipe_on3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 58
Warning (10492): VHDL Process Statement warning at renderer.vhd(58): signal "pipe_on4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 58
Warning (10492): VHDL Process Statement warning at renderer.vhd(68): signal "rom_mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 68
Warning (10492): VHDL Process Statement warning at renderer.vhd(72): signal "mainscreen_red1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 72
Warning (10492): VHDL Process Statement warning at renderer.vhd(76): signal "mainscreen_red2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/renderer.vhd Line: 76
Info (12128): Elaborating entity "pipes" for hierarchy "pipes:inst16"
Info (12128): Elaborating entity "lfsr" for hierarchy "pipes:inst16|lfsr:lfsr_inst" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd Line: 55
Warning (10492): VHDL Process Statement warning at LFSR.vhd(23): signal "seed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/LFSR.vhd Line: 23
Info (12128): Elaborating entity "flappy_bird" for hierarchy "flappy_bird:inst19"
Warning (10540): VHDL Signal Declaration warning at flappy_bird.vhd(36): used explicit default value for signal "Head_xPos" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at flappy_bird.vhd(42): used explicit default value for signal "FootLeft_xPos" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd Line: 42
Warning (10540): VHDL Signal Declaration warning at flappy_bird.vhd(44): used explicit default value for signal "FootRight_xPos" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/flappy_bird.vhd Line: 44
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst5"
Warning (10036): Verilog HDL or VHDL warning at mouse.vhd(25): object "CHARIN" assigned a value but never read File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd Line: 25
Warning (10492): VHDL Process Statement warning at mouse.vhd(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd Line: 151
Warning (10492): VHDL Process Statement warning at mouse.vhd(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd Line: 155
Warning (10492): VHDL Process Statement warning at mouse.vhd(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd Line: 156
Warning (10492): VHDL Process Statement warning at mouse.vhd(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/mouse.vhd Line: 157
Info (12128): Elaborating entity "collisions" for hierarchy "collisions:inst9"
Warning (10036): Verilog HDL or VHDL warning at collisions.vhd(76): object "collision" assigned a value but never read File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/collisions.vhd Line: 76
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:inst15"
Info (12128): Elaborating entity "scoreTracker" for hierarchy "scoreTracker:inst7"
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(142): signal "reset_behaviour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 142
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(150): signal "mouse_clicked" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 150
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(162): signal "passedPipe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 162
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(162): signal "mouse_clicked" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 162
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(164): signal "seconds" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 164
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(167): signal "tens" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 167
Warning (10492): VHDL Process Statement warning at scoreTracker.vhd(170): signal "mins" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 170
Warning (12125): Using design file bcd_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: BCD_counter-counting File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_counter.vhd Line: 12
    Info (12023): Found entity 1: BCD_counter File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_counter.vhd Line: 6
Info (12128): Elaborating entity "bcd_counter" for hierarchy "scoreTracker:inst7|bcd_counter:counterSec" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 78
Warning (12125): Using design file bcd_to_7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: BCD_to_7Seg-arc1 File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_to_7seg.vhd Line: 12
    Info (12023): Found entity 1: BCD_to_7Seg File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/bcd_to_7seg.vhd Line: 7
Info (12128): Elaborating entity "bcd_to_7seg" for hierarchy "scoreTracker:inst7|bcd_to_7seg:display1" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/scoreTracker.vhd Line: 82
Info (12128): Elaborating entity "char_rom" for hierarchy "char_rom:inst13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "char_rom:inst13|altsyncram:altsyncram_component" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd Line: 51
Info (12130): Elaborated megafunction instantiation "char_rom:inst13|altsyncram:altsyncram_component" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd Line: 51
Info (12133): Instantiated megafunction "char_rom:inst13|altsyncram:altsyncram_component" with the following parameter: File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/char_rom.vhd Line: 51
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf
    Info (12023): Found entity 1: altsyncram_d5g1 File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/altsyncram_d5g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d5g1" for hierarchy "char_rom:inst13|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "fontgen" for hierarchy "fontgen:inst14"
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(36): used explicit default value for signal "A" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 36
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(37): used explicit default value for signal "B" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(38): used explicit default value for signal "C" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 38
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(39): used explicit default value for signal "D" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(40): used explicit default value for signal "E" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 40
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(41): used explicit default value for signal "F" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 41
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(42): used explicit default value for signal "G" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 42
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(44): used explicit default value for signal "I" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 44
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(47): used explicit default value for signal "L" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 47
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(48): used explicit default value for signal "M" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(49): used explicit default value for signal "N" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 49
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(50): used explicit default value for signal "O" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 50
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(51): used explicit default value for signal "P" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 51
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(53): used explicit default value for signal "R" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(54): used explicit default value for signal "S" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(55): used explicit default value for signal "T" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(57): used explicit default value for signal "V" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 57
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(60): used explicit default value for signal "Y" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 60
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(62): used explicit default value for signal "ARROWRIGHT" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 62
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(63): used explicit default value for signal "SPACE" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 63
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(64): used explicit default value for signal "SEMICOLON" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(70): used explicit default value for signal "HEARTSIGN" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(76): used explicit default value for signal "DASH" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 76
Warning (10540): VHDL Signal Declaration warning at fontgen.vhd(79): used explicit default value for signal "ZERO" because signal was never assigned a value File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/fontgen.vhd Line: 79
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pipes:inst16|Mod1" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd Line: 127
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pipes:inst16|Mod0" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "pipes:inst16|lpm_divide:Mod1" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd Line: 127
Info (12133): Instantiated megafunction "pipes:inst16|lpm_divide:Mod1" with the following parameter: File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd Line: 127
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/lpm_divide_45m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/alt_u_div_k2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "pipes:inst16|lpm_divide:Mod0" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd Line: 100
Info (12133): Instantiated megafunction "pipes:inst16|lpm_divide:Mod0" with the following parameter: File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/pipes.vhd Line: 100
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/lpm_divide_uio.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/alt_u_div_o2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/lpm_abs_4p9.tdf Line: 22
Info (13000): Registers with preset signals will power-up high File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/LFSR.vhd Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "char_rom:inst13|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/altsyncram_d5g1.tdf Line: 31
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "char_rom:inst11|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ALTSYNCRAM" File: H:/Documents/GitHub/305-Mini-Project/MasterCodeBelal/db/altsyncram_d5g1.tdf Line: 31
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:inst2|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 3962 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 3886 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 4938 megabytes
    Info: Processing ended: Sun May 28 23:48:01 2023
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:32


