Generating HDL for page 13.65.06.1 E CH STATUS SAMPLE at 8/6/2020 8:34:53 PM
Removed 9 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1G to ignored block(s) or identical signal names
Removed 5 outputs from Dot Function at 1E to ignored block(s) or identical signal names
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of PS_M_OR_L_OP_CODES,PS_I_RING_12_TIME,MS_E_CH_SELECT_UNIT_F_A
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_K
	and inputs of MS_1401_MODE
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_G
	and inputs of PS_I_CYCLE_1,PS_PERCENT_OR_COML_AT
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_D
	and inputs of PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,PS_LOGIC_GATE_E_1,MS_1401_MODE
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_F
	and inputs of OUT_DOT_2C
	and logic function of NOT
Generating Statement for block at 2D with output pin(s) of OUT_2D_D
	and inputs of PS_LOGIC_GATE_D_1,OUT_3E_C
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_C
	and inputs of OUT_1C_F,OUT_DOT_2D
	and logic function of Special
Generating Statement for block at 4E with output pin(s) of OUT_4E_C
	and inputs of PS_PERCENT_OR_COML_AT,PS_I_CYCLE_1
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_C, OUT_3E_C, OUT_3E_C
	and inputs of OUT_DOT_4C,OUT_DOT_4E,OUT_4H_D
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_H
	and inputs of OUT_3E_C,PS_B_CH_WM_BIT_1,PS_LOGIC_GATE_E_1
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_A
	and inputs of OUT_2E_H
	and logic function of NOT
Generating Statement for block at 4F with output pin(s) of OUT_4F_K
	and inputs of PS_UNIT_CTRL_OP_CODE,PS_I_RING_7_TIME
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_E
	and inputs of PS_FILE_OP_DOT_D_CY_DOT_EXTENSION,PS_LOGIC_GATE_F_1,PS_PERCENT_OR_COML_AT
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_R
	and inputs of OUT_2F_E
	and logic function of NOT
Generating Statement for block at 2G with output pin(s) of OUT_2G_P
	and inputs of PS_PERCENT_OR_COML_AT
	and logic function of NAND
Generating Statement for block at 1G with output pin(s) of OUT_1G_C
	and inputs of OUT_DOT_1E
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_D
	and inputs of PS_I_RING_2_TIME,PS_E_CH_2_CHAR_ONLY_OP_CODES,PS_I_CYCLE_1
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_K
	and inputs of OUT_3E_C,PS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 1H with output pin(s) of OUT_1H_D
	and inputs of OUT_2H_K
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_DOT_4C
	and inputs of OUT_4B_G,OUT_4C_G
	and logic function of OR
Generating Statement for block at 2C with output pin(s) of OUT_DOT_2C
	and inputs of OUT_2C_D,OUT_2G_P
	and logic function of OR
Generating Statement for block at 2D with output pin(s) of OUT_DOT_2D
	and inputs of OUT_2B_K,OUT_2D_D
	and logic function of OR
Generating Statement for block at 4E with output pin(s) of OUT_DOT_4E
	and inputs of OUT_4E_C,OUT_4F_K
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E, OUT_DOT_1E
	and inputs of OUT_1E_A,OUT_1F_R
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_E_CH_STATUS_SAMPLE_A
	from gate output OUT_1D_C
Generating output sheet edge signal assignment to 
	signal MS_E_CH_STATUS_SAMPLE_A_DELAY
	from gate output OUT_1G_C
Generating output sheet edge signal assignment to 
	signal PS_E_CH_UNGATED_SAMPLE_A
	from gate output OUT_1H_D
Generating output sheet edge signal assignment to 
	signal PS_E_CH_STATUS_SAMPLE_A_DELAY
	from gate output OUT_DOT_1E
