\doxysection{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def Struct Reference}
\hypertarget{structTIM__BreakDeadTimeConfigTypeDef}{}\label{structTIM__BreakDeadTimeConfigTypeDef}\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}


TIM Break input(s) and Dead time configuration Structure definition.  




{\ttfamily \#include $<$stm32wlxx\+\_\+hal\+\_\+tim.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af45695121f3b3fe1ab24e8fbdb56d781}{Off\+State\+Run\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a24f5a355f44432458801392e40a80faa}{Off\+State\+IDLEMode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5fb4b2ca5382b21df284a2d0ce75d32c}{Lock\+Level}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5a08cf07668e90bc708f8cccf709f2b4}{Dead\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a2a1604bd7f46bd571a2507c5f873474f}{Break\+State}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9ac85dcd5135063196b8954d9b779aa7}{Break\+Polarity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9832cc0d752f1106cd4fc5a2f0e510c0}{Break\+Filter}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a7749ed4e40d6ae410f7dead1f068d302}{Break\+AFMode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af7a86a8196eec5ef1eb19b215a1cd0ac}{Break2\+State}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_ab6c707aba3ac6f861611a3c2a5915b40}{Break2\+Polarity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a6c7bdf2bf348b43c789dfa31153b6df2}{Break2\+Filter}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a91bdf51958fab8eb0f6ec2e538646c53}{Break2\+AFMode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a811ab6cfce79a2aadab7fc040413c037}{Automatic\+Output}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM Break input(s) and Dead time configuration Structure definition. 

\begin{DoxyNote}{Note}
2 break inputs can be configured (BKIN and BKIN2) with configurable filter and polarity. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00271}{271}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a811ab6cfce79a2aadab7fc040413c037}\label{structTIM__BreakDeadTimeConfigTypeDef_a811ab6cfce79a2aadab7fc040413c037} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!AutomaticOutput@{AutomaticOutput}}
\index{AutomaticOutput@{AutomaticOutput}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{AutomaticOutput}{AutomaticOutput}}
{\footnotesize\ttfamily uint32\+\_\+t Automatic\+Output}

TIM Automatic Output Enable state, This parameter can be a value of \doxylink{group__TIM__AOE__Bit__Set__Reset}{TIM Automatic Output Enable} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00297}{297}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a91bdf51958fab8eb0f6ec2e538646c53}\label{structTIM__BreakDeadTimeConfigTypeDef_a91bdf51958fab8eb0f6ec2e538646c53} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!Break2AFMode@{Break2AFMode}}
\index{Break2AFMode@{Break2AFMode}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{Break2AFMode}{Break2AFMode}}
{\footnotesize\ttfamily uint32\+\_\+t Break2\+AFMode}

Specifies the alternate function mode of the break2 input.\+This parameter can be a value of \doxylink{group__TIM__Break2__Input__AF__Mode}{TIM Break2 Input Alternate Function Mode} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00295}{295}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a6c7bdf2bf348b43c789dfa31153b6df2}\label{structTIM__BreakDeadTimeConfigTypeDef_a6c7bdf2bf348b43c789dfa31153b6df2} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!Break2Filter@{Break2Filter}}
\index{Break2Filter@{Break2Filter}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{Break2Filter}{Break2Filter}}
{\footnotesize\ttfamily uint32\+\_\+t Break2\+Filter}

TIM break2 input filter.\+This parameter can be a number between Min\+\_\+\+Data = 0x0 and Max\+\_\+\+Data = 0xF 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00293}{293}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_ab6c707aba3ac6f861611a3c2a5915b40}\label{structTIM__BreakDeadTimeConfigTypeDef_ab6c707aba3ac6f861611a3c2a5915b40} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!Break2Polarity@{Break2Polarity}}
\index{Break2Polarity@{Break2Polarity}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{Break2Polarity}{Break2Polarity}}
{\footnotesize\ttfamily uint32\+\_\+t Break2\+Polarity}

TIM Break2 input polarity, This parameter can be a value of \doxylink{group__TIM__Break2__Polarity}{TIM Break Input 2 Polarity} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00291}{291}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_af7a86a8196eec5ef1eb19b215a1cd0ac}\label{structTIM__BreakDeadTimeConfigTypeDef_af7a86a8196eec5ef1eb19b215a1cd0ac} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!Break2State@{Break2State}}
\index{Break2State@{Break2State}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{Break2State}{Break2State}}
{\footnotesize\ttfamily uint32\+\_\+t Break2\+State}

TIM Break2 State, This parameter can be a value of \doxylink{group__TIM__Break2__Input__enable__disable}{TIM Break input 2 Enable} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00289}{289}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a7749ed4e40d6ae410f7dead1f068d302}\label{structTIM__BreakDeadTimeConfigTypeDef_a7749ed4e40d6ae410f7dead1f068d302} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!BreakAFMode@{BreakAFMode}}
\index{BreakAFMode@{BreakAFMode}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{BreakAFMode}{BreakAFMode}}
{\footnotesize\ttfamily uint32\+\_\+t Break\+AFMode}

Specifies the alternate function mode of the break input.\+This parameter can be a value of \doxylink{group__TIM__Break__Input__AF__Mode}{TIM Break Input Alternate Function Mode} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00287}{287}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a9832cc0d752f1106cd4fc5a2f0e510c0}\label{structTIM__BreakDeadTimeConfigTypeDef_a9832cc0d752f1106cd4fc5a2f0e510c0} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!BreakFilter@{BreakFilter}}
\index{BreakFilter@{BreakFilter}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{BreakFilter}{BreakFilter}}
{\footnotesize\ttfamily uint32\+\_\+t Break\+Filter}

Specifies the break input filter.\+This parameter can be a number between Min\+\_\+\+Data = 0x0 and Max\+\_\+\+Data = 0xF 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00285}{285}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a9ac85dcd5135063196b8954d9b779aa7}\label{structTIM__BreakDeadTimeConfigTypeDef_a9ac85dcd5135063196b8954d9b779aa7} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!BreakPolarity@{BreakPolarity}}
\index{BreakPolarity@{BreakPolarity}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{BreakPolarity}{BreakPolarity}}
{\footnotesize\ttfamily uint32\+\_\+t Break\+Polarity}

TIM Break input polarity, This parameter can be a value of \doxylink{group__TIM__Break__Polarity}{TIM Break Input Polarity} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00283}{283}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a2a1604bd7f46bd571a2507c5f873474f}\label{structTIM__BreakDeadTimeConfigTypeDef_a2a1604bd7f46bd571a2507c5f873474f} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!BreakState@{BreakState}}
\index{BreakState@{BreakState}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{BreakState}{BreakState}}
{\footnotesize\ttfamily uint32\+\_\+t Break\+State}

TIM Break State, This parameter can be a value of \doxylink{group__TIM__Break__Input__enable__disable}{TIM Break Input Enable} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00281}{281}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a5a08cf07668e90bc708f8cccf709f2b4}\label{structTIM__BreakDeadTimeConfigTypeDef_a5a08cf07668e90bc708f8cccf709f2b4} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!DeadTime@{DeadTime}}
\index{DeadTime@{DeadTime}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{DeadTime}{DeadTime}}
{\footnotesize\ttfamily uint32\+\_\+t Dead\+Time}

TIM dead Time, This parameter can be a number between Min\+\_\+\+Data = 0x00 and Max\+\_\+\+Data = 0x\+FF 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00279}{279}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a5fb4b2ca5382b21df284a2d0ce75d32c}\label{structTIM__BreakDeadTimeConfigTypeDef_a5fb4b2ca5382b21df284a2d0ce75d32c} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!LockLevel@{LockLevel}}
\index{LockLevel@{LockLevel}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{LockLevel}{LockLevel}}
{\footnotesize\ttfamily uint32\+\_\+t Lock\+Level}

TIM Lock level, This parameter can be a value of \doxylink{group__TIM__Lock__level}{TIM Lock level} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00277}{277}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_a24f5a355f44432458801392e40a80faa}\label{structTIM__BreakDeadTimeConfigTypeDef_a24f5a355f44432458801392e40a80faa} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!OffStateIDLEMode@{OffStateIDLEMode}}
\index{OffStateIDLEMode@{OffStateIDLEMode}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{OffStateIDLEMode}{OffStateIDLEMode}}
{\footnotesize\ttfamily uint32\+\_\+t Off\+State\+IDLEMode}

TIM off state in IDLE mode, This parameter can be a value of \doxylink{group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state}{TIM OSSI Off\+State Selection for Idle mode state} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00275}{275}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__BreakDeadTimeConfigTypeDef_af45695121f3b3fe1ab24e8fbdb56d781}\label{structTIM__BreakDeadTimeConfigTypeDef_af45695121f3b3fe1ab24e8fbdb56d781} 
\index{TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}!OffStateRunMode@{OffStateRunMode}}
\index{OffStateRunMode@{OffStateRunMode}!TIM\_BreakDeadTimeConfigTypeDef@{TIM\_BreakDeadTimeConfigTypeDef}}
\doxysubsubsection{\texorpdfstring{OffStateRunMode}{OffStateRunMode}}
{\footnotesize\ttfamily uint32\+\_\+t Off\+State\+Run\+Mode}

TIM off state in run mode, This parameter can be a value of \doxylink{group__TIM__OSSR__Off__State__Selection__for__Run__mode__state}{TIM OSSR Off\+State Selection for Run mode state} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00273}{273}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32wlxx__hal__tim_8h}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}\end{DoxyCompactItemize}
