// Seed: 4089529696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  assign id_5 = {1, 1};
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  uwire id_3 = id_3;
  assign id_3 = id_2;
  assign id_3 = id_3++ - id_3;
  wire id_4 = id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
endmodule
