Analysis & Elaboration report for bus
Mon Feb 27 15:27:25 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: register:register0
  5. Parameter Settings for User Entity Instance: register:register1
  6. Parameter Settings for User Entity Instance: register:register2
  7. Parameter Settings for User Entity Instance: register:register3
  8. Parameter Settings for User Entity Instance: register:register4
  9. Parameter Settings for User Entity Instance: register:register5
 10. Parameter Settings for User Entity Instance: register:register6
 11. Parameter Settings for User Entity Instance: register:register7
 12. Parameter Settings for User Entity Instance: register:register8
 13. Parameter Settings for User Entity Instance: register:register9
 14. Parameter Settings for User Entity Instance: register:register10
 15. Parameter Settings for User Entity Instance: register:register11
 16. Parameter Settings for User Entity Instance: register:register12
 17. Parameter Settings for User Entity Instance: register:register13
 18. Parameter Settings for User Entity Instance: register:register14
 19. Parameter Settings for User Entity Instance: register:register15
 20. Parameter Settings for User Entity Instance: register:registerHI
 21. Parameter Settings for User Entity Instance: register:registerLO
 22. Parameter Settings for User Entity Instance: register:registerZHI
 23. Parameter Settings for User Entity Instance: register:registerZLO
 24. Parameter Settings for User Entity Instance: pc_32_bit:registerPC
 25. Parameter Settings for User Entity Instance: register:registerMDR
 26. Parameter Settings for User Entity Instance: register:registerInPort
 27. Parameter Settings for User Entity Instance: register:registerC
 28. Parameter Settings for User Entity Instance: register:registerIR
 29. Parameter Settings for User Entity Instance: register:registerMAR
 30. Parameter Settings for User Entity Instance: register:registerY
 31. Analysis & Elaboration Settings
 32. Port Connectivity Checks: "alu:this_alu|adder:subs"
 33. Port Connectivity Checks: "alu:this_alu|adder:adds"
 34. Port Connectivity Checks: "register:registerMAR"
 35. Port Connectivity Checks: "register:registerIR"
 36. Analysis & Elaboration Messages
 37. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+------------------------------------+--------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Feb 27 15:27:25 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; bus                                        ;
; Top-level Entity Name              ; bus                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register0     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register1     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register2     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register3     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register4     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register5     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register6     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register7     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register8     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register9     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register10    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register11    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register12    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register13    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register14    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:register15    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerHI    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerLO    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerZHI   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerZLO   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_32_bit:registerPC   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerMDR   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerInPort ;
+----------------+----------------------------------+------------------+
; Parameter Name ; Value                            ; Type             ;
+----------------+----------------------------------+------------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary  ;
+----------------+----------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerC     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerIR    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerMAR   ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:registerY     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; bus                ; bus                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "alu:this_alu|adder:subs" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; select ; Input ; Info     ; Stuck at VCC            ;
+--------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "alu:this_alu|adder:adds" ;
+--------+-------+----------+-------------------------+
; Port   ; Type  ; Severity ; Details                 ;
+--------+-------+----------+-------------------------+
; select ; Input ; Info     ; Stuck at GND            ;
+--------+-------+----------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:registerMAR"                                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:registerIR"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Feb 27 15:27:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mux_mdr.v
    Info (12023): Found entity 1: mux_MDR
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider
Info (12021): Found 1 design units, including 1 entities, in source file shiftrightarithmetic.v
    Info (12023): Found entity 1: shiftRightArithmetic
Info (12021): Found 1 design units, including 1 entities, in source file shiftright.v
    Info (12023): Found entity 1: shiftRight
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft.v
    Info (12023): Found entity 1: shiftLeft
Info (12021): Found 1 design units, including 1 entities, in source file rotateright.v
    Info (12023): Found entity 1: rotateRight
Info (12021): Found 1 design units, including 1 entities, in source file rotateleft.v
    Info (12023): Found entity 1: rotateLeft
Info (12021): Found 1 design units, including 1 entities, in source file negate.v
    Info (12023): Found entity 1: Negate
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_1.v
    Info (12023): Found entity 1: mux_32_1
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_5.v
    Info (12023): Found entity 1: encoder_32_5
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: bus
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file reg_64_bit.v
    Info (12023): Found entity 1: reg_64_bit
Info (12021): Found 1 design units, including 1 entities, in source file not_32_bit.v
    Info (12023): Found entity 1: Not_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file or_32_bit.v
    Info (12023): Found entity 1: Or_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file and_32_bit.v
    Info (12023): Found entity 1: And_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file bus_tb.v
    Info (12023): Found entity 1: bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file and_bus_tb.v
    Info (12023): Found entity 1: and_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file pc_32_bit.v
    Info (12023): Found entity 1: pc_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file or_bus_tb.v
    Info (12023): Found entity 1: Or_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file add_bus_tb.v
    Info (12023): Found entity 1: add_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file sub_bus_tb.v
    Info (12023): Found entity 1: sub_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file mul_bus_tb.v
    Info (12023): Found entity 1: mul_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file div_bus_tb.v
    Info (12023): Found entity 1: div_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file shr_bus_tb.v
    Info (12023): Found entity 1: shr_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file shra_bus_tb.v
    Info (12023): Found entity 1: shra_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file shl_bus_tb.v
    Info (12023): Found entity 1: shl_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file ror_bus_tb.v
    Info (12023): Found entity 1: ror_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file rol_bus_tb.v
    Info (12023): Found entity 1: rol_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file neg_bus_tb.v
    Info (12023): Found entity 1: neg_bus_tb
Info (12021): Found 1 design units, including 1 entities, in source file not_bus_tb.v
    Info (12023): Found entity 1: not_bus_tb
Warning (10236): Verilog HDL Implicit Net warning at bus.v(83): created implicit net for "controlIn"
Warning (10236): Verilog HDL Implicit Net warning at bus.v(85): created implicit net for "MemIn"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(21): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(22): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at bus_tb.v(23): created implicit net for "Zin"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at and_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at Or_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for "R1in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at add_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for "R1in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at sub_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for "R1in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at mul_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for "R1in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at div_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at shr_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at shra_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at shl_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for "R1in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at ror_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for "R0in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for "R1in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at rol_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at neg_bus_tb.v(21): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for "clear"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for "R2in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for "R3in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for "R4in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for "R5in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for "R6in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for "R7in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for "R8in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(19): created implicit net for "R9in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for "R10in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for "R11in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for "R12in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for "R13in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for "R14in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for "R15in"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for "HIin"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for "LOin"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(20): created implicit net for "Zhighin"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(21): created implicit net for "OutPortin"
Warning (10236): Verilog HDL Implicit Net warning at not_bus_tb.v(21): created implicit net for "Cin"
Info (12127): Elaborating entity "bus" for the top level hierarchy
Info (12128): Elaborating entity "mux_MDR" for hierarchy "mux_MDR:MDRmux"
Warning (10240): Verilog HDL Always Construct warning at mux_MDR.v(11): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[1]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[2]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[3]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[4]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[5]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[6]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[7]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[8]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[9]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[10]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[11]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[12]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[13]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[14]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[15]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[16]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[17]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[18]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[19]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[20]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[21]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[22]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[23]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[24]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[25]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[26]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[27]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[28]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[29]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[30]" at mux_MDR.v(11)
Info (10041): Inferred latch for "out[31]" at mux_MDR.v(11)
Info (12128): Elaborating entity "mux_32_1" for hierarchy "mux_32_1:mux"
Info (12128): Elaborating entity "encoder_32_5" for hierarchy "encoder_32_5:encoder"
Warning (10762): Verilog HDL Case Statement warning at encoder_32_5.v(16): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at encoder_32_5.v(16): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "register" for hierarchy "register:register0"
Warning (10235): Verilog HDL Always Construct warning at register.v(13): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at register.v(16): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at register.v(17): variable "d" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at register.v(11): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "q[0]" at register.v(16)
Info (10041): Inferred latch for "q[1]" at register.v(16)
Info (10041): Inferred latch for "q[2]" at register.v(16)
Info (10041): Inferred latch for "q[3]" at register.v(16)
Info (10041): Inferred latch for "q[4]" at register.v(16)
Info (10041): Inferred latch for "q[5]" at register.v(16)
Info (10041): Inferred latch for "q[6]" at register.v(16)
Info (10041): Inferred latch for "q[7]" at register.v(16)
Info (10041): Inferred latch for "q[8]" at register.v(16)
Info (10041): Inferred latch for "q[9]" at register.v(16)
Info (10041): Inferred latch for "q[10]" at register.v(16)
Info (10041): Inferred latch for "q[11]" at register.v(16)
Info (10041): Inferred latch for "q[12]" at register.v(16)
Info (10041): Inferred latch for "q[13]" at register.v(16)
Info (10041): Inferred latch for "q[14]" at register.v(16)
Info (10041): Inferred latch for "q[15]" at register.v(16)
Info (10041): Inferred latch for "q[16]" at register.v(16)
Info (10041): Inferred latch for "q[17]" at register.v(16)
Info (10041): Inferred latch for "q[18]" at register.v(16)
Info (10041): Inferred latch for "q[19]" at register.v(16)
Info (10041): Inferred latch for "q[20]" at register.v(16)
Info (10041): Inferred latch for "q[21]" at register.v(16)
Info (10041): Inferred latch for "q[22]" at register.v(16)
Info (10041): Inferred latch for "q[23]" at register.v(16)
Info (10041): Inferred latch for "q[24]" at register.v(16)
Info (10041): Inferred latch for "q[25]" at register.v(16)
Info (10041): Inferred latch for "q[26]" at register.v(16)
Info (10041): Inferred latch for "q[27]" at register.v(16)
Info (10041): Inferred latch for "q[28]" at register.v(16)
Info (10041): Inferred latch for "q[29]" at register.v(16)
Info (10041): Inferred latch for "q[30]" at register.v(16)
Info (10041): Inferred latch for "q[31]" at register.v(16)
Info (12128): Elaborating entity "pc_32_bit" for hierarchy "pc_32_bit:registerPC"
Warning (10235): Verilog HDL Always Construct warning at pc_32_bit.v(15): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at pc_32_bit.v(18): variable "IncPC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at pc_32_bit.v(19): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at pc_32_bit.v(21): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at pc_32_bit.v(22): variable "d" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at pc_32_bit.v(13): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "q[0]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[1]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[2]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[3]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[4]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[5]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[6]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[7]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[8]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[9]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[10]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[11]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[12]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[13]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[14]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[15]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[16]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[17]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[18]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[19]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[20]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[21]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[22]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[23]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[24]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[25]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[26]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[27]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[28]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[29]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[30]" at pc_32_bit.v(18)
Info (10041): Inferred latch for "q[31]" at pc_32_bit.v(18)
Info (12128): Elaborating entity "alu" for hierarchy "alu:this_alu"
Info (12128): Elaborating entity "adder" for hierarchy "alu:this_alu|adder:adds"
Info (12128): Elaborating entity "And_32_bit" for hierarchy "alu:this_alu|And_32_bit:ands"
Info (12128): Elaborating entity "Or_32_bit" for hierarchy "alu:this_alu|Or_32_bit:ors"
Info (12128): Elaborating entity "shiftRight" for hierarchy "alu:this_alu|shiftRight:shr"
Info (12128): Elaborating entity "shiftLeft" for hierarchy "alu:this_alu|shiftLeft:shl"
Info (12128): Elaborating entity "shiftRightArithmetic" for hierarchy "alu:this_alu|shiftRightArithmetic:shra"
Info (12128): Elaborating entity "rotateRight" for hierarchy "alu:this_alu|rotateRight:ror"
Info (12128): Elaborating entity "rotateLeft" for hierarchy "alu:this_alu|rotateLeft:rol"
Info (12128): Elaborating entity "multiplier" for hierarchy "alu:this_alu|multiplier:mul"
Warning (10199): Verilog HDL Case Statement warning at multiplier.v(14): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at multiplier.v(16): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at multiplier.v(18): case item expression never matches the case expression
Info (12128): Elaborating entity "divider" for hierarchy "alu:this_alu|divider:div"
Info (12128): Elaborating entity "Negate" for hierarchy "alu:this_alu|Negate:neg"
Info (12128): Elaborating entity "Not_32_bit" for hierarchy "alu:this_alu|Not_32_bit:nots"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 286 warnings
    Info: Peak virtual memory: 4614 megabytes
    Info: Processing ended: Mon Feb 27 15:27:25 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/olive/OneDrive/Documents/GitHub/ELEC-374-Labs/CPU_project/output_files/bus.map.smsg.


