Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4_63036 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon Feb 23 17:52:16 2015
| Host         : huins-PC running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    33 |
| Minimum Number of register sites lost to control set restrictions |    94 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           37 |
| No           | No                    | Yes                    |              18 |            7 |
| No           | Yes                   | No                     |             220 |           83 |
| Yes          | No                    | No                     |             270 |           73 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                           Enable Signal                                                                          |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push |                                                                                                                                                             |                1 |              2 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]  |                                                                                                                                                             |                1 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_wrapper_inst/system_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                |                1 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                                             |                2 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     |                                                                                                                                                             |                2 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                1 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16     |                                                                                                                                                             |                1 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                                             |                3 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]  |                                                                                                                                                             |                2 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                                             |                1 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14     |                                                                                                                                                             |                1 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                1 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     |                                                                                                                                                             |                2 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]  |                                                                                                                                                             |                1 |              4 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                      | system_wrapper_inst/system_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                          |                2 |              6 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                4 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                                             |                4 |             13 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                                             |                4 |             14 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                                             |                3 |             14 |
|  clk_in_IBUF_BUFG                                                 |                                                                                                                                                                  | seven_seg_inst/n_0_clk_cnt[14]_i_2                                                                                                                          |                7 |             18 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2      |                                                                                                                                                             |                4 |             20 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]  |                                                                                                                                                             |                8 |             27 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                                             |                8 |             27 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]  |                                                                                                                                                             |                7 |             27 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                                             |                8 |             27 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/slv_reg_rden                                                                             | system_wrapper_inst/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_1                                                                |               21 |             32 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                                             |               10 |             34 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                                             |               10 |             47 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                                             |                9 |             47 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_wrapper_inst/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               19 |             73 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                             |               38 |            113 |
|  system_wrapper_inst/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | system_wrapper_inst/system_i/sevenseg_0/inst/sevenseg_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_1                                                                |               59 |            135 |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


