Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jan 09 13:37:44 2021
| Host         : LAPTOP-LJDLC4RH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 105 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[11]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/col_pos_reg[9]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[11]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: showw/pos/row_pos_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 295 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.367        0.000                      0                  504        0.105        0.000                      0                  504        3.000        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.861}     39.722          25.175          
  clk_out2_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clk_out4_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.751        0.000                      0                   71        0.262        0.000                      0                   71       19.361        0.000                       0                    26  
  clk_out2_clk_wiz_0        5.645        0.000                      0                   49        0.166        0.000                      0                   49        4.500        0.000                       0                    32  
  clk_out3_clk_wiz_0       34.498        0.000                      0                  188        0.105        0.000                      0                  188       19.500        0.000                       0                    92  
  clk_out4_clk_wiz_0        2.367        0.000                      0                  195        0.106        0.000                      0                  195        4.500        0.000                       0                   266  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out4_clk_wiz_0        5.281        0.000                      0                    7        0.211        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.751ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.812%)  route 3.573ns (81.188%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.297 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 f  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 r  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.286     2.751    showw/pos/row_pos_0
    SLICE_X76Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.875 r  showw/pos/row_pos[11]_i_1/O
                         net (fo=12, routed)          0.704     3.579    showw/pos/row_pos[11]_i_1_n_0
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.595    38.297    showw/pos/clk_out1
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[1]/C
                         clock pessimism              0.559    38.857    
                         clock uncertainty           -0.098    38.758    
    SLICE_X73Y96         FDRE (Setup_fdre_C_R)       -0.429    38.329    showw/pos/row_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 34.751    

Slack (MET) :             34.751ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.812%)  route 3.573ns (81.188%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.297 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 f  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 r  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.286     2.751    showw/pos/row_pos_0
    SLICE_X76Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.875 r  showw/pos/row_pos[11]_i_1/O
                         net (fo=12, routed)          0.704     3.579    showw/pos/row_pos[11]_i_1_n_0
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.595    38.297    showw/pos/clk_out1
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[2]/C
                         clock pessimism              0.559    38.857    
                         clock uncertainty           -0.098    38.758    
    SLICE_X73Y96         FDRE (Setup_fdre_C_R)       -0.429    38.329    showw/pos/row_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 34.751    

Slack (MET) :             34.751ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.812%)  route 3.573ns (81.188%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.297 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 f  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 r  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.286     2.751    showw/pos/row_pos_0
    SLICE_X76Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.875 r  showw/pos/row_pos[11]_i_1/O
                         net (fo=12, routed)          0.704     3.579    showw/pos/row_pos[11]_i_1_n_0
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.595    38.297    showw/pos/clk_out1
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[3]/C
                         clock pessimism              0.559    38.857    
                         clock uncertainty           -0.098    38.758    
    SLICE_X73Y96         FDRE (Setup_fdre_C_R)       -0.429    38.329    showw/pos/row_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 34.751    

Slack (MET) :             34.751ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.828ns (18.812%)  route 3.573ns (81.188%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.297 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 f  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 r  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.286     2.751    showw/pos/row_pos_0
    SLICE_X76Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.875 r  showw/pos/row_pos[11]_i_1/O
                         net (fo=12, routed)          0.704     3.579    showw/pos/row_pos[11]_i_1_n_0
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.595    38.297    showw/pos/clk_out1
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[4]/C
                         clock pessimism              0.559    38.857    
                         clock uncertainty           -0.098    38.758    
    SLICE_X73Y96         FDRE (Setup_fdre_C_R)       -0.429    38.329    showw/pos/row_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 34.751    

Slack (MET) :             34.779ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/ram_addr0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.828ns (18.619%)  route 3.619ns (81.381%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 38.393 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 r  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 f  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.495     2.960    showw/pos/row_pos_0
    SLICE_X77Y98         LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  showw/pos/ram_addr0_i_2/O
                         net (fo=1, routed)           0.540     3.624    showw/col_pos[10]
    DSP48_X2Y39          DSP48E1                                      r  showw/ram_addr0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.691    38.393    showw/clk_out1
    DSP48_X2Y39          DSP48E1                                      r  showw/ram_addr0/CLK
                         clock pessimism              0.559    38.952    
                         clock uncertainty           -0.098    38.854    
    DSP48_X2Y39          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    38.404    showw/ram_addr0
  -------------------------------------------------------------------
                         required time                         38.404    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                 34.779    

Slack (MET) :             34.800ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.828ns (19.019%)  route 3.525ns (80.981%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.298 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 f  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 r  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.286     2.751    showw/pos/row_pos_0
    SLICE_X76Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.875 r  showw/pos/row_pos[11]_i_1/O
                         net (fo=12, routed)          0.656     3.531    showw/pos/row_pos[11]_i_1_n_0
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.596    38.298    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[5]/C
                         clock pessimism              0.559    38.858    
                         clock uncertainty           -0.098    38.759    
    SLICE_X73Y97         FDRE (Setup_fdre_C_R)       -0.429    38.330    showw/pos/row_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                 34.800    

Slack (MET) :             34.800ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.828ns (19.019%)  route 3.525ns (80.981%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.298 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 f  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 r  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.286     2.751    showw/pos/row_pos_0
    SLICE_X76Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.875 r  showw/pos/row_pos[11]_i_1/O
                         net (fo=12, routed)          0.656     3.531    showw/pos/row_pos[11]_i_1_n_0
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.596    38.298    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[6]/C
                         clock pessimism              0.559    38.858    
                         clock uncertainty           -0.098    38.759    
    SLICE_X73Y97         FDRE (Setup_fdre_C_R)       -0.429    38.330    showw/pos/row_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                 34.800    

Slack (MET) :             34.800ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.828ns (19.019%)  route 3.525ns (80.981%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.298 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 f  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 r  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.286     2.751    showw/pos/row_pos_0
    SLICE_X76Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.875 r  showw/pos/row_pos[11]_i_1/O
                         net (fo=12, routed)          0.656     3.531    showw/pos/row_pos[11]_i_1_n_0
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.596    38.298    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[7]/C
                         clock pessimism              0.559    38.858    
                         clock uncertainty           -0.098    38.759    
    SLICE_X73Y97         FDRE (Setup_fdre_C_R)       -0.429    38.330    showw/pos/row_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                 34.800    

Slack (MET) :             34.800ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.828ns (19.019%)  route 3.525ns (80.981%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 38.298 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 f  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 r  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.286     2.751    showw/pos/row_pos_0
    SLICE_X76Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.875 r  showw/pos/row_pos[11]_i_1/O
                         net (fo=12, routed)          0.656     3.531    showw/pos/row_pos[11]_i_1_n_0
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.596    38.298    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[8]/C
                         clock pessimism              0.559    38.858    
                         clock uncertainty           -0.098    38.759    
    SLICE_X73Y97         FDRE (Setup_fdre_C_R)       -0.429    38.330    showw/pos/row_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                 34.800    

Slack (MET) :             34.827ns  (required time - arrival time)
  Source:                 showw/pos/col_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.490%)  route 3.420ns (80.510%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.299 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.717    -0.823    showw/pos/clk_out1
    SLICE_X75Y96         FDRE                                         r  showw/pos/col_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  showw/pos/col_pos_reg[0]/Q
                         net (fo=4, routed)           0.969     0.602    showw/pos/col_pos[0]
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     0.726 f  showw/pos/col_pos[11]_i_2/O
                         net (fo=1, routed)           0.615     1.341    showw/pos/col_pos[11]_i_2_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I5_O)        0.124     1.465 r  showw/pos/col_pos[11]_i_1/O
                         net (fo=35, routed)          1.286     2.751    showw/pos/row_pos_0
    SLICE_X76Y98         LUT3 (Prop_lut3_I2_O)        0.124     2.875 r  showw/pos/row_pos[11]_i_1/O
                         net (fo=12, routed)          0.551     3.426    showw/pos/row_pos[11]_i_1_n_0
    SLICE_X76Y96         FDRE                                         r  showw/pos/row_pos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          1.597    38.299    showw/pos/clk_out1
    SLICE_X76Y96         FDRE                                         r  showw/pos/row_pos_reg[0]/C
                         clock pessimism              0.575    38.875    
                         clock uncertainty           -0.098    38.776    
    SLICE_X76Y96         FDRE (Setup_fdre_C_R)       -0.524    38.252    showw/pos/row_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.252    
                         arrival time                          -3.426    
  -------------------------------------------------------------------
                         slack                                 34.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 showw/pos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.595    -0.569    showw/pos/clk_out1
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  showw/pos/row_pos_reg[4]/Q
                         net (fo=6, routed)           0.118    -0.310    showw/pos/ram_addr1[4]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.202 r  showw/pos/row_pos0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.202    showw/pos/row_pos0_carry_n_4
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.867    -0.806    showw/pos/clk_out1
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[4]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.105    -0.464    showw/pos/row_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 showw/pos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.596    -0.568    showw/pos/clk_out1
    SLICE_X73Y98         FDRE                                         r  showw/pos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  showw/pos/row_pos_reg[11]/Q
                         net (fo=5, routed)           0.122    -0.306    showw/pos/ram_addr1[10]
    SLICE_X73Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  showw/pos/row_pos0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.195    showw/pos/row_pos0_carry__1_n_5
    SLICE_X73Y98         FDRE                                         r  showw/pos/row_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.868    -0.805    showw/pos/clk_out1
    SLICE_X73Y98         FDRE                                         r  showw/pos/row_pos_reg[11]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X73Y98         FDRE (Hold_fdre_C_D)         0.105    -0.463    showw/pos/row_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 showw/pos/row_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.596    -0.568    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  showw/pos/row_pos_reg[7]/Q
                         net (fo=6, routed)           0.122    -0.306    showw/pos/ram_addr1[6]
    SLICE_X73Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  showw/pos/row_pos0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.195    showw/pos/row_pos0_carry__0_n_5
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.868    -0.805    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[7]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X73Y97         FDRE (Hold_fdre_C_D)         0.105    -0.463    showw/pos/row_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 showw/pos/col_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/col_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.598    -0.566    showw/pos/clk_out1
    SLICE_X74Y98         FDRE                                         r  showw/pos/col_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  showw/pos/col_pos_reg[11]/Q
                         net (fo=3, routed)           0.126    -0.276    showw/pos/col_pos[11]
    SLICE_X74Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.166 r  showw/pos/col_pos0_carry__1/O[2]
                         net (fo=2, routed)           0.000    -0.166    showw/pos/data0[11]
    SLICE_X74Y98         FDRE                                         r  showw/pos/col_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.871    -0.802    showw/pos/clk_out1
    SLICE_X74Y98         FDRE                                         r  showw/pos/col_pos_reg[11]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X74Y98         FDRE (Hold_fdre_C_D)         0.130    -0.436    showw/pos/col_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 showw/pos/row_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.800%)  route 0.127ns (33.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.596    -0.568    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  showw/pos/row_pos_reg[5]/Q
                         net (fo=5, routed)           0.127    -0.300    showw/pos/row_pos[5]
    SLICE_X73Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.185 r  showw/pos/row_pos0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.185    showw/pos/row_pos0_carry__0_n_7
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.868    -0.805    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[5]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X73Y97         FDRE (Hold_fdre_C_D)         0.105    -0.463    showw/pos/row_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 showw/pos/row_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.595    -0.569    showw/pos/clk_out1
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  showw/pos/row_pos_reg[3]/Q
                         net (fo=7, routed)           0.134    -0.295    showw/pos/ram_addr1[3]
    SLICE_X73Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.184 r  showw/pos/row_pos0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.184    showw/pos/row_pos0_carry_n_5
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.867    -0.806    showw/pos/clk_out1
    SLICE_X73Y96         FDRE                                         r  showw/pos/row_pos_reg[3]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X73Y96         FDRE (Hold_fdre_C_D)         0.105    -0.464    showw/pos/row_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 showw/pos/row_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.256ns (64.737%)  route 0.139ns (35.263%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.596    -0.568    showw/pos/clk_out1
    SLICE_X73Y98         FDRE                                         r  showw/pos/row_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  showw/pos/row_pos_reg[9]/Q
                         net (fo=7, routed)           0.139    -0.288    showw/pos/ram_addr1[8]
    SLICE_X73Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.173 r  showw/pos/row_pos0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.173    showw/pos/row_pos0_carry__1_n_7
    SLICE_X73Y98         FDRE                                         r  showw/pos/row_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.868    -0.805    showw/pos/clk_out1
    SLICE_X73Y98         FDRE                                         r  showw/pos/row_pos_reg[9]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X73Y98         FDRE (Hold_fdre_C_D)         0.105    -0.463    showw/pos/row_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 showw/pos/row_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.285ns (70.097%)  route 0.122ns (29.903%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.596    -0.568    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  showw/pos/row_pos_reg[7]/Q
                         net (fo=6, routed)           0.122    -0.306    showw/pos/ram_addr1[6]
    SLICE_X73Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.162 r  showw/pos/row_pos0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.162    showw/pos/row_pos0_carry__0_n_4
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.868    -0.805    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[8]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X73Y97         FDRE (Hold_fdre_C_D)         0.105    -0.463    showw/pos/row_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 showw/pos/col_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/col_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.274ns (63.159%)  route 0.160ns (36.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.598    -0.566    showw/pos/clk_out1
    SLICE_X74Y97         FDRE                                         r  showw/pos/col_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  showw/pos/col_pos_reg[7]/Q
                         net (fo=5, routed)           0.160    -0.242    showw/pos/col_pos[7]
    SLICE_X74Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.132 r  showw/pos/col_pos0_carry__0/O[2]
                         net (fo=2, routed)           0.000    -0.132    showw/pos/data0[7]
    SLICE_X74Y97         FDRE                                         r  showw/pos/col_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.871    -0.802    showw/pos/clk_out1
    SLICE_X74Y97         FDRE                                         r  showw/pos/col_pos_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X74Y97         FDRE (Hold_fdre_C_D)         0.130    -0.436    showw/pos/col_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 showw/pos/row_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            showw/pos/row_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.292ns (69.651%)  route 0.127ns (30.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.596    -0.568    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  showw/pos/row_pos_reg[5]/Q
                         net (fo=5, routed)           0.127    -0.300    showw/pos/row_pos[5]
    SLICE_X73Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.149 r  showw/pos/row_pos0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.149    showw/pos/row_pos0_carry__0_n_6
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout1_buf/O
                         net (fo=25, routed)          0.868    -0.805    showw/pos/clk_out1
    SLICE_X73Y97         FDRE                                         r  showw/pos/row_pos_reg[6]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X73Y97         FDRE (Hold_fdre_C_D)         0.105    -0.463    showw/pos/row_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y19   div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X75Y96     showw/pos/col_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y98     showw/pos/col_pos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y98     showw/pos/col_pos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y96     showw/pos/col_pos_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y96     showw/pos/col_pos_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y96     showw/pos/col_pos_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y96     showw/pos/col_pos_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X74Y97     showw/pos/col_pos_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X75Y96     showw/pos/col_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y96     showw/pos/col_pos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y96     showw/pos/col_pos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y96     showw/pos/col_pos_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y96     showw/pos/col_pos_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X76Y96     showw/pos/row_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X73Y96     showw/pos/row_pos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X73Y96     showw/pos/row_pos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X73Y96     showw/pos/row_pos_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X73Y96     showw/pos/row_pos_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X75Y96     showw/pos/col_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y98     showw/pos/col_pos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y98     showw/pos/col_pos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y96     showw/pos/col_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y96     showw/pos/col_pos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y96     showw/pos/col_pos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y96     showw/pos/col_pos_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y97     showw/pos/col_pos_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y97     showw/pos/col_pos_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X74Y97     showw/pos/col_pos_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bluetooth_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.180ns (29.286%)  route 2.849ns (70.714%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 f  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 f  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.571     1.742    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     2.068 r  bt/bluetooth_out[3]_i_2/O
                         net (fo=4, routed)           0.441     2.509    bt/bluetooth_out[3]_i_2_n_0
    SLICE_X63Y101        LUT5 (Prop_lut5_I4_O)        0.124     2.633 r  bt/bluetooth_out[3]_i_1/O
                         net (fo=1, routed)           0.474     3.107    bt/bluetooth_out[3]_i_1_n_0
    SLICE_X63Y102        FDRE                                         r  bt/bluetooth_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.496     8.475    bt/clk_out2
    SLICE_X63Y102        FDRE                                         r  bt/bluetooth_out_reg[3]/C
                         clock pessimism              0.560     9.035    
                         clock uncertainty           -0.077     8.958    
    SLICE_X63Y102        FDRE (Setup_fdre_C_CE)      -0.205     8.753    bt/bluetooth_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -3.107    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bluetooth_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 1.180ns (29.394%)  route 2.834ns (70.606%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 f  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 f  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.571     1.742    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     2.068 r  bt/bluetooth_out[3]_i_2/O
                         net (fo=4, routed)           0.423     2.491    bt/bluetooth_out[3]_i_2_n_0
    SLICE_X63Y102        LUT3 (Prop_lut3_I2_O)        0.124     2.615 r  bt/bluetooth_out[0]_i_1/O
                         net (fo=1, routed)           0.478     3.092    bt/bluetooth_out[0]_i_1_n_0
    SLICE_X64Y103        FDRE                                         r  bt/bluetooth_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.496     8.475    bt/clk_out2
    SLICE_X64Y103        FDRE                                         r  bt/bluetooth_out_reg[0]/C
                         clock pessimism              0.577     9.052    
                         clock uncertainty           -0.077     8.975    
    SLICE_X64Y103        FDRE (Setup_fdre_C_CE)      -0.205     8.770    bt/bluetooth_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -3.092    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bluetooth_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.180ns (29.622%)  route 2.804ns (70.378%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 f  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 f  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.571     1.742    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     2.068 r  bt/bluetooth_out[3]_i_2/O
                         net (fo=4, routed)           0.532     2.601    bt/bluetooth_out[3]_i_2_n_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I2_O)        0.124     2.725 r  bt/bluetooth_out[2]_i_1/O
                         net (fo=1, routed)           0.337     3.061    bt/bluetooth_out[2]_i_1_n_0
    SLICE_X64Y102        FDRE                                         r  bt/bluetooth_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.497     8.476    bt/clk_out2
    SLICE_X64Y102        FDRE                                         r  bt/bluetooth_out_reg[2]/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.077     8.976    
    SLICE_X64Y102        FDRE (Setup_fdre_C_CE)      -0.205     8.771    bt/bluetooth_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.771    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.180ns (29.853%)  route 2.773ns (70.147%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 f  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 f  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.461     1.632    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     1.958 f  bt/bps_cnt[15]_i_2/O
                         net (fo=17, routed)          0.469     2.427    bt/bps_cnt[15]_i_2_n_0
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.551 r  bt/cnt[3]_i_1/O
                         net (fo=4, routed)           0.480     3.031    bt/cnt[3]_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  bt/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.496     8.475    bt/clk_out2
    SLICE_X63Y101        FDRE                                         r  bt/cnt_reg[0]/C
                         clock pessimism              0.560     9.035    
                         clock uncertainty           -0.077     8.958    
    SLICE_X63Y101        FDRE (Setup_fdre_C_CE)      -0.205     8.753    bt/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.180ns (29.853%)  route 2.773ns (70.147%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 f  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 f  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.461     1.632    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     1.958 f  bt/bps_cnt[15]_i_2/O
                         net (fo=17, routed)          0.469     2.427    bt/bps_cnt[15]_i_2_n_0
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.551 r  bt/cnt[3]_i_1/O
                         net (fo=4, routed)           0.480     3.031    bt/cnt[3]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.496     8.475    bt/clk_out2
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[1]/C
                         clock pessimism              0.560     9.035    
                         clock uncertainty           -0.077     8.958    
    SLICE_X62Y101        FDRE (Setup_fdre_C_CE)      -0.169     8.789    bt/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.180ns (29.853%)  route 2.773ns (70.147%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 f  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 f  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.461     1.632    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     1.958 f  bt/bps_cnt[15]_i_2/O
                         net (fo=17, routed)          0.469     2.427    bt/bps_cnt[15]_i_2_n_0
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.551 r  bt/cnt[3]_i_1/O
                         net (fo=4, routed)           0.480     3.031    bt/cnt[3]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.496     8.475    bt/clk_out2
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[2]/C
                         clock pessimism              0.560     9.035    
                         clock uncertainty           -0.077     8.958    
    SLICE_X62Y101        FDRE (Setup_fdre_C_CE)      -0.169     8.789    bt/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.180ns (29.853%)  route 2.773ns (70.147%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 f  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 f  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.461     1.632    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     1.958 f  bt/bps_cnt[15]_i_2/O
                         net (fo=17, routed)          0.469     2.427    bt/bps_cnt[15]_i_2_n_0
    SLICE_X63Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.551 r  bt/cnt[3]_i_1/O
                         net (fo=4, routed)           0.480     3.031    bt/cnt[3]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.496     8.475    bt/clk_out2
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[3]/C
                         clock pessimism              0.560     9.035    
                         clock uncertainty           -0.077     8.958    
    SLICE_X62Y101        FDRE (Setup_fdre_C_CE)      -0.169     8.789    bt/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bluetooth_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.180ns (30.839%)  route 2.646ns (69.161%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 f  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 f  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.571     1.742    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     2.068 r  bt/bluetooth_out[3]_i_2/O
                         net (fo=4, routed)           0.522     2.591    bt/bluetooth_out[3]_i_2_n_0
    SLICE_X62Y102        LUT3 (Prop_lut3_I2_O)        0.124     2.715 r  bt/bluetooth_out[1]_i_1/O
                         net (fo=1, routed)           0.190     2.904    bt/bluetooth_out[1]_i_1_n_0
    SLICE_X62Y102        FDRE                                         r  bt/bluetooth_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.496     8.475    bt/clk_out2
    SLICE_X62Y102        FDRE                                         r  bt/bluetooth_out_reg[1]/C
                         clock pessimism              0.560     9.035    
                         clock uncertainty           -0.077     8.958    
    SLICE_X62Y102        FDRE (Setup_fdre_C_CE)      -0.169     8.789    bt/bluetooth_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bps_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.180ns (30.305%)  route 2.714ns (69.695%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 r  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 r  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.461     1.632    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     1.958 r  bt/bps_cnt[15]_i_2/O
                         net (fo=17, routed)          0.890     2.848    bt/bps_cnt[15]_i_2_n_0
    SLICE_X65Y102        LUT2 (Prop_lut2_I0_O)        0.124     2.972 r  bt/bps_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.972    bt/bps_cnt[10]
    SLICE_X65Y102        FDRE                                         r  bt/bps_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.497     8.476    bt/clk_out2
    SLICE_X65Y102        FDRE                                         r  bt/bps_cnt_reg[10]/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.077     8.976    
    SLICE_X65Y102        FDRE (Setup_fdre_C_D)        0.029     9.005    bt/bps_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 bt/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bps_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.180ns (30.289%)  route 2.716ns (69.711%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.618    -0.922    bt/clk_out2
    SLICE_X65Y100        FDRE                                         r  bt/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  bt/bps_cnt_reg[1]/Q
                         net (fo=2, routed)           0.788     0.322    bt/bps_cnt_reg_n_0_[1]
    SLICE_X65Y101        LUT4 (Prop_lut4_I1_O)        0.124     0.446 r  bt/bps_cnt[15]_i_9/O
                         net (fo=1, routed)           0.575     1.021    bt/bps_cnt[15]_i_9_n_0
    SLICE_X65Y101        LUT4 (Prop_lut4_I0_O)        0.150     1.171 r  bt/bps_cnt[15]_i_4/O
                         net (fo=2, routed)           0.461     1.632    bt/bps_cnt[15]_i_4_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I0_O)        0.326     1.958 r  bt/bps_cnt[15]_i_2/O
                         net (fo=17, routed)          0.892     2.850    bt/bps_cnt[15]_i_2_n_0
    SLICE_X65Y102        LUT2 (Prop_lut2_I0_O)        0.124     2.974 r  bt/bps_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.974    bt/bps_cnt[11]
    SLICE_X65Y102        FDRE                                         r  bt/bps_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.497     8.476    bt/clk_out2
    SLICE_X65Y102        FDRE                                         r  bt/bps_cnt_reg[11]/C
                         clock pessimism              0.577     9.053    
                         clock uncertainty           -0.077     8.976    
    SLICE_X65Y102        FDRE (Setup_fdre_C_D)        0.031     9.007    bt/bps_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  6.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bt/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.563    -0.601    bt/clk_out2
    SLICE_X63Y101        FDRE                                         r  bt/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  bt/cnt_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.339    bt/cnt_reg_n_0_[0]
    SLICE_X62Y101        LUT4 (Prop_lut4_I3_O)        0.048    -0.291 r  bt/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.291    bt/cnt[3]_i_2_n_0
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.833    -0.839    bt/clk_out2
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[3]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.131    -0.457    bt/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 bt/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.563    -0.601    bt/clk_out2
    SLICE_X63Y101        FDRE                                         r  bt/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  bt/cnt_reg[0]/Q
                         net (fo=10, routed)          0.121    -0.339    bt/cnt_reg_n_0_[0]
    SLICE_X62Y101        LUT3 (Prop_lut3_I1_O)        0.045    -0.294 r  bt/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    bt/cnt[2]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.833    -0.839    bt/clk_out2
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[2]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.120    -0.468    bt/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bt/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.563    -0.601    bt/clk_out2
    SLICE_X63Y101        FDRE                                         r  bt/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  bt/cnt_reg[0]/Q
                         net (fo=10, routed)          0.125    -0.335    bt/cnt_reg_n_0_[0]
    SLICE_X62Y101        LUT2 (Prop_lut2_I1_O)        0.045    -0.290 r  bt/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    bt/cnt[1]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.833    -0.839    bt/clk_out2
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[1]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.121    -0.467    bt/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 bt/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.424%)  route 0.115ns (35.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.563    -0.601    bt/clk_out2
    SLICE_X62Y101        FDRE                                         r  bt/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  bt/cnt_reg[2]/Q
                         net (fo=6, routed)           0.115    -0.322    bt/cnt_reg_n_0_[2]
    SLICE_X63Y101        LUT4 (Prop_lut4_I2_O)        0.045    -0.277 r  bt/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    bt/cnt[0]_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  bt/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.833    -0.839    bt/clk_out2
    SLICE_X63Y101        FDRE                                         r  bt/cnt_reg[0]/C
                         clock pessimism              0.251    -0.588    
    SLICE_X63Y101        FDRE (Hold_fdre_C_D)         0.091    -0.497    bt/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bt/bluetooth_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bluetooth_dealed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.056%)  route 0.158ns (45.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.563    -0.601    bt/clk_out2
    SLICE_X63Y102        FDRE                                         r  bt/bluetooth_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  bt/bluetooth_out_reg[3]/Q
                         net (fo=3, routed)           0.158    -0.302    bt/bluetooth_out_reg_n_0_[3]
    SLICE_X63Y103        LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  bt/bluetooth_dealed[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    bt/bluetooth_dealed[0]_i_1_n_0
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.832    -0.840    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X63Y103        FDRE (Hold_fdre_C_D)         0.092    -0.494    bt/bluetooth_dealed_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bt/first_two_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/begin_bps_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X62Y103        FDSE                                         r  bt/first_two_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDSE (Prop_fdse_C_Q)         0.164    -0.438 r  bt/first_two_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.303    bt/first_two[1]
    SLICE_X63Y103        LUT6 (Prop_lut6_I3_O)        0.045    -0.258 r  bt/begin_bps_cnt_i_1/O
                         net (fo=1, routed)           0.000    -0.258    bt/begin_bps_cnt_i_1_n_0
    SLICE_X63Y103        FDRE                                         r  bt/begin_bps_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.832    -0.840    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/begin_bps_cnt_reg/C
                         clock pessimism              0.251    -0.589    
    SLICE_X63Y103        FDRE (Hold_fdre_C_D)         0.091    -0.498    bt/begin_bps_cnt_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bt/bluetooth_dealed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bluetooth_dealed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  bt/bluetooth_dealed_reg[1]/Q
                         net (fo=17, routed)          0.170    -0.291    bt/oData_reg[1][1]
    SLICE_X63Y103        LUT5 (Prop_lut5_I0_O)        0.045    -0.246 r  bt/bluetooth_dealed[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    bt/bluetooth_dealed[1]_i_1_n_0
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.832    -0.840    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X63Y103        FDRE (Hold_fdre_C_D)         0.092    -0.510    bt/bluetooth_dealed_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 bt/bluetooth_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bluetooth_dealed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.264%)  route 0.183ns (46.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.563    -0.601    bt/clk_out2
    SLICE_X62Y102        FDRE                                         r  bt/bluetooth_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  bt/bluetooth_out_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.254    bt/bluetooth_out_reg_n_0_[1]
    SLICE_X63Y103        LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  bt/bluetooth_dealed[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    bt/bluetooth_dealed[2]_i_1_n_0
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.832    -0.840    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X63Y103        FDRE (Hold_fdre_C_D)         0.092    -0.494    bt/bluetooth_dealed_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 bt/first_two_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/first_two_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.844%)  route 0.210ns (56.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X62Y103        FDSE                                         r  bt/first_two_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDSE (Prop_fdse_C_Q)         0.164    -0.438 r  bt/first_two_reg[0]/Q
                         net (fo=2, routed)           0.210    -0.228    bt/p_0_in[1]
    SLICE_X62Y103        FDSE                                         r  bt/first_two_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.832    -0.840    bt/clk_out2
    SLICE_X62Y103        FDSE                                         r  bt/first_two_reg[1]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X62Y103        FDSE (Hold_fdse_C_D)         0.052    -0.550    bt/first_two_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 bt/begin_bps_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bt/bps_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.505%)  route 0.207ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/begin_bps_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  bt/begin_bps_cnt_reg/Q
                         net (fo=19, routed)          0.207    -0.254    bt/begin_bps_cnt
    SLICE_X65Y102        FDRE                                         r  bt/bps_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.835    -0.838    bt/clk_out2
    SLICE_X65Y102        FDRE                                         r  bt/bps_cnt_reg[10]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X65Y102        FDRE (Hold_fdre_C_CE)       -0.039    -0.602    bt/bps_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.348    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   div/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y103    bt/begin_bps_cnt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y103    bt/bluetooth_dealed_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y103    bt/bluetooth_dealed_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y103    bt/bluetooth_dealed_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y103    bt/bluetooth_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y102    bt/bluetooth_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y102    bt/bluetooth_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y102    bt/bluetooth_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103    bt/bluetooth_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y102    bt/bluetooth_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y101    bt/bps_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y102    bt/bps_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y102    bt/bps_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y101    bt/bps_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y102    bt/bps_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y102    bt/bps_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y101    bt/bps_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y100    bt/bps_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103    bt/bluetooth_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y102    bt/bluetooth_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y101    bt/bps_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y102    bt/bps_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y102    bt/bps_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y101    bt/bps_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y102    bt/bps_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y102    bt/bps_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y101    bt/bps_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y100    bt/bps_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.498ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.087ns (21.003%)  route 4.088ns (78.997%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.842     4.336    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.582    38.561    cam/sender/clk_out3
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[10]/C
                         clock pessimism              0.577    39.138    
                         clock uncertainty           -0.098    39.040    
    SLICE_X7Y135         FDRE (Setup_fdre_C_CE)      -0.205    38.835    cam/sender/wait_time_reg[10]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 34.498    

Slack (MET) :             34.498ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.087ns (21.003%)  route 4.088ns (78.997%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.842     4.336    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.582    38.561    cam/sender/clk_out3
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[12]/C
                         clock pessimism              0.577    39.138    
                         clock uncertainty           -0.098    39.040    
    SLICE_X7Y135         FDRE (Setup_fdre_C_CE)      -0.205    38.835    cam/sender/wait_time_reg[12]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 34.498    

Slack (MET) :             34.498ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.087ns (21.003%)  route 4.088ns (78.997%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.842     4.336    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.582    38.561    cam/sender/clk_out3
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[14]/C
                         clock pessimism              0.577    39.138    
                         clock uncertainty           -0.098    39.040    
    SLICE_X7Y135         FDRE (Setup_fdre_C_CE)      -0.205    38.835    cam/sender/wait_time_reg[14]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 34.498    

Slack (MET) :             34.498ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.087ns (21.003%)  route 4.088ns (78.997%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.842     4.336    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.582    38.561    cam/sender/clk_out3
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[3]/C
                         clock pessimism              0.577    39.138    
                         clock uncertainty           -0.098    39.040    
    SLICE_X7Y135         FDRE (Setup_fdre_C_CE)      -0.205    38.835    cam/sender/wait_time_reg[3]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 34.498    

Slack (MET) :             34.498ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.087ns (21.003%)  route 4.088ns (78.997%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.842     4.336    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.582    38.561    cam/sender/clk_out3
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[4]/C
                         clock pessimism              0.577    39.138    
                         clock uncertainty           -0.098    39.040    
    SLICE_X7Y135         FDRE (Setup_fdre_C_CE)      -0.205    38.835    cam/sender/wait_time_reg[4]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 34.498    

Slack (MET) :             34.498ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.087ns (21.003%)  route 4.088ns (78.997%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.842     4.336    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.582    38.561    cam/sender/clk_out3
    SLICE_X7Y135         FDRE                                         r  cam/sender/wait_time_reg[7]/C
                         clock pessimism              0.577    39.138    
                         clock uncertainty           -0.098    39.040    
    SLICE_X7Y135         FDRE (Setup_fdre_C_CE)      -0.205    38.835    cam/sender/wait_time_reg[7]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                 34.498    

Slack (MET) :             34.556ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.087ns (21.239%)  route 4.031ns (78.761%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.784     4.279    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X5Y135         FDRE                                         r  cam/sender/wait_time_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.582    38.561    cam/sender/clk_out3
    SLICE_X5Y135         FDRE                                         r  cam/sender/wait_time_reg[11]/C
                         clock pessimism              0.577    39.138    
                         clock uncertainty           -0.098    39.040    
    SLICE_X5Y135         FDRE (Setup_fdre_C_CE)      -0.205    38.835    cam/sender/wait_time_reg[11]
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                 34.556    

Slack (MET) :             34.724ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.087ns (21.801%)  route 3.899ns (78.199%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.652     4.147    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X6Y135         FDRE                                         r  cam/sender/wait_time_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.582    38.561    cam/sender/clk_out3
    SLICE_X6Y135         FDRE                                         r  cam/sender/wait_time_reg[9]/C
                         clock pessimism              0.577    39.138    
                         clock uncertainty           -0.098    39.040    
    SLICE_X6Y135         FDRE (Setup_fdre_C_CE)      -0.169    38.871    cam/sender/wait_time_reg[9]
  -------------------------------------------------------------------
                         required time                         38.871    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                 34.724    

Slack (MET) :             34.873ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.087ns (22.536%)  route 3.736ns (77.464%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.490     3.984    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.581    38.560    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[15]/C
                         clock pessimism              0.601    39.161    
                         clock uncertainty           -0.098    39.063    
    SLICE_X7Y134         FDRE (Setup_fdre_C_CE)      -0.205    38.858    cam/sender/wait_time_reg[15]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                 34.873    

Slack (MET) :             34.873ns  (required time - arrival time)
  Source:                 cam/sender/wait_time_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/wait_time_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.087ns (22.536%)  route 3.736ns (77.464%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.701    -0.839    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  cam/sender/wait_time_reg[8]/Q
                         net (fo=3, routed)           0.832     0.412    cam/sender/wait_time[8]
    SLICE_X7Y135         LUT4 (Prop_lut4_I1_O)        0.296     0.708 r  cam/sender/stat[2]_i_5/O
                         net (fo=2, routed)           0.645     1.353    cam/sender/stat[2]_i_5_n_0
    SLICE_X7Y136         LUT5 (Prop_lut5_I4_O)        0.124     1.477 r  cam/sender/stat[3]_i_4/O
                         net (fo=3, routed)           0.946     2.422    cam/sender/stat[3]_i_4_n_0
    SLICE_X5Y135         LUT4 (Prop_lut4_I0_O)        0.124     2.546 f  cam/sender/stat[3]_i_3/O
                         net (fo=3, routed)           0.824     3.371    cam/sender/stat[3]_i_3_n_0
    SLICE_X5Y136         LUT5 (Prop_lut5_I1_O)        0.124     3.495 r  cam/sender/wait_time[16]_i_1/O
                         net (fo=17, routed)          0.490     3.984    cam/sender/wait_time[16]_i_1_n_0
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          1.581    38.560    cam/sender/clk_out3
    SLICE_X7Y134         FDRE                                         r  cam/sender/wait_time_reg[5]/C
                         clock pessimism              0.601    39.161    
                         clock uncertainty           -0.098    39.063    
    SLICE_X7Y134         FDRE (Setup_fdre_C_CE)      -0.205    38.858    cam/sender/wait_time_reg[5]
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -3.984    
  -------------------------------------------------------------------
                         slack                                 34.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cam/init/count_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/init/data_out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.253%)  route 0.228ns (61.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.568    -0.596    cam/init/clk_out3
    SLICE_X11Y140        FDRE                                         r  cam/init/count_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  cam/init/count_reg_rep[5]/Q
                         net (fo=1, routed)           0.228    -0.228    cam/init/count[5]
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.882    -0.791    cam/init/clk_out3
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.333    cam/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cam/init/count_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/init/data_out_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.686%)  route 0.211ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.568    -0.596    cam/init/clk_out3
    SLICE_X10Y141        FDRE                                         r  cam/init/count_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  cam/init/count_reg_rep[1]/Q
                         net (fo=1, routed)           0.211    -0.221    cam/init/count[1]
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.882    -0.791    cam/init/clk_out3
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.333    cam/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cam/sender/data_temp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/data_temp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.568    -0.596    cam/sender/clk_out3
    SLICE_X9Y141         FDSE                                         r  cam/sender/data_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  cam/sender/data_temp_reg[5]/Q
                         net (fo=1, routed)           0.080    -0.375    cam/sender/p_0_in_0[6]
    SLICE_X8Y141         LUT4 (Prop_lut4_I3_O)        0.049    -0.326 r  cam/sender/data_temp[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    cam/sender/data_temp[6]_i_1_n_0
    SLICE_X8Y141         FDSE                                         r  cam/sender/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.839    -0.834    cam/sender/clk_out3
    SLICE_X8Y141         FDSE                                         r  cam/sender/data_temp_reg[6]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X8Y141         FDSE (Hold_fdse_C_D)         0.131    -0.452    cam/sender/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cam/init/count_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/init/data_out_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.879%)  route 0.228ns (58.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.568    -0.596    cam/init/clk_out3
    SLICE_X10Y141        FDRE                                         r  cam/init/count_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  cam/init/count_reg_rep[0]/Q
                         net (fo=1, routed)           0.228    -0.205    cam/init/count[0]
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.882    -0.791    cam/init/clk_out3
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.275    -0.516    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.333    cam/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cam/sender/data_temp_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/data_temp_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.568    -0.596    cam/sender/clk_out3
    SLICE_X9Y142         FDSE                                         r  cam/sender/data_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  cam/sender/data_temp_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.368    cam/sender/p_0_in_0[11]
    SLICE_X8Y142         LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  cam/sender/data_temp[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    cam/sender/data_temp[11]_i_1_n_0
    SLICE_X8Y142         FDSE                                         r  cam/sender/data_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.839    -0.834    cam/sender/clk_out3
    SLICE_X8Y142         FDSE                                         r  cam/sender/data_temp_reg[11]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X8Y142         FDSE (Hold_fdse_C_D)         0.120    -0.463    cam/sender/data_temp_reg[11]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cam/sender/data_temp_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/sender/data_temp_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.568    -0.596    cam/sender/clk_out3
    SLICE_X9Y141         FDSE                                         r  cam/sender/data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  cam/sender/data_temp_reg[12]/Q
                         net (fo=1, routed)           0.087    -0.368    cam/sender/p_0_in_0[13]
    SLICE_X8Y141         LUT4 (Prop_lut4_I3_O)        0.045    -0.323 r  cam/sender/data_temp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    cam/sender/data_temp[13]_i_1_n_0
    SLICE_X8Y141         FDSE                                         r  cam/sender/data_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.839    -0.834    cam/sender/clk_out3
    SLICE_X8Y141         FDSE                                         r  cam/sender/data_temp_reg[13]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X8Y141         FDSE (Hold_fdse_C_D)         0.120    -0.463    cam/sender/data_temp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cam/init/count_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/init/data_out_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.635%)  route 0.255ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.567    -0.597    cam/init/clk_out3
    SLICE_X9Y139         FDRE                                         r  cam/init/count_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cam/init/count_reg_rep[6]/Q
                         net (fo=1, routed)           0.255    -0.201    cam/init/count[6]
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.882    -0.791    cam/init/clk_out3
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.354    cam/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cam/init/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/init/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.568    -0.596    cam/init/clk_out3
    SLICE_X9Y140         FDRE                                         r  cam/init/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  cam/init/count_reg[6]/Q
                         net (fo=6, routed)           0.101    -0.355    cam/init/count_reg__0[6]
    SLICE_X8Y140         LUT5 (Prop_lut5_I2_O)        0.045    -0.310 r  cam/init/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    cam/init/p_0_in[9]
    SLICE_X8Y140         FDRE                                         r  cam/init/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.839    -0.834    cam/init/clk_out3
    SLICE_X8Y140         FDRE                                         r  cam/init/count_reg[9]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X8Y140         FDRE (Hold_fdre_C_D)         0.121    -0.462    cam/init/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cam/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/init/data_out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.494%)  route 0.256ns (64.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.567    -0.597    cam/init/clk_out3
    SLICE_X9Y139         FDRE                                         r  cam/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cam/init/count_reg_rep[3]/Q
                         net (fo=1, routed)           0.256    -0.200    cam/init/count[3]
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.882    -0.791    cam/init/clk_out3
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.354    cam/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cam/init/count_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam/init/data_out_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.458%)  route 0.257ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.568    -0.596    cam/init/clk_out3
    SLICE_X9Y140         FDRE                                         r  cam/init/count_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  cam/init/count_reg_rep[2]/Q
                         net (fo=1, routed)           0.257    -0.199    cam/init/count[2]
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout3_buf/O
                         net (fo=91, routed)          0.882    -0.791    cam/init/clk_out3
    RAMB18_X0Y56         RAMB18E1                                     r  cam/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.354    cam/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { div/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y56     cam/init/data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   div/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y139     cam/init/cam/init/data_out_reg_cooolgate_en_gate_237_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y139     cam/init/cam/init/data_out_reg_cooolgate_en_gate_238_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y139     cam/init/cam/init/data_out_reg_cooolgate_en_gate_239_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y141    cam/init/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y140     cam/init/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y141    cam/init/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y140    cam/init/count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y139     cam/init/cam/init/data_out_reg_cooolgate_en_gate_237_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y139     cam/init/cam/init/data_out_reg_cooolgate_en_gate_238_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y139     cam/init/cam/init/data_out_reg_cooolgate_en_gate_239_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y139     cam/init/count_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y139     cam/init/count_reg_rep[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y139     cam/sender/sccb_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y136     cam/sender/stat_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y136     cam/sender/stat_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y136     cam/sender/stat_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y136     cam/sender/stat_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y141    cam/init/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y141    cam/init/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y140    cam/init/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y140    cam/init/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y140    cam/init/count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y141    cam/init/count_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y141    cam/init/count_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y140    cam/init/count_reg_rep[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y136     cam/sender/change_time_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y135     cam/sender/change_time_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 0.642ns (8.797%)  route 6.656ns (91.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 8.697 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.615    -0.925    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y107        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=13, routed)          0.908     0.501    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/pwropt_1
    SLICE_X66Y101        LUT4 (Prop_lut4_I2_O)        0.124     0.625 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_278/O
                         net (fo=8, routed)           5.748     6.373    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y6          RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.717     8.697    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480     9.177    
                         clock uncertainty           -0.077     9.100    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.740    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 0.642ns (8.857%)  route 6.607ns (91.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.615    -0.925    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y107        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.407 f  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=13, routed)          0.908     0.501    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/pwropt_1
    SLICE_X66Y101        LUT4 (Prop_lut4_I2_O)        0.124     0.625 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_278/O
                         net (fo=8, routed)           5.699     6.324    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y5          RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.711     8.691    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480     9.171    
                         clock uncertainty           -0.077     9.094    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.734    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 0.642ns (9.248%)  route 6.300ns (90.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 8.708 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.617    -0.923    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y104        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=17, routed)          0.867     0.462    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/pwropt_2
    SLICE_X62Y102        LUT4 (Prop_lut4_I1_O)        0.124     0.586 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_305/O
                         net (fo=8, routed)           5.433     6.019    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y9          RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.728     8.708    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480     9.188    
                         clock uncertainty           -0.077     9.111    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.751    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.642ns (10.177%)  route 5.666ns (89.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.617    -0.923    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y104        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=17, routed)          0.867     0.462    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/pwropt_2
    SLICE_X62Y102        LUT4 (Prop_lut4_I1_O)        0.124     0.586 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_305/O
                         net (fo=8, routed)           4.799     5.385    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y13         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.555     8.534    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480     9.015    
                         clock uncertainty           -0.077     8.937    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.577    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.642ns (10.166%)  route 5.673ns (89.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.617    -0.923    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y104        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=17, routed)          3.296     2.891    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt
    SLICE_X8Y144         LUT3 (Prop_lut3_I2_O)        0.124     3.015 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_321/O
                         net (fo=6, routed)           2.377     5.392    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    RAMB36_X0Y38         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.719     8.699    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y38         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.077     9.110    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.750    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.642ns (10.276%)  route 5.605ns (89.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.617    -0.923    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y104        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=17, routed)          3.015     2.610    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/pwropt_2
    SLICE_X8Y117         LUT3 (Prop_lut3_I0_O)        0.124     2.734 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_335/O
                         net (fo=6, routed)           2.591     5.324    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_136
    RAMB36_X0Y34         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.710     8.690    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X0Y34         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488     9.178    
                         clock uncertainty           -0.077     9.101    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.741    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 0.642ns (10.559%)  route 5.438ns (89.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.615    -0.925    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y107        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518    -0.407 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=13, routed)          1.078     0.670    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/pwropt_1
    SLICE_X62Y101        LUT4 (Prop_lut4_I2_O)        0.124     0.794 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_296/O
                         net (fo=8, routed)           4.361     5.155    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/pwropt
    RAMB36_X0Y22         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.542     8.521    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clkb
    RAMB36_X0Y22         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488     9.010    
                         clock uncertainty           -0.077     8.933    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.573    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.642ns (10.372%)  route 5.548ns (89.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 8.695 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.617    -0.923    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y104        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 f  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=17, routed)          3.015     2.610    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/pwropt_2
    SLICE_X8Y117         LUT3 (Prop_lut3_I0_O)        0.124     2.734 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_335/O
                         net (fo=6, routed)           2.533     5.267    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_136
    RAMB36_X0Y33         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.715     8.695    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X0Y33         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.488     9.183    
                         clock uncertainty           -0.077     9.106    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.746    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.642ns (10.645%)  route 5.389ns (89.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 8.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.617    -0.923    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y104        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=17, routed)          3.296     2.891    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt
    SLICE_X8Y144         LUT3 (Prop_lut3_I2_O)        0.124     3.015 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_321/O
                         net (fo=6, routed)           2.093     5.108    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    RAMB36_X0Y37         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.716     8.696    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y37         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.488     9.184    
                         clock uncertainty           -0.077     9.107    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.747    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 0.642ns (10.676%)  route 5.372ns (89.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.617    -0.923    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y104        FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=17, routed)          3.296     2.891    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt
    SLICE_X8Y144         LUT3 (Prop_lut3_I2_O)        0.124     3.015 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_321/O
                         net (fo=6, routed)           2.076     5.091    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_134
    RAMB36_X0Y36         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.710     8.690    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.488     9.178    
                         clock uncertainty           -0.077     9.101    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.741    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.741    
                         arrival time                          -5.091    
  -------------------------------------------------------------------
                         slack                                  3.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dis/cnt2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/cnt2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.571    -0.593    dis/clk_out4
    SLICE_X35Y99         FDRE                                         r  dis/cnt2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  dis/cnt2_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.332    dis/cnt2_reg_n_0_[16]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.172 r  dis/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.171    dis/cnt20_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.117 r  dis/cnt20_carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.117    dis/data0[17]
    SLICE_X35Y100        FDRE                                         r  dis/cnt2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.836    -0.837    dis/clk_out4
    SLICE_X35Y100        FDRE                                         r  dis/cnt2_reg[17]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105    -0.223    dis/cnt2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dis/cnt2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/cnt2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.571    -0.593    dis/clk_out4
    SLICE_X35Y99         FDRE                                         r  dis/cnt2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  dis/cnt2_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.332    dis/cnt2_reg_n_0_[16]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.172 r  dis/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.171    dis/cnt20_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.106 r  dis/cnt20_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.106    dis/data0[19]
    SLICE_X35Y100        FDRE                                         r  dis/cnt2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.836    -0.837    dis/clk_out4
    SLICE_X35Y100        FDRE                                         r  dis/cnt2_reg[19]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105    -0.223    dis/cnt2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dis/cnt2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/cnt2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.571    -0.593    dis/clk_out4
    SLICE_X35Y99         FDRE                                         r  dis/cnt2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  dis/cnt2_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.332    dis/cnt2_reg_n_0_[16]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.172 r  dis/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.171    dis/cnt20_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.081 r  dis/cnt20_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.081    dis/data0[18]
    SLICE_X35Y100        FDRE                                         r  dis/cnt2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.836    -0.837    dis/clk_out4
    SLICE_X35Y100        FDRE                                         r  dis/cnt2_reg[18]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105    -0.223    dis/cnt2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dis/cnt2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/cnt2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.571    -0.593    dis/clk_out4
    SLICE_X35Y99         FDRE                                         r  dis/cnt2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  dis/cnt2_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.332    dis/cnt2_reg_n_0_[16]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.172 r  dis/cnt20_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.171    dis/cnt20_carry__2_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.081 r  dis/cnt20_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.081    dis/data0[20]
    SLICE_X35Y100        FDRE                                         r  dis/cnt2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.836    -0.837    dis/clk_out4
    SLICE_X35Y100        FDRE                                         r  dis/cnt2_reg[20]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105    -0.223    dis/cnt2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dis/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/dis_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.241%)  route 0.316ns (57.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.572    -0.592    dis/clk_out4
    SLICE_X31Y97         FDRE                                         r  dis/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 f  dis/cnt_reg[2]/Q
                         net (fo=13, routed)          0.316    -0.148    dis/cnt_reg_n_0_[2]
    SLICE_X30Y100        LUT4 (Prop_lut4_I1_O)        0.103    -0.045 r  dis/dis_pos[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.045    dis/dis_pos[6]_i_2_n_0
    SLICE_X30Y100        FDRE                                         r  dis/dis_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.837    -0.836    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/dis_pos_reg[6]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.131    -0.196    dis/dis_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dis/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/dis_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.227ns (41.816%)  route 0.316ns (58.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.572    -0.592    dis/clk_out4
    SLICE_X31Y97         FDRE                                         r  dis/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  dis/cnt_reg[2]/Q
                         net (fo=13, routed)          0.316    -0.148    dis/cnt_reg_n_0_[2]
    SLICE_X30Y100        LUT4 (Prop_lut4_I2_O)        0.099    -0.049 r  dis/dis_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    dis/dis_pos[1]_i_1_n_0
    SLICE_X30Y100        FDRE                                         r  dis/dis_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.837    -0.836    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/dis_pos_reg[1]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121    -0.206    dis/dis_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.567    -0.597    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y91         FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.341    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X68Y91         FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.839    -0.834    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y91         FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X68Y91         FDRE (Hold_fdre_C_D)         0.066    -0.531    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.567    -0.597    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y91         FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.331    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X68Y91         FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.839    -0.834    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y91         FDRE                                         r  buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X68Y91         FDRE (Hold_fdre_C_D)         0.070    -0.527    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dis/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/dis_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.292%)  route 0.159ns (45.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.572    -0.592    dis/clk_out4
    SLICE_X31Y97         FDRE                                         r  dis/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  dis/cnt_reg[1]/Q
                         net (fo=14, routed)          0.159    -0.292    dis/cnt_reg_n_0_[1]
    SLICE_X30Y97         LUT4 (Prop_lut4_I1_O)        0.048    -0.244 r  dis/dis_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    dis/dis_pos[4]_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  dis/dis_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.843    -0.830    dis/clk_out4
    SLICE_X30Y97         FDRE                                         r  dis/dis_pos_reg[4]/C
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.131    -0.448    dis/dis_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dis/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/dis_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.188ns (30.606%)  route 0.426ns (69.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.566    -0.598    dis/clk_out4
    SLICE_X32Y100        FDRE                                         r  dis/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  dis/cnt_reg[0]/Q
                         net (fo=15, routed)          0.426    -0.031    dis/cnt_reg_n_0_[0]
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.047     0.016 r  dis/dis_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.016    dis/dis_pos[5]_i_1_n_0
    SLICE_X30Y97         FDRE                                         r  dis/dis_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.843    -0.830    dis/clk_out4
    SLICE_X30Y97         FDRE                                         r  dis/dis_pos_reg[5]/C
                         clock pessimism              0.509    -0.321    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.131    -0.190    dis/dis_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y33     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y33     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y34     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y34     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y34     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y34     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y29     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y29     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y30     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y30     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y111    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y97     dis/cnt2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y98     dis/cnt2_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y98     dis/cnt2_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y98     dis/cnt2_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y99     dis/cnt2_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y99     dis/cnt2_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y99     dis/cnt2_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y99     dis/cnt2_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y96     dis/cnt2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y172    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y118     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y118     buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y100    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y107    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y100    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y107    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y104    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y104    buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y100    dis/cnt2_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 bt/bluetooth_dealed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.704ns (16.276%)  route 3.621ns (83.724%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.616    -0.924    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  bt/bluetooth_dealed_reg[1]/Q
                         net (fo=17, routed)          2.193     1.725    bt/oData_reg[1][1]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.124     1.849 r  bt/oData[4]_i_2/O
                         net (fo=1, routed)           0.809     2.658    dis/bluetooth_dealed_reg[0]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.782 r  dis/oData[4]_i_1/O
                         net (fo=1, routed)           0.619     3.401    dis/p_0_out[4]
    SLICE_X30Y99         FDRE                                         r  dis/oData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.521     8.501    dis/clk_out4
    SLICE_X30Y99         FDRE                                         r  dis/oData_reg[4]/C
                         clock pessimism              0.395     8.896    
                         clock uncertainty           -0.197     8.699    
    SLICE_X30Y99         FDRE (Setup_fdre_C_D)       -0.016     8.683    dis/oData_reg[4]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 bt/bluetooth_dealed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.704ns (19.094%)  route 2.983ns (80.906%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.616    -0.924    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  bt/bluetooth_dealed_reg[1]/Q
                         net (fo=17, routed)          2.550     2.082    bt/oData_reg[1][1]
    SLICE_X31Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.206 r  bt/oData[6]_i_3/O
                         net (fo=1, routed)           0.433     2.639    dis/bluetooth_dealed_reg[1]_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I5_O)        0.124     2.763 r  dis/oData[6]_i_1/O
                         net (fo=1, routed)           0.000     2.763    dis/p_0_out[6]
    SLICE_X31Y99         FDRE                                         r  dis/oData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.521     8.501    dis/clk_out4
    SLICE_X31Y99         FDRE                                         r  dis/oData_reg[6]/C
                         clock pessimism              0.395     8.896    
                         clock uncertainty           -0.197     8.699    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.029     8.728    dis/oData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 bt/bluetooth_dealed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.580ns (18.682%)  route 2.525ns (81.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.616    -0.924    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  bt/bluetooth_dealed_reg[1]/Q
                         net (fo=17, routed)          2.525     2.057    bt/oData_reg[1][1]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.181 r  bt/oData[1]_i_1/O
                         net (fo=1, routed)           0.000     2.181    dis/D[1]
    SLICE_X30Y99         FDRE                                         r  dis/oData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.521     8.501    dis/clk_out4
    SLICE_X30Y99         FDRE                                         r  dis/oData_reg[1]/C
                         clock pessimism              0.395     8.896    
                         clock uncertainty           -0.197     8.699    
    SLICE_X30Y99         FDRE (Setup_fdre_C_D)        0.077     8.776    dis/oData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.776    
                         arrival time                          -2.181    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 bt/bluetooth_dealed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.273%)  route 2.281ns (79.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.616    -0.924    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.468 f  bt/bluetooth_dealed_reg[1]/Q
                         net (fo=17, routed)          2.281     1.813    bt/oData_reg[1][1]
    SLICE_X30Y100        LUT5 (Prop_lut5_I1_O)        0.124     1.937 r  bt/oData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    dis/D[0]
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.505     8.484    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[0]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.197     8.682    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.077     8.759    dis/oData_reg[0]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 bt/bluetooth_dealed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.580ns (20.287%)  route 2.279ns (79.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.616    -0.924    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  bt/bluetooth_dealed_reg[1]/Q
                         net (fo=17, routed)          2.279     1.811    bt/oData_reg[1][1]
    SLICE_X30Y100        LUT5 (Prop_lut5_I3_O)        0.124     1.935 r  bt/oData[3]_i_1/O
                         net (fo=1, routed)           0.000     1.935    dis/D[3]
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.505     8.484    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[3]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.197     8.682    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.081     8.763    dis/oData_reg[3]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 bt/bluetooth_dealed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.604ns (20.936%)  route 2.281ns (79.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.616    -0.924    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  bt/bluetooth_dealed_reg[1]/Q
                         net (fo=17, routed)          2.281     1.813    bt/oData_reg[1][1]
    SLICE_X30Y100        LUT4 (Prop_lut4_I1_O)        0.148     1.961 r  bt/oData[2]_i_1/O
                         net (fo=1, routed)           0.000     1.961    dis/D[2]
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.505     8.484    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[2]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.197     8.682    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118     8.800    dis/oData_reg[2]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  6.839    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 bt/bluetooth_dealed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.606ns (21.006%)  route 2.279ns (78.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.924ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          1.616    -0.924    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.468 r  bt/bluetooth_dealed_reg[1]/Q
                         net (fo=17, routed)          2.279     1.811    bt/oData_reg[1][1]
    SLICE_X30Y100        LUT5 (Prop_lut5_I2_O)        0.150     1.961 r  bt/oData[5]_i_1/O
                         net (fo=1, routed)           0.000     1.961    dis/D[4]
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         1.505     8.484    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[5]/C
                         clock pessimism              0.395     8.879    
                         clock uncertainty           -0.197     8.682    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118     8.800    dis/oData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.800    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  6.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bt/bluetooth_dealed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.189ns (21.931%)  route 0.673ns (78.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  bt/bluetooth_dealed_reg[2]/Q
                         net (fo=21, routed)          0.673     0.212    bt/bluetooth_dealed[2]
    SLICE_X30Y100        LUT4 (Prop_lut4_I2_O)        0.048     0.260 r  bt/oData[2]_i_1/O
                         net (fo=1, routed)           0.000     0.260    dis/D[2]
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.837    -0.836    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[2]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.131     0.049    dis/oData_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bt/bluetooth_dealed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.189ns (21.829%)  route 0.677ns (78.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 f  bt/bluetooth_dealed_reg[2]/Q
                         net (fo=21, routed)          0.677     0.216    bt/bluetooth_dealed[2]
    SLICE_X30Y100        LUT5 (Prop_lut5_I3_O)        0.048     0.264 r  bt/oData[5]_i_1/O
                         net (fo=1, routed)           0.000     0.264    dis/D[4]
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.837    -0.836    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[5]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.131     0.049    dis/oData_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bt/bluetooth_dealed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.658%)  route 0.673ns (78.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  bt/bluetooth_dealed_reg[2]/Q
                         net (fo=21, routed)          0.673     0.212    bt/bluetooth_dealed[2]
    SLICE_X30Y100        LUT5 (Prop_lut5_I2_O)        0.045     0.257 r  bt/oData[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    dis/D[0]
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.837    -0.836    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[0]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120     0.038    dis/oData_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 bt/bluetooth_dealed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.557%)  route 0.677ns (78.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  bt/bluetooth_dealed_reg[2]/Q
                         net (fo=21, routed)          0.677     0.216    bt/bluetooth_dealed[2]
    SLICE_X30Y100        LUT5 (Prop_lut5_I2_O)        0.045     0.261 r  bt/oData[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    dis/D[3]
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.837    -0.836    dis/clk_out4
    SLICE_X30Y100        FDRE                                         r  dis/oData_reg[3]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     0.039    dis/oData_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 bt/bluetooth_dealed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.518%)  route 0.818ns (81.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  bt/bluetooth_dealed_reg[0]/Q
                         net (fo=15, routed)          0.818     0.357    bt/oData_reg[1][0]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045     0.402 r  bt/oData[1]_i_1/O
                         net (fo=1, routed)           0.000     0.402    dis/D[1]
    SLICE_X30Y99         FDRE                                         r  dis/oData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.843    -0.830    dis/clk_out4
    SLICE_X30Y99         FDRE                                         r  dis/oData_reg[1]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.197    -0.076    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     0.044    dis/oData_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 bt/bluetooth_dealed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.231ns (20.072%)  route 0.920ns (79.928%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  bt/bluetooth_dealed_reg[2]/Q
                         net (fo=21, routed)          0.785     0.324    bt/bluetooth_dealed[2]
    SLICE_X31Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.369 r  bt/oData[6]_i_3/O
                         net (fo=1, routed)           0.135     0.504    dis/bluetooth_dealed_reg[1]_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.549 r  dis/oData[6]_i_1/O
                         net (fo=1, routed)           0.000     0.549    dis/p_0_out[6]
    SLICE_X31Y99         FDRE                                         r  dis/oData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.843    -0.830    dis/clk_out4
    SLICE_X31Y99         FDRE                                         r  dis/oData_reg[6]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.197    -0.076    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091     0.015    dis/oData_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 bt/bluetooth_dealed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/oData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.231ns (16.846%)  route 1.140ns (83.154%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  div/inst/clkout2_buf/O
                         net (fo=30, routed)          0.562    -0.602    bt/clk_out2
    SLICE_X63Y103        FDRE                                         r  bt/bluetooth_dealed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  bt/bluetooth_dealed_reg[2]/Q
                         net (fo=21, routed)          0.668     0.207    bt/bluetooth_dealed[2]
    SLICE_X31Y100        LUT3 (Prop_lut3_I2_O)        0.045     0.252 r  bt/oData[4]_i_2/O
                         net (fo=1, routed)           0.243     0.495    dis/bluetooth_dealed_reg[0]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.045     0.540 r  dis/oData[4]_i_1/O
                         net (fo=1, routed)           0.229     0.769    dis/p_0_out[4]
    SLICE_X30Y99         FDRE                                         r  dis/oData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  div/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    div/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  div/inst/clkout4_buf/O
                         net (fo=264, routed)         0.843    -0.830    dis/clk_out4
    SLICE_X30Y99         FDRE                                         r  dis/oData_reg[4]/C
                         clock pessimism              0.557    -0.274    
                         clock uncertainty            0.197    -0.076    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.060    -0.016    dis/oData_reg[4]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.785    





