# Xilinx Vivado generated files
# This is a combination of common ignores for Vivado projects

# Project files
*.xpr
*.xsa
*.hdf
*.hwh
*.bit
*.bin
*.ltx
*.prm
*.str
*.sysdef
*.bif
*.bmm
*.mmi
*.mcs
*.rbt
*.chk
*.zip
*.log
*.jou
*.cache
*.grade
*.dcp
*.wdb
*.tcl.log
*.vdi
vitis_prj/
.Xil/
.ip_user_files/
*.runs/
*.srcs/
*.sdk/
*.sw/
*.hw/
*.ipdefs/
*.sdk.log
*.sdx.log
*.hsi.log
webtalk*.html
webtalk*.xml
hdl.prj
project.xmp

# Vitis files
.metadata
.ide/
.debug/
.vscode/
app.elf
boot.bin
platform.spr
*.spr
*.sdx
.sc
.bsp
.project
.cproject