{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:3.1-221.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 3877465 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 3877464 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 3878158, 3878156, 3878154, 3878152, 3878150, 3878148 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877462 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "blink_counter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877471 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877470 ]
          }
        },
        "blink_counter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877476 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877475 ]
          }
        },
        "blink_counter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877480 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877478 ]
          }
        },
        "blink_counter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877483 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877482 ]
          }
        },
        "blink_counter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877486 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877485 ]
          }
        },
        "blink_counter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877489 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877488 ]
          }
        },
        "blink_counter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877493 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877491 ]
          }
        },
        "blink_counter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877496 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877495 ]
          }
        },
        "blink_counter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877500 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877498 ]
          }
        },
        "blink_counter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877504 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877502 ]
          }
        },
        "blink_counter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877507 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877506 ]
          }
        },
        "blink_counter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877510 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877509 ]
          }
        },
        "blink_counter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877513 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877512 ]
          }
        },
        "blink_counter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877517 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877515 ]
          }
        },
        "blink_counter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877520 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877519 ]
          }
        },
        "blink_counter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877524 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877522 ]
          }
        },
        "blink_counter_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877527 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877526 ]
          }
        },
        "blink_counter_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877530 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877529 ]
          }
        },
        "blink_counter_DFFR_Q_25_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877533 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877532 ]
          }
        },
        "blink_counter_DFFR_Q_26_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877536 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877535 ]
          }
        },
        "blink_counter_DFFR_Q_27_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877539 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877538 ]
          }
        },
        "blink_counter_DFFR_Q_28_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877542 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877541 ]
          }
        },
        "blink_counter_DFFR_Q_29_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877545 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877544 ]
          }
        },
        "blink_counter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877548 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877547 ]
          }
        },
        "blink_counter_DFFR_Q_30_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877551 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877550 ]
          }
        },
        "blink_counter_DFFR_Q_31_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877555 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877553 ]
          }
        },
        "blink_counter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877558 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877557 ]
          }
        },
        "blink_counter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877561 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877560 ]
          }
        },
        "blink_counter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877564 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877563 ]
          }
        },
        "blink_counter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877567 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "blink_counter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877570 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877569 ]
          }
        },
        "blink_counter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877472 ],
            "CE": [  ],
            "Q": [ 3877574 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877572 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:164.1-220.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878457 ],
            "CE": [ 3878441 ],
            "Q": [ 3878456 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878454 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:164.1-220.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878451 ],
            "CE": [ 3878441 ],
            "Q": [ 3878450 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878448 ]
          }
        },
        "txBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:164.1-220.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878446 ],
            "CE": [ 3878441 ],
            "Q": [ 3878444 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878442 ]
          }
        },
        "sequence_state_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:83.1-114.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878063 ],
            "Q": [ 3878073 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878418 ]
          }
        },
        "blink_state_LUT2_I0_F_DFFR_RESET_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:117.1-129.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877703 ],
            "CE": [  ],
            "Q": [ 3877706 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877689 ]
          }
        },
        "txByteCounter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:164.1-220.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878474 ],
            "CE": [ 3878472 ],
            "Q": [ 3878138 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878478 ]
          }
        },
        "txByteCounter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:164.1-220.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878474 ],
            "CE": [ 3878472 ],
            "Q": [ 3878137 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878473 ]
          }
        },
        "txByteCounter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:164.1-220.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878474 ],
            "CE": [ 3878472 ],
            "Q": [ 3878139 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878480 ]
          }
        },
        "txByteCounter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:164.1-220.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878474 ],
            "CE": [ 3878472 ],
            "Q": [ 3878136 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878476 ]
          }
        },
        "byteReady_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877987 ],
            "Q": [ 3877991 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877989 ]
          }
        },
        "txState_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:164.1-220.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878547 ],
            "Q": [ 3877720 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878551 ]
          }
        },
        "txState_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:164.1-220.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878547 ],
            "Q": [ 3877718 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878533 ]
          }
        },
        "dataIn_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878078 ],
            "Q": [ 3878079 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877993 ]
          }
        },
        "dataIn_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878078 ],
            "Q": [ 3878081 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878079 ]
          }
        },
        "dataIn_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878078 ],
            "Q": [ 3878083 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878081 ]
          }
        },
        "dataIn_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878078 ],
            "Q": [ 3878085 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878083 ]
          }
        },
        "dataIn_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878078 ],
            "Q": [ 3878088 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878085 ]
          }
        },
        "dataIn_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878078 ],
            "Q": [ 3878091 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878088 ]
          }
        },
        "dataIn_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878078 ],
            "Q": [ 3878094 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878091 ]
          }
        },
        "dataIn_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878078 ],
            "Q": [ 3878099 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878094 ]
          }
        },
        "rxBitNumber_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878291 ],
            "CE": [ 3878287 ],
            "Q": [ 3878299 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878297 ]
          }
        },
        "rxBitNumber_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878291 ],
            "CE": [ 3878287 ],
            "Q": [ 3878290 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878288 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:39.1-80.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878291 ],
            "CE": [ 3878287 ],
            "Q": [ 3878295 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878293 ]
          }
        },
        "led_temp_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:83.1-114.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878059 ],
            "CE": [ 3878160 ],
            "Q": [ 3877689 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878606 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878474 ],
            "CLK": [  ],
            "D": [ 3877726 ],
            "C": [ 3877712 ],
            "B": [ 3877720 ],
            "A": [ 3877718 ]
          }
        },
        "txBitNumber_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878446 ],
            "CLK": [  ],
            "D": [ 3878134 ],
            "C": [ 3878133 ],
            "B": [ 3878132 ],
            "A": [ 3878131 ]
          }
        },
        "txBitNumber_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878470 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878450 ],
            "B": [ 3878456 ],
            "A": [ 3878444 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877921 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877922 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877927 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877928 ],
            "CLK": [  ],
            "D": [ 3877934 ],
            "C": [ 3877933 ],
            "B": [ 3877932 ],
            "A": [ 3877931 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877919 ],
            "CLK": [  ],
            "D": [ 3877738 ],
            "C": [ 3877741 ],
            "B": [ 3877744 ],
            "A": [ 3877784 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877934 ],
            "CLK": [  ],
            "D": [ 3877756 ],
            "C": [ 3877759 ],
            "B": [ 3877762 ],
            "A": [ 3877765 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877933 ],
            "CLK": [  ],
            "D": [ 3877802 ],
            "C": [ 3877805 ],
            "B": [ 3877808 ],
            "A": [ 3877753 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877932 ],
            "CLK": [  ],
            "D": [ 3877790 ],
            "C": [ 3877793 ],
            "B": [ 3877796 ],
            "A": [ 3877799 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877931 ],
            "CLK": [  ],
            "D": [ 3877911 ],
            "C": [ 3877747 ],
            "B": [ 3877750 ],
            "A": [ 3877787 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877944 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877945 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878374 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877993 ],
            "A": [ 3877995 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877949 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877950 ],
            "CLK": [  ],
            "D": [ 3877769 ],
            "C": [ 3877773 ],
            "B": [ 3877777 ],
            "A": [ 3877781 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878390 ],
            "CLK": [  ],
            "D": [ 3878048 ],
            "C": [ 3878047 ],
            "B": [ 3878046 ],
            "A": [ 3878045 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877954 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877955 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878557 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877728 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877960 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877961 ],
            "CLK": [  ],
            "D": [ 3877967 ],
            "C": [ 3877966 ],
            "B": [ 3877965 ],
            "A": [ 3877964 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877964 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877884 ],
            "B": [ 3877888 ],
            "A": [ 3877892 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877915 ],
            "CLK": [  ],
            "D": [ 3877814 ],
            "C": [ 3877818 ],
            "B": [ 3877822 ],
            "A": [ 3877826 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877956 ],
            "CLK": [  ],
            "D": [ 3877864 ],
            "C": [ 3877868 ],
            "B": [ 3877872 ],
            "A": [ 3877874 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877966 ],
            "CLK": [  ],
            "D": [ 3877848 ],
            "C": [ 3877852 ],
            "B": [ 3877856 ],
            "A": [ 3877860 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877965 ],
            "CLK": [  ],
            "D": [ 3877896 ],
            "C": [ 3877900 ],
            "B": [ 3877906 ],
            "A": [ 3877908 ]
          }
        },
        "txState_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878485 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877718 ],
            "B": [ 3877720 ],
            "A": [ 3877726 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877977 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877978 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877729 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877726 ],
            "B": [ 3877720 ],
            "A": [ 3877718 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877982 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877983 ],
            "CLK": [  ],
            "D": [ 3877842 ],
            "C": [ 3877838 ],
            "B": [ 3877878 ],
            "A": [ 3877902 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877987 ],
            "CLK": [  ],
            "D": [ 3877995 ],
            "C": [ 3877994 ],
            "B": [ 3877993 ],
            "A": [ 3877989 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878334 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878002 ],
            "C": [ 3877994 ],
            "B": [ 3878001 ],
            "A": [ 3877999 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878338 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878005 ],
            "C": [ 3877994 ],
            "B": [ 3878001 ],
            "A": [ 3877999 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878342 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878008 ],
            "C": [ 3877994 ],
            "B": [ 3878001 ],
            "A": [ 3877999 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878350 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878011 ],
            "C": [ 3877994 ],
            "B": [ 3878001 ],
            "A": [ 3877999 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878356 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878015 ],
            "C": [ 3877994 ],
            "B": [ 3878001 ],
            "A": [ 3877999 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878358 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878018 ],
            "C": [ 3877999 ],
            "B": [ 3878001 ],
            "A": [ 3877989 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878324 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878021 ],
            "C": [ 3877999 ],
            "B": [ 3878001 ],
            "A": [ 3877989 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878326 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878024 ],
            "C": [ 3877999 ],
            "B": [ 3878001 ],
            "A": [ 3877989 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_F_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878314 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878027 ],
            "C": [ 3877999 ],
            "B": [ 3878001 ],
            "A": [ 3877989 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_F_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878318 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878030 ],
            "C": [ 3877999 ],
            "B": [ 3878001 ],
            "A": [ 3877989 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_F_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878346 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878033 ],
            "C": [ 3877999 ],
            "B": [ 3878001 ],
            "A": [ 3877989 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_F_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878354 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878036 ],
            "C": [ 3877999 ],
            "B": [ 3878001 ],
            "A": [ 3877989 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_LUT4_I2_F_LUT4_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878360 ],
            "Q": [ 3878330 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3877999 ],
            "C": [ 3878039 ],
            "B": [ 3878001 ],
            "A": [ 3877989 ]
          }
        },
        "txState_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878483 ],
            "CLK": [  ],
            "D": [ 3878139 ],
            "C": [ 3878138 ],
            "B": [ 3878137 ],
            "A": [ 3878136 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878041 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878042 ],
            "CLK": [  ],
            "D": [ 3878048 ],
            "C": [ 3878047 ],
            "B": [ 3878046 ],
            "A": [ 3878045 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878045 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878011 ],
            "A": [ 3878015 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878048 ],
            "CLK": [  ],
            "D": [ 3878027 ],
            "C": [ 3878030 ],
            "B": [ 3878033 ],
            "A": [ 3878036 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878047 ],
            "CLK": [  ],
            "D": [ 3878052 ],
            "C": [ 3878018 ],
            "B": [ 3878021 ],
            "A": [ 3878024 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878046 ],
            "CLK": [  ],
            "D": [ 3878008 ],
            "C": [ 3878002 ],
            "B": [ 3878005 ],
            "A": [ 3878039 ]
          }
        },
        "byteReady_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878059 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877991 ]
          }
        },
        "txState_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878131 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877718 ],
            "A": [ 3877720 ]
          }
        },
        "byteReady_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878061 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "byteReady_MUX2_LUT5_S0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010100111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878062 ],
            "CLK": [  ],
            "D": [ 3878073 ],
            "C": [ 3878070 ],
            "B": [ 3878068 ],
            "A": [ 3878067 ]
          }
        },
        "dataIn_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878078 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878105 ],
            "B": [ 3878103 ],
            "A": [ 3878101 ]
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878107 ],
            "CLK": [  ],
            "D": [ 3878134 ],
            "C": [ 3878133 ],
            "B": [ 3878132 ],
            "A": [ 3878131 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878107 ],
            "Q": [ 3878110 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878139 ],
            "C": [ 3878138 ],
            "B": [ 3878137 ],
            "A": [ 3878136 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878107 ],
            "Q": [ 3878113 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878138 ],
            "C": [ 3878136 ],
            "B": [ 3878139 ],
            "A": [ 3878137 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000001000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878107 ],
            "Q": [ 3878116 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878138 ],
            "C": [ 3878137 ],
            "B": [ 3878139 ],
            "A": [ 3878136 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878107 ],
            "Q": [ 3878119 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878139 ],
            "C": [ 3878137 ],
            "B": [ 3878138 ],
            "A": [ 3878136 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0011110111110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878107 ],
            "Q": [ 3878122 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878139 ],
            "C": [ 3878138 ],
            "B": [ 3878137 ],
            "A": [ 3878136 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878107 ],
            "Q": [ 3878125 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878137 ],
            "C": [ 3878136 ],
            "B": [ 3878139 ],
            "A": [ 3878138 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878107 ],
            "Q": [ 3878128 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878136 ],
            "C": [ 3878137 ],
            "B": [ 3878139 ],
            "A": [ 3878138 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878375 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878101 ],
            "B": [ 3878103 ],
            "A": [ 3878105 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878588 ],
            "CLK": [  ],
            "D": [ 3878407 ],
            "C": [ 3878404 ],
            "B": [ 3878409 ],
            "A": [ 3878402 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878001 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878103 ],
            "B": [ 3878105 ],
            "A": [ 3878101 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878572 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "uart_rx_IBUF_I_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877995 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878105 ],
            "B": [ 3878103 ],
            "A": [ 3878101 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878587 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_temp_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878160 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878070 ],
            "A": [ 3878073 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878571 ],
            "CLK": [  ],
            "D": [ 3878470 ],
            "C": [ 3878131 ],
            "B": [ 3878485 ],
            "A": [ 3878483 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878163 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878164 ],
            "CLK": [  ],
            "D": [ 3877700 ],
            "C": [ 3877697 ],
            "B": [ 3877699 ],
            "A": [ 3877698 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878544 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878456 ],
            "B": [ 3878113 ],
            "A": [ 3878116 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101110111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878541 ],
            "CLK": [  ],
            "D": [ 3878450 ],
            "C": [ 3878544 ],
            "B": [ 3878456 ],
            "A": [ 3878110 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878540 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878561 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877718 ],
            "B": [ 3877712 ],
            "A": [ 3877716 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878535 ],
            "CLK": [  ],
            "D": [ 3878456 ],
            "C": [ 3878450 ],
            "B": [ 3878125 ],
            "A": [ 3878128 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878536 ],
            "CLK": [  ],
            "D": [ 3878450 ],
            "C": [ 3878456 ],
            "B": [ 3878119 ],
            "A": [ 3878122 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878531 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878536 ],
            "B": [ 3878444 ],
            "A": [ 3878535 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878604 ],
            "CE": [ 3878525 ],
            "Q": [ 3878527 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878533 ],
            "C": [ 3878131 ],
            "B": [ 3878531 ],
            "A": [ 3878530 ]
          }
        },
        "txPinRegister_DFFSE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878525 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877726 ],
            "A": [ 3878474 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878291 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877995 ],
            "A": [ 3877993 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877698 ],
            "CLK": [  ],
            "D": [ 3878267 ],
            "C": [ 3878266 ],
            "B": [ 3878265 ],
            "A": [ 3878264 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878267 ],
            "CLK": [  ],
            "D": [ 3877520 ],
            "C": [ 3877536 ],
            "B": [ 3877542 ],
            "A": [ 3877545 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878266 ],
            "CLK": [  ],
            "D": [ 3877486 ],
            "C": [ 3877489 ],
            "B": [ 3877496 ],
            "A": [ 3877533 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878265 ],
            "CLK": [  ],
            "D": [ 3877476 ],
            "C": [ 3877513 ],
            "B": [ 3877558 ],
            "A": [ 3877567 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878264 ],
            "CLK": [  ],
            "D": [ 3877570 ],
            "C": [ 3877483 ],
            "B": [ 3877507 ],
            "A": [ 3877510 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878556 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877718 ],
            "B": [ 3877712 ],
            "A": [ 3877728 ]
          }
        },
        "txState_DFFE_Q_D_LUT3_I2_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878134 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877933 ],
            "B": [ 3877932 ],
            "A": [ 3877931 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878276 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878277 ],
            "CLK": [  ],
            "D": [ 3877480 ],
            "C": [ 3877500 ],
            "B": [ 3877517 ],
            "A": [ 3878280 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_1_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878280 ],
            "CLK": [  ],
            "D": [ 3877471 ],
            "C": [ 3877548 ],
            "B": [ 3877561 ],
            "A": [ 3877564 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878273 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878274 ],
            "CLK": [  ],
            "D": [ 3878284 ],
            "C": [ 3877493 ],
            "B": [ 3877504 ],
            "A": [ 3877524 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878284 ],
            "CLK": [  ],
            "D": [ 3877527 ],
            "C": [ 3877530 ],
            "B": [ 3877539 ],
            "A": [ 3877551 ]
          }
        },
        "rxBitNumber_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878287 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878078 ],
            "A": [ 3878291 ]
          }
        },
        "rxCounter_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878360 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878375 ],
            "A": [ 3878374 ]
          }
        },
        "txState_DFFE_Q_D_LUT3_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878132 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877919 ],
            "B": [ 3877923 ],
            "A": [ 3877934 ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878387 ],
            "CLK": [  ],
            "D": [ 3878374 ],
            "C": [ 3878390 ],
            "B": [ 3878001 ],
            "A": [ 3877989 ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878388 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txState_DFFE_Q_D_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878133 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878533 ],
            "B": [ 3878131 ],
            "A": [ 3878470 ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878393 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878394 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878377 ],
            "Q": [ 3878103 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878399 ],
            "B": [ 3878001 ],
            "A": [ 3878398 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878377 ],
            "Q": [ 3878105 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [ 3878399 ],
            "B": [ 3878103 ],
            "A": [ 3878105 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877796 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877906 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877911 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878604 ],
            "A": [ 3878604 ]
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878418 ],
            "SEL": [ 3878073 ],
            "I1": [ 3878437 ],
            "I0": [ 3878436 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101000011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878472 ],
            "CLK": [  ],
            "D": [ 3878485 ],
            "C": [ 3877728 ],
            "B": [ 3878474 ],
            "A": [ 3878483 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878201 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877480 ],
            "A": [ 3878604 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878530 ],
            "SEL": [ 3878444 ],
            "I1": [ 3878541 ],
            "I0": [ 3878540 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3878606 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877802 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877848 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877769 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877814 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877808 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877856 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_18_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878606 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877790 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877896 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_9_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877856 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877808 ],
            "A": [ 3877729 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878052 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878604 ],
            "A": [ 3878604 ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878385 ],
            "SEL": [ 3878375 ],
            "I1": [ 3878394 ],
            "I0": [ 3878393 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877913 ],
            "SEL": [ 3877956 ],
            "I1": [ 3877955 ],
            "I0": [ 3877954 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877941 ],
            "SEL": [ 3877735 ],
            "I1": [ 3877945 ],
            "I0": [ 3877944 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877699 ],
            "SEL": [ 3877574 ],
            "I1": [ 3878277 ],
            "I0": [ 3878276 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877975 ],
            "SEL": [ 3877832 ],
            "I1": [ 3877983 ],
            "I0": [ 3877982 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877852 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877805 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877848 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877802 ],
            "A": [ 3877729 ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878384 ],
            "SEL": [ 3878375 ],
            "I1": [ 3878388 ],
            "I0": [ 3878387 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878399 ],
            "SEL": [ 3878105 ],
            "I1": [ 3878412 ],
            "I0": [ 3878411 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877914 ],
            "SEL": [ 3877956 ],
            "I1": [ 3877961 ],
            "I0": [ 3877960 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877942 ],
            "SEL": [ 3877735 ],
            "I1": [ 3877950 ],
            "I0": [ 3877949 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877974 ],
            "SEL": [ 3877832 ],
            "I1": [ 3877978 ],
            "I0": [ 3877977 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877994 ],
            "SEL": [ 3877989 ],
            "I1": [ 3878042 ],
            "I0": [ 3878041 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877908 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877799 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877906 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877796 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877900 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877793 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877896 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877790 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877892 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877787 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_19_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877878 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877784 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_18_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877838 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877781 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_17_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877832 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877777 ],
            "A": [ 3877729 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3878604 ]
          }
        },
        "byteReady_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878063 ],
            "SEL": [ 3877991 ],
            "I1": [ 3878062 ],
            "I0": [ 3878061 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877999 ],
            "SEL": [ 3878398 ],
            "I1": [ 3878588 ],
            "I0": [ 3878587 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877472 ],
            "SEL": [ 3877689 ],
            "I1": [ 3878164 ],
            "I0": [ 3878163 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877697 ],
            "SEL": [ 3877555 ],
            "I1": [ 3878274 ],
            "I0": [ 3878273 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877917 ],
            "SEL": [ 3877923 ],
            "I1": [ 3877922 ],
            "I0": [ 3877921 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877918 ],
            "SEL": [ 3877923 ],
            "I1": [ 3877928 ],
            "I0": [ 3877927 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878551 ],
            "SEL": [ 3877729 ],
            "I1": [ 3878572 ],
            "I0": [ 3878571 ]
          }
        },
        "btn1_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:12.11-12.15"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877712 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877541 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877542 ],
            "A": [ 3878604 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878553 ],
            "SEL": [ 3877720 ],
            "I1": [ 3878557 ],
            "I0": [ 3878556 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_16_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877818 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877773 ],
            "A": [ 3877729 ]
          }
        },
        "clk_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:8.11-8.14",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877469 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877756 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877864 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877535 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877536 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877550 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877551 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878195 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877570 ],
            "A": [ 3878604 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878067 ],
            "SEL": [ 3878094 ],
            "I1": [ 3878429 ],
            "I0": [ 3878433 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_15_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877814 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877769 ],
            "A": [ 3877729 ]
          }
        },
        "txState_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878499 ],
            "SEL": [ 3877726 ],
            "I1": [ 3877715 ],
            "I0": [ 3877722 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878554 ],
            "SEL": [ 3877720 ],
            "I1": [ 3878562 ],
            "I0": [ 3878561 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877762 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877872 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877553 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877555 ],
            "A": [ 3878606 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877544 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877545 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877538 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877539 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877532 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877533 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_14_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877874 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877765 ],
            "A": [ 3877729 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877529 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877530 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877526 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877527 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877522 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877524 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877519 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877520 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877515 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877517 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877509 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877510 ],
            "A": [ 3878604 ]
          }
        },
        "led_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R26C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877706 ],
            "PAD": [  ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877506 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877507 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877502 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877504 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877498 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877500 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877495 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877496 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877491 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877493 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877488 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877489 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877485 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877486 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877482 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877483 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877478 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877480 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877572 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877574 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877569 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877570 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877566 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877567 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877563 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877564 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877560 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877561 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877557 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877558 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877547 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877548 ],
            "A": [ 3878604 ]
          }
        },
        "uart_tx_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:10.12-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878527 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R25C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877706 ],
            "PAD": [  ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877512 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877513 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877475 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877476 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877470 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877471 ],
            "A": [ 3878604 ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878606 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877784 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877878 ],
            "A": [ 3878606 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877744 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877902 ],
            "A": [ 3878604 ]
          }
        },
        "uart_rx_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C2_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:9.11-9.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877993 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877781 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877838 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877741 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877842 ],
            "A": [ 3878604 ]
          }
        },
        "led_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C1_IOBA",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877706 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R22C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877706 ],
            "PAD": [  ]
          }
        },
        "led_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R21C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877706 ],
            "PAD": [  ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878208 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877551 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878211 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877530 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878248 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877536 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877777 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877832 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878254 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877542 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878261 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877513 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878183 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877558 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878189 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877564 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877750 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877888 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877738 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877840 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877923 ],
            "SEL": [ 3877731 ],
            "I1": [ 3877942 ],
            "I0": [ 3877941 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877735 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877826 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878214 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877486 ],
            "A": [ 3878606 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878220 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877493 ],
            "A": [ 3878606 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878226 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877500 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878232 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877507 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878238 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877517 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878173 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877524 ],
            "A": [ 3878606 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_13_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877872 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877762 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_12_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877868 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877759 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_11_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877864 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877756 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_10_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877860 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877753 ],
            "A": [ 3877729 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877731 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877822 ],
            "A": [ 3878604 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878547 ],
            "SEL": [ 3877726 ],
            "I1": [ 3878554 ],
            "I0": [ 3878553 ]
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878377 ],
            "SEL": [ 3877999 ],
            "I1": [ 3878385 ],
            "I0": [ 3878384 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877967 ],
            "SEL": [ 3877840 ],
            "I1": [ 3877975 ],
            "I0": [ 3877974 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877773 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877818 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877765 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877874 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877759 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877868 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877753 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877860 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877805 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877852 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877799 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877908 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877793 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877900 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877787 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877892 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877747 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3877884 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878245 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877555 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878259 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877545 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878251 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877539 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878243 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877533 ],
            "A": [ 3878606 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878176 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877527 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878240 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877520 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878235 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877510 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878229 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877504 ],
            "A": [ 3878606 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878223 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877496 ],
            "A": [ 3878606 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878217 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877489 ],
            "A": [ 3878606 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878204 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877483 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878198 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877574 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878192 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877567 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878186 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877561 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878180 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877548 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878257 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877476 ],
            "A": [ 3878604 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878169 ],
            "CLK": [  ],
            "D": [ 3878604 ],
            "C": [ 3878606 ],
            "B": [ 3877471 ],
            "A": [ 3878604 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3878606 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877888 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877750 ],
            "A": [ 3877729 ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877700 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878606 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878293 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878295 ],
            "A": [ 3878604 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878288 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878290 ],
            "A": [ 3878604 ]
          }
        },
        "led_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R16C1_IOBB",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:11.22-11.25"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877706 ],
            "PAD": [  ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878297 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878299 ],
            "A": [ 3878606 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878606 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877716 ],
            "SEL": [ 3877915 ],
            "I1": [ 3877914 ],
            "I0": [ 3877913 ]
          }
        },
        "blink_state_DFFE_Q_CE_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877682 ],
            "SEL": [ 3877689 ],
            "I1": [ 3877687 ],
            "I0": [ 3877686 ]
          }
        },
        "rxCounter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878039 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878330 ],
            "A": [ 3878606 ]
          }
        },
        "rxCounter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878015 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878356 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878036 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878354 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878011 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878350 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877884 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877747 ],
            "A": [ 3877729 ]
          }
        },
        "rxCounter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878033 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878346 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878005 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878338 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878008 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878342 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878002 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878334 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878030 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878318 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878027 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878314 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878024 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878326 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878021 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878324 ],
            "A": [ 3878604 ]
          }
        },
        "rxCounter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878018 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878358 ],
            "A": [ 3878604 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxCounter_ALU_I1_12_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878606 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878454 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878456 ],
            "A": [ 3878606 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878448 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878450 ],
            "A": [ 3878604 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878442 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878444 ],
            "A": [ 3878604 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878606 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877902 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3877744 ],
            "C": [ 3877729 ],
            "B": [ 3877728 ],
            "A": [ 3877726 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877842 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3877741 ],
            "C": [ 3877729 ],
            "B": [ 3877728 ],
            "A": [ 3877726 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878480 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878139 ],
            "A": [ 3878606 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877840 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3877738 ],
            "C": [ 3877729 ],
            "B": [ 3877728 ],
            "A": [ 3877726 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878478 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878138 ],
            "A": [ 3878604 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878476 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878136 ],
            "A": [ 3878604 ]
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877728 ],
            "SEL": [ 3877919 ],
            "I1": [ 3877918 ],
            "I0": [ 3877917 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878473 ],
            "CLK": [  ],
            "D": [ 3878606 ],
            "C": [ 3878606 ],
            "B": [ 3878137 ],
            "A": [ 3878604 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878606 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877826 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3877735 ],
            "C": [ 3877729 ],
            "B": [ 3877728 ],
            "A": [ 3877726 ]
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878499 ],
            "Q": [ 3877822 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3877731 ],
            "C": [ 3877729 ],
            "B": [ 3877728 ],
            "A": [ 3877726 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877722 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877720 ],
            "B": [ 3877718 ],
            "A": [ 3877712 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877715 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877720 ],
            "B": [ 3877718 ],
            "A": [ 3877716 ]
          }
        },
        "blink_state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877703 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877689 ],
            "A": [ 3877684 ]
          }
        },
        "blink_state_DFFE_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877682 ],
            "Q": [ 3877684 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877684 ]
          }
        },
        "blink_state_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877687 ],
            "CLK": [  ],
            "D": [ 3877700 ],
            "C": [ 3877699 ],
            "B": [ 3877698 ],
            "A": [ 3877697 ]
          }
        },
        "blink_state_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877686 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878398 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878105 ],
            "B": [ 3878103 ],
            "A": [ 3878101 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878407 ],
            "CLK": [  ],
            "D": [ 3878314 ],
            "C": [ 3878318 ],
            "B": [ 3878334 ],
            "A": [ 3878350 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878409 ],
            "CLK": [  ],
            "D": [ 3878342 ],
            "C": [ 3878330 ],
            "B": [ 3878338 ],
            "A": [ 3878356 ]
          }
        },
        "txState_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878533 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877720 ],
            "B": [ 3877718 ],
            "A": [ 3877726 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878402 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878346 ],
            "A": [ 3878354 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878411 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878063 ],
            "Q": [ 3878070 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878070 ],
            "C": [ 3878073 ],
            "B": [ 3878422 ],
            "A": [ 3878094 ]
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878422 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878426 ],
            "A": [ 3878425 ]
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878425 ],
            "CLK": [  ],
            "D": [ 3878081 ],
            "C": [ 3878079 ],
            "B": [ 3878083 ],
            "A": [ 3878085 ]
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I0_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878429 ],
            "CLK": [  ],
            "D": [ 3878425 ],
            "C": [ 3878088 ],
            "B": [ 3878091 ],
            "A": [ 3878099 ]
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878426 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878099 ],
            "B": [ 3878088 ],
            "A": [ 3878091 ]
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878068 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878425 ],
            "B": [ 3878426 ],
            "A": [ 3878094 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878547 ],
            "Q": [ 3877726 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878483 ],
            "A": [ 3878485 ]
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878433 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878404 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878358 ],
            "B": [ 3878324 ],
            "A": [ 3878326 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878412 ],
            "CLK": [  ],
            "D": [ 3878101 ],
            "C": [ 3878299 ],
            "B": [ 3878295 ],
            "A": [ 3878290 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878562 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878436 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878070 ],
            "A": [ 3878067 ]
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878437 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878070 ],
            "B": [ 3878094 ],
            "A": [ 3878422 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878451 ],
            "CLK": [  ],
            "D": [ 3878134 ],
            "C": [ 3878133 ],
            "B": [ 3878132 ],
            "A": [ 3878131 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878457 ],
            "CLK": [  ],
            "D": [ 3878134 ],
            "C": [ 3878133 ],
            "B": [ 3878132 ],
            "A": [ 3878131 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878441 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878133 ],
            "B": [ 3878132 ],
            "A": [ 3878134 ]
          }
        },
        "rxState_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878377 ],
            "Q": [ 3878101 ],
            "F": [  ],
            "CLK": [ 3877469 ],
            "D": [ 3878290 ],
            "C": [ 3878295 ],
            "B": [ 3878299 ],
            "A": [ 3878078 ]
          }
        },
        "rxState_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877989 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878105 ],
            "B": [ 3878101 ],
            "A": [ 3878103 ]
          }
        }
      },
      "netnames": {
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878412 ] ,
          "attributes": {
            "ROUTING": "R21C10_F5;;1;R21C10_I1MUX4;R21C10_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878411 ] ,
          "attributes": {
            "ROUTING": "R21C10_F4;;1;R21C10_I0MUX4;R21C10_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878409 ] ,
          "attributes": {
            "ROUTING": "R21C8_F6;;1;R21C8_X03;R21C8_F6_X03;1;R21C8_B3;R21C8_X03_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878407 ] ,
          "attributes": {
            "ROUTING": "R21C9_F7;;1;R21C9_EW20;R21C9_F7_EW20;1;R21C8_D3;R21C8_W121_D3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878404 ] ,
          "attributes": {
            "ROUTING": "R22C10_F6;;1;R22C10_W26;R22C10_F6_W260;1;R22C8_N26;R22C8_W262_N260;1;R21C8_C3;R21C8_N261_C3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878402 ] ,
          "attributes": {
            "ROUTING": "R23C8_F2;;1;R23C8_N22;R23C8_F2_N220;1;R21C8_X07;R21C8_N222_X07;1;R21C8_A3;R21C8_X07_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878399 ] ,
          "attributes": {
            "ROUTING": "R21C10_C3;R21C10_N241_C3;1;R21C10_OF4;;1;R21C10_W24;R21C10_OF4_W240;1;R21C9_S24;R21C9_W241_S240;1;R22C9_E24;R22C9_S241_E240;1;R22C10_N24;R22C10_E241_N240;1;R21C10_C1;R21C10_N241_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3878398 ] ,
          "attributes": {
            "ROUTING": "R21C10_W27;R21C10_F7_W270;1;R21C8_X08;R21C8_W272_X08;1;R21C8_SEL2;R21C8_X08_SEL2;1;R21C10_F7;;1;R21C10_A3;R21C10_F7_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878394 ] ,
          "attributes": {
            "ROUTING": "R20C9_F1;;1;R20C9_I1MUX0;R20C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878393 ] ,
          "attributes": {
            "ROUTING": "R20C9_F0;;1;R20C9_I0MUX0;R20C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878390 ] ,
          "attributes": {
            "ROUTING": "R21C9_F4;;1;R21C9_SN20;R21C9_F4_SN20;1;R20C9_C2;R20C9_N121_C2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878388 ] ,
          "attributes": {
            "ROUTING": "R20C9_F3;;1;R20C9_I1MUX2;R20C9_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878387 ] ,
          "attributes": {
            "ROUTING": "R20C9_F2;;1;R20C9_I0MUX2;R20C9_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878385 ] ,
          "attributes": {
            "ROUTING": "R20C9_OF0;;1;R20C9_I1MUX1;R20C9_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "rxState_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878384 ] ,
          "attributes": {
            "ROUTING": "R20C9_OF2;;1;R20C9_I0MUX1;R20C9_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3878554 ] ,
          "attributes": {
            "ROUTING": "R15C5_OF0;;1;R15C5_I1MUX1;R15C5_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3878553 ] ,
          "attributes": {
            "ROUTING": "R15C5_OF2;;1;R15C5_I0MUX1;R15C5_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "sequence_state_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878418 ] ,
          "attributes": {
            "ROUTING": "R17C10_OF0;;1;R17C10_E20;R17C10_OF0_E200;1;R17C10_A3;R17C10_E200_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:0.0-0.0|c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:85.9-110.16|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878377 ] ,
          "attributes": {
            "ROUTING": "R21C10_CE1;R21C10_E211_CE1;1;R20C9_OF1;;1;R20C9_SN10;R20C9_OF1_SN10;1;R21C9_E21;R21C9_S111_E210;1;R21C10_CE0;R21C10_E211_CE0;1"
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3878375 ] ,
          "attributes": {
            "ROUTING": "R20C10_W21;R20C10_F1_W210;1;R20C9_B6;R20C9_W211_B6;1;R20C9_SEL0;R20C9_W261_SEL0;1;R20C10_F1;;1;R20C10_E13;R20C10_F1_E130;1;R20C10_W26;R20C10_E130_W260;1;R20C9_SEL2;R20C9_W261_SEL2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878374 ] ,
          "attributes": {
            "ROUTING": "R20C8_EW10;R20C8_F0_EW10;1;R20C9_A6;R20C9_E111_A6;1;R20C8_F0;;1;R20C8_E10;R20C8_F0_E100;1;R20C9_D2;R20C9_E101_D2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878360 ] ,
          "attributes": {
            "ROUTING": "R22C10_S20;R22C10_S252_S200;1;R23C10_X07;R23C10_S201_X07;1;R23C10_CE0;R23C10_X07_CE0;1;R21C9_S20;R21C9_S101_S200;1;R23C9_X07;R23C9_S202_X07;1;R23C9_CE1;R23C9_X07_CE1;1;R22C8_S21;R22C8_S212_S210;1;R23C8_CE0;R23C8_S211_CE0;1;R21C8_CE0;R21C8_S211_CE0;1;R20C9_S10;R20C9_F6_S100;1;R20C9_S21;R20C9_S100_S210;1;R21C9_CE1;R21C9_S211_CE1;1;R20C9_X07;R20C9_F6_X07;1;R20C9_CE2;R20C9_X07_CE2;1;R22C10_X06;R22C10_S252_X06;1;R22C10_CE2;R22C10_X06_CE2;1;R20C9_EW10;R20C9_F6_EW10;1;R20C8_S21;R20C8_W111_S210;1;R21C8_CE2;R21C8_S211_CE2;1;R20C9_F6;;1;R20C10_S25;R20C10_E111_S250;1"
          }
        },
        "rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 3878358 ] ,
          "attributes": {
            "ROUTING": "R22C10_X04;R22C10_Q5_X04;1;R22C10_B1;R22C10_X04_B1;1;R22C10_Q5;;1;R22C10_X08;R22C10_Q5_X08;1;R22C10_C6;R22C10_X08_C6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878356 ] ,
          "attributes": {
            "ROUTING": "R21C8_X01;R21C8_Q0_X01;1;R21C8_A6;R21C8_X01_A6;1;R21C8_Q0;;1;R21C8_SN10;R21C8_Q0_SN10;1;R22C8_B2;R22C8_S111_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878354 ] ,
          "attributes": {
            "ROUTING": "R23C8_A2;R23C8_N130_A2;1;R23C8_Q1;;1;R23C8_N13;R23C8_Q1_N130;1;R22C8_B3;R22C8_N131_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878353 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878350 ] ,
          "attributes": {
            "ROUTING": "R21C8_E25;R21C8_Q5_E250;1;R21C9_A7;R21C9_E251_A7;1;R21C8_Q5;;1;R21C8_SN20;R21C8_Q5_SN20;1;R22C8_B4;R22C8_S121_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878349 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 3878346 ] ,
          "attributes": {
            "ROUTING": "R23C8_S13;R23C8_Q0_S130;1;R23C8_B2;R23C8_S130_B2;1;R23C8_Q0;;1;R23C8_N10;R23C8_Q0_N100;1;R22C8_B5;R22C8_N101_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878345 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 3878342 ] ,
          "attributes": {
            "ROUTING": "R21C9_W22;R21C9_Q2_W220;1;R21C8_D6;R21C8_W221_D6;1;R21C9_Q2;;1;R21C9_SN10;R21C9_Q2_SN10;1;R22C9_B0;R22C9_S111_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878341 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 3878338 ] ,
          "attributes": {
            "ROUTING": "R21C9_EW10;R21C9_Q3_EW10;1;R21C8_B6;R21C8_W111_B6;1;R21C9_Q3;;1;R21C9_S23;R21C9_Q3_S230;1;R22C9_B1;R22C9_S231_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878337 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 3878334 ] ,
          "attributes": {
            "ROUTING": "R20C9_S24;R20C9_Q4_S240;1;R22C9_X01;R22C9_S242_X01;1;R22C9_B2;R22C9_X01_B2;1;R21C9_B7;R21C9_S121_B7;1;R20C9_SN20;R20C9_Q4_SN20;1;R20C9_Q4;;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878333 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878330 ] ,
          "attributes": {
            "ROUTING": "R21C8_X06;R21C8_Q1_X06;1;R21C8_C6;R21C8_X06_C6;1;R21C8_Q1;;1;R21C8_S21;R21C8_Q1_S210;1;R22C8_B1;R22C8_S211_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878329 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 3878326 ] ,
          "attributes": {
            "ROUTING": "R22C10_E13;R22C10_Q4_E130;1;R22C10_A6;R22C10_E130_A6;1;R22C10_Q4;;1;R22C10_W24;R22C10_Q4_W240;1;R22C9_X03;R22C9_W241_X03;1;R22C9_B5;R22C9_X03_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 3878324 ] ,
          "attributes": {
            "ROUTING": "R23C10_N13;R23C10_Q1_N130;1;R22C10_B0;R22C10_N131_B0;1;R23C10_Q1;;1;R23C10_N10;R23C10_Q1_N100;1;R22C10_B6;R22C10_N101_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878323 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878321 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 3878318 ] ,
          "attributes": {
            "ROUTING": "R21C8_EW20;R21C8_Q4_EW20;1;R21C9_C7;R21C9_E121_C7;1;R21C8_Q4;;1;R21C8_S13;R21C8_Q4_S130;1;R22C8_E23;R22C8_S131_E230;1;R22C9_B3;R22C9_E231_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878317 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 3878314 ] ,
          "attributes": {
            "ROUTING": "R23C9_N10;R23C9_Q3_N100;1;R22C9_B4;R22C9_N101_B4;1;R23C9_Q3;;1;R23C9_N23;R23C9_Q3_N230;1;R21C9_X02;R21C9_N232_X02;1;R21C9_D7;R21C9_X02_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:18.12-18.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878313 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878311 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878307 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:65.28-65.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878304 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:65.28-65.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878303 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:65.28-65.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3878299 ] ,
          "attributes": {
            "ROUTING": "R21C10_X07;R21C10_S201_X07;1;R21C10_B0;R21C10_X07_B0;1;R20C11_SN10;R20C11_Q5_SN10;1;R21C11_B1;R21C11_S111_B1;1;R20C11_Q5;;1;R20C11_W10;R20C11_Q5_W100;1;R20C10_S20;R20C10_W101_S200;1;R21C10_C5;R21C10_S201_C5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:20.11-20.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878297 ] ,
          "attributes": {
            "ROUTING": "R21C11_F1;;1;R21C11_SN20;R21C11_F1_SN20;1;R20C11_A5;R20C11_N121_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:65.28-65.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 3878295 ] ,
          "attributes": {
            "ROUTING": "R21C11_X04;R21C11_Q5_X04;1;R21C11_B2;R21C11_X04_B2;1;R21C11_W10;R21C11_Q5_W100;1;R21C10_C0;R21C10_W101_C0;1;R21C11_Q5;;1;R21C11_EW10;R21C11_Q5_EW10;1;R21C10_B5;R21C10_W111_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:20.11-20.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878293 ] ,
          "attributes": {
            "ROUTING": "R21C11_F2;;1;R21C11_X05;R21C11_F2_X05;1;R21C11_A5;R21C11_X05_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:65.28-65.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 3878291 ] ,
          "attributes": {
            "ROUTING": "R21C11_X01;R21C11_S221_X01;1;R21C11_A7;R21C11_X01_A7;1;R20C11_S22;R20C11_F2_S220;1;R21C11_X07;R21C11_S221_X07;1;R21C11_LSR2;R21C11_X07_LSR2;1;R20C11_F2;;1;R20C11_X05;R20C11_F2_X05;1;R20C11_LSR2;R20C11_X05_LSR2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataIn_DFFE_Q_CE[3]": {
          "hide_name": 0,
          "bits": [ 3878290 ] ,
          "attributes": {
            "ROUTING": "R21C11_X03;R21C11_Q4_X03;1;R21C11_B3;R21C11_X03_B3;1;R21C11_EW20;R21C11_Q4_EW20;1;R21C10_D0;R21C10_W121_D0;1;R21C11_Q4;;1;R21C11_W13;R21C11_Q4_W130;1;R21C10_A5;R21C10_W131_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:20.11-20.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878288 ] ,
          "attributes": {
            "ROUTING": "R21C11_F3;;1;R21C11_X06;R21C11_F3_X06;1;R21C11_A4;R21C11_X06_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:65.28-65.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878287 ] ,
          "attributes": {
            "ROUTING": "R21C11_X08;R21C11_F7_X08;1;R21C11_CE2;R21C11_X08_CE2;1;R21C11_F7;;1;R21C11_N27;R21C11_F7_N270;1;R20C11_X06;R20C11_N271_X06;1;R20C11_CE2;R20C11_X06_CE2;1"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878284 ] ,
          "attributes": {
            "ROUTING": "R20C3_F6;;1;R20C3_E10;R20C3_F6_E100;1;R20C4_D7;R20C4_E101_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_1_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878280 ] ,
          "attributes": {
            "ROUTING": "R21C6_F7;;1;R21C6_W13;R21C6_F7_W130;1;R21C5_A7;R21C5_W131_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3878277 ] ,
          "attributes": {
            "ROUTING": "R21C5_F7;;1;R21C5_I1MUX6;R21C5_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3878276 ] ,
          "attributes": {
            "ROUTING": "R21C5_F6;;1;R21C5_I0MUX6;R21C5_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878274 ] ,
          "attributes": {
            "ROUTING": "R20C4_F7;;1;R20C4_I1MUX6;R20C4_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878273 ] ,
          "attributes": {
            "ROUTING": "R20C4_F6;;1;R20C4_I0MUX6;R20C4_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878267 ] ,
          "attributes": {
            "ROUTING": "R20C3_F7;;1;R20C3_EW20;R20C3_F7_EW20;1;R20C4_E22;R20C4_E121_E220;1;R20C5_D6;R20C5_E221_D6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878266 ] ,
          "attributes": {
            "ROUTING": "R21C4_F6;;1;R21C4_E10;R21C4_F6_E100;1;R21C5_N20;R21C5_E101_N200;1;R20C5_C6;R20C5_N201_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878265 ] ,
          "attributes": {
            "ROUTING": "R20C6_F6;;1;R20C6_EW10;R20C6_F6_EW10;1;R20C5_B6;R20C5_W111_B6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878264 ] ,
          "attributes": {
            "ROUTING": "R20C5_F7;;1;R20C5_A6;R20C5_F7_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3878261 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3878259 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3878257 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3878256 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3878254 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878253 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3878251 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878250 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3878248 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878247 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3878245 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3878243 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878242 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3878240 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3878238 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878237 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3878235 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878234 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3878232 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878231 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3878229 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3878228 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878226 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3878225 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878223 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3878222 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878220 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3878219 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878217 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3878216 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878214 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3878213 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3878211 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878210 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878208 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878207 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878206 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878204 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3878203 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878201 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3878200 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878198 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3878197 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878195 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3878194 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3878192 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3878191 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878189 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3878188 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3878186 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3878185 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3878183 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3878182 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3878180 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3878179 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3878178 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878176 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878175 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3878173 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878172 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878171 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3878169 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0_ALU_COUT_SUM_ALU_SUM_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3878168 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:120.13-120.37|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3878164 ] ,
          "attributes": {
            "ROUTING": "R18C5_F1;;1;R18C5_I1MUX0;R18C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_temp_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3878163 ] ,
          "attributes": {
            "ROUTING": "R18C5_F0;;1;R18C5_I0MUX0;R18C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_temp_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878160 ] ,
          "attributes": {
            "ROUTING": "R17C9_F2;;1;R17C9_X05;R17C9_F2_X05;1;R17C9_CE2;R17C9_X05_CE2;1"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878561 ] ,
          "attributes": {
            "ROUTING": "R15C5_F0;;1;R15C5_I0MUX0;R15C5_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878562 ] ,
          "attributes": {
            "ROUTING": "R15C5_F1;;1;R15C5_I1MUX0;R15C5_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878571 ] ,
          "attributes": {
            "ROUTING": "R16C5_F4;;1;R16C5_I0MUX4;R16C5_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878572 ] ,
          "attributes": {
            "ROUTING": "R16C5_F5;;1;R16C5_I1MUX4;R16C5_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878557 ] ,
          "attributes": {
            "ROUTING": "R15C5_F3;;1;R15C5_I1MUX2;R15C5_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878587 ] ,
          "attributes": {
            "ROUTING": "R21C8_F2;;1;R21C8_I0MUX2;R21C8_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878139 ] ,
          "attributes": {
            "ROUTING": "R16C6_E25;R16C6_Q5_E250;1;R16C7_X04;R16C7_E251_X04;1;R16C7_D5;R16C7_X04_D5;1;R16C6_X04;R16C6_Q5_X04;1;R16C6_D6;R16C6_X04_D6;1;R17C7_B2;R17C7_X04_B2;1;R17C7_B0;R17C7_X04_B0;1;R17C7_B3;R17C7_X04_B3;1;R17C7_X04;R17C7_S251_X04;1;R17C7_B1;R17C7_X04_B1;1;R16C6_SN10;R16C6_Q5_SN10;1;R17C6_B1;R17C6_S111_B1;1;R18C7_D0;R18C7_X08_D0;1;R16C6_Q5;;1;R16C6_EW10;R16C6_Q5_EW10;1;R16C7_S25;R16C7_E111_S250;1;R18C7_X08;R18C7_S252_X08;1;R18C7_D1;R18C7_X08_D1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:136.11-136.24"
          }
        },
        "txByteCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878138 ] ,
          "attributes": {
            "ROUTING": "R16C7_C5;R16C7_E121_C5;1;R16C6_X05;R16C6_Q2_X05;1;R16C6_C6;R16C6_X05_C6;1;R17C7_A1;R17C7_X03_A1;1;R17C7_D3;R17C7_X03_D3;1;R17C7_D2;R17C7_X03_D2;1;R17C7_X03;R17C7_S261_X03;1;R17C7_A0;R17C7_X03_A0;1;R16C6_S22;R16C6_Q2_S220;1;R17C6_X01;R17C6_S221_X01;1;R17C6_B2;R17C6_X01_B2;1;R18C7_X07;R18C7_S262_X07;1;R18C7_B1;R18C7_X07_B1;1;R16C6_Q2;;1;R16C6_EW20;R16C6_Q2_EW20;1;R16C7_S26;R16C7_E121_S260;1;R18C7_C0;R18C7_S262_C0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:136.11-136.24"
          }
        },
        "txByteCounter[3]": {
          "hide_name": 0,
          "bits": [ 3878137 ] ,
          "attributes": {
            "ROUTING": "R16C7_N24;R16C7_E101_N240;1;R16C7_B5;R16C7_N240_B5;1;R16C6_E24;R16C6_Q4_E240;1;R16C6_B6;R16C6_E240_B6;1;R16C7_S20;R16C7_E101_S200;1;R17C7_D1;R17C7_S201_D1;1;R17C7_X05;R17C7_S241_X05;1;R17C7_A2;R17C7_X05_A2;1;R17C7_C0;R17C7_S241_C0;1;R17C7_C3;R17C7_S241_C3;1;R16C6_SN20;R16C6_Q4_SN20;1;R17C6_B4;R17C6_S121_B4;1;R18C7_C1;R18C7_S242_C1;1;R16C6_Q4;;1;R16C6_E10;R16C6_Q4_E100;1;R16C7_S24;R16C7_E101_S240;1;R18C7_X05;R18C7_S242_X05;1;R18C7_B0;R18C7_X05_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:136.11-136.24"
          }
        },
        "txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878136 ] ,
          "attributes": {
            "ROUTING": "R16C6_E23;R16C6_Q3_E230;1;R16C7_X06;R16C7_E231_X06;1;R16C7_A5;R16C7_X06_A5;1;R16C6_A6;R16C6_E130_A6;1;R17C7_X06;R17C7_S271_X06;1;R17C7_D0;R17C7_X06_D0;1;R17C7_C1;R17C7_E241_C1;1;R16C6_S10;R16C6_Q3_S100;1;R17C6_E24;R17C6_S101_E240;1;R17C7_C2;R17C7_E241_C2;1;R16C6_E13;R16C6_Q3_E130;1;R16C7_S27;R16C7_E131_S270;1;R17C7_A3;R17C7_S271_A3;1;R17C6_B3;R17C6_S231_B3;1;R18C7_A0;R18C7_X02_A0;1;R16C6_Q3;;1;R16C6_S23;R16C6_Q3_S230;1;R18C6_E23;R18C6_S232_E230;1;R18C7_X02;R18C7_E231_X02;1;R18C7_A1;R18C7_X02_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:136.11-136.24"
          }
        },
        "txState_DFFE_Q_D_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3878134 ] ,
          "attributes": {
            "ROUTING": "R17C8_D6;R17C8_S262_D6;1;R16C8_D7;R16C8_S261_D7;1;R17C8_X01;R17C8_S262_X01;1;R17C8_A1;R17C8_X01_A1;1;R16C8_D6;R16C8_S261_D6;1;R15C8_F6;;1;R15C8_S26;R15C8_F6_S260;1;R17C8_D7;R17C8_S262_D7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3878133 ] ,
          "attributes": {
            "ROUTING": "R16C7_E10;R16C7_F2_E100;1;R16C8_S24;R16C8_E101_S240;1;R17C8_C1;R17C8_S241_C1;1;R17C8_C6;R17C8_S221_C6;1;R16C8_C7;R16C8_E121_C7;1;R16C8_S22;R16C8_E121_S220;1;R17C8_C7;R17C8_S221_C7;1;R16C7_F2;;1;R16C7_EW20;R16C7_F2_EW20;1;R16C8_C6;R16C8_E121_C6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3878132 ] ,
          "attributes": {
            "ROUTING": "R16C8_B7;R16C8_S271_B7;1;R17C8_B7;R17C8_S272_B7;1;R17C8_B6;R17C8_S272_B6;1;R16C8_B6;R16C8_S271_B6;1;R15C8_F7;;1;R15C8_S27;R15C8_F7_S270;1;R17C8_X04;R17C8_S272_X04;1;R17C8_B1;R17C8_X04_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878131 ] ,
          "attributes": {
            "ROUTING": "R17C8_A6;R17C8_X03_A6;1;R16C8_S26;R16C8_E261_S260;1;R17C8_X03;R17C8_S261_X03;1;R17C8_A7;R17C8_X03_A7;1;R16C7_E27;R16C7_E262_E270;1;R16C8_A7;R16C8_E271_A7;1;R16C8_A6;R16C8_E271_A6;1;R16C7_E26;R16C7_E262_E260;1;R16C7_X03;R16C7_E262_X03;1;R16C7_B2;R16C7_X03_B2;1;R16C5_C4;R16C5_F6_C4;1;R16C5_F6;;1;R16C5_E26;R16C5_F6_E260;1;R16C7_C0;R16C7_E262_C0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 3878128 ] ,
          "attributes": {
            "ROUTING": "R17C7_Q0;;1;R17C7_E13;R17C7_Q0_E130;1;R17C7_A6;R17C7_E130_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:133.11-133.18"
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878422 ] ,
          "attributes": {
            "ROUTING": "R17C10_X04;R17C10_F7_X04;1;R17C10_B2;R17C10_X04_B2;1;R17C10_F7;;1;R17C10_A1;R17C10_F7_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 3878125 ] ,
          "attributes": {
            "ROUTING": "R17C7_Q1;;1;R17C7_W13;R17C7_Q1_W130;1;R17C7_B6;R17C7_W130_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:133.11-133.18"
          }
        },
        "txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878547 ] ,
          "attributes": {
            "ROUTING": "R16C5_CE1;R16C5_S211_CE1;1;R15C5_OF1;;1;R15C5_S21;R15C5_OF1_S210;1;R17C5_CE1;R17C5_S212_CE1;1"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 3878122 ] ,
          "attributes": {
            "ROUTING": "R18C7_Q0;;1;R18C7_SN20;R18C7_Q0_SN20;1;R17C7_A7;R17C7_N121_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:133.11-133.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878544 ] ,
          "attributes": {
            "ROUTING": "R17C7_F4;;1;R17C7_SN10;R17C7_F4_SN10;1;R16C7_C7;R16C7_N111_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 3878119 ] ,
          "attributes": {
            "ROUTING": "R18C7_Q1;;1;R18C7_N10;R18C7_Q1_N100;1;R17C7_B7;R17C7_N101_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:133.11-133.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878541 ] ,
          "attributes": {
            "ROUTING": "R16C7_F7;;1;R16C7_I1MUX6;R16C7_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 3878116 ] ,
          "attributes": {
            "ROUTING": "R17C7_Q3;;1;R17C7_E10;R17C7_Q3_E100;1;R17C7_A4;R17C7_E100_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:133.11-133.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878540 ] ,
          "attributes": {
            "ROUTING": "R16C7_F6;;1;R16C7_I0MUX6;R16C7_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 3878113 ] ,
          "attributes": {
            "ROUTING": "R17C7_Q2;;1;R17C7_X01;R17C7_Q2_X01;1;R17C7_B4;R17C7_X01_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:133.11-133.18"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": "R17C7_F7;;1;R17C7_N10;R17C7_F7_N100;1;R17C7_C5;R17C7_N100_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 3878110 ] ,
          "attributes": {
            "ROUTING": "R16C7_Q5;;1;R16C7_E13;R16C7_Q5_E130;1;R16C7_A7;R16C7_E130_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878535 ] ,
          "attributes": {
            "ROUTING": "R17C7_F6;;1;R17C7_X07;R17C7_F6_X07;1;R17C7_A5;R17C7_X07_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dataOut_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878107 ] ,
          "attributes": {
            "ROUTING": "R17C7_CE1;R17C7_W211_CE1;1;R16C8_SN10;R16C8_F7_SN10;1;R17C8_W21;R17C8_S111_W210;1;R17C7_CE0;R17C7_W211_CE0;1;R16C8_W27;R16C8_F7_W270;1;R16C7_X08;R16C7_W271_X08;1;R16C7_CE2;R16C7_X08_CE2;1;R16C8_F7;;1;R16C8_W13;R16C8_F7_W130;1;R16C7_S23;R16C7_W131_S230;1;R18C7_X06;R18C7_S232_X06;1;R18C7_CE0;R18C7_X06_CE0;1"
          }
        },
        "rxState[0]": {
          "hide_name": 0,
          "bits": [ 3878105 ] ,
          "attributes": {
            "ROUTING": "R21C10_SEL4;R21C10_X06_SEL4;1;R21C10_N21;R21C10_Q1_N210;1;R20C10_X08;R20C10_N211_X08;1;R20C10_C5;R20C10_X08_C5;1;R21C10_N10;R21C10_Q1_N100;1;R20C10_N20;R20C10_N101_N200;1;R20C10_A1;R20C10_N200_A1;1;R21C10_X02;R21C10_Q1_X02;1;R21C10_A1;R21C10_X02_A1;1;R21C10_X06;R21C10_Q1_X06;1;R21C10_C7;R21C10_X06_C7;1;R21C10_W13;R21C10_Q1_W130;1;R21C10_B6;R21C10_W130_B6;1;R20C10_C2;R20C10_N121_C2;1;R20C10_C3;R20C10_N121_C3;1;R21C10_SN20;R21C10_Q1_SN20;1;R21C10_Q1;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState[1]": {
          "hide_name": 0,
          "bits": [ 3878103 ] ,
          "attributes": {
            "ROUTING": "R20C10_B1;R20C10_N231_B1;1;R20C10_B5;R20C10_N251_B5;1;R21C10_S10;R21C10_Q3_S100;1;R21C10_B1;R21C10_S100_B1;1;R21C10_S23;R21C10_Q3_S230;1;R21C10_C6;R21C10_S230_C6;1;R21C10_B7;R21C10_N250_B7;1;R21C10_S13;R21C10_Q3_S130;1;R21C10_N25;R21C10_S130_N250;1;R20C10_X02;R20C10_N231_X02;1;R20C10_A3;R20C10_X02_A3;1;R21C10_Q3;;1;R21C10_N23;R21C10_Q3_N230;1;R20C10_B2;R20C10_N231_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState[2]": {
          "hide_name": 0,
          "bits": [ 3878101 ] ,
          "attributes": {
            "ROUTING": "R20C10_X07;R20C10_N201_X07;1;R20C10_A5;R20C10_X07_A5;1;R21C10_N20;R21C10_Q0_N200;1;R20C10_X01;R20C10_N201_X01;1;R20C10_C1;R20C10_X01_C1;1;R21C10_E13;R21C10_Q0_E130;1;R21C10_N26;R21C10_E130_N260;1;R21C10_D5;R21C10_N260_D5;1;R21C10_A7;R21C10_X01_A7;1;R21C10_X01;R21C10_Q0_X01;1;R21C10_A6;R21C10_X01_A6;1;R21C10_SN10;R21C10_Q0_SN10;1;R20C10_A2;R20C10_N111_A2;1;R21C10_Q0;;1;R21C10_N13;R21C10_Q0_N130;1;R20C10_B3;R20C10_N131_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:17.11-17.18"
          }
        },
        "dataIn[0]": {
          "hide_name": 0,
          "bits": [ 3878099 ] ,
          "attributes": {
            "ROUTING": "R17C11_X02;R17C11_Q3_X02;1;R17C11_A1;R17C11_X02_A1;1;R17C11_Q3;;1;R17C11_X06;R17C11_Q3_X06;1;R17C11_C6;R17C11_X06_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[1]": {
          "hide_name": 0,
          "bits": [ 3878094 ] ,
          "attributes": {
            "ROUTING": "R17C10_A6;R17C10_E130_A6;1;R17C10_E25;R17C10_Q5_E250;1;R17C11_A3;R17C11_E251_A3;1;R17C11_SEL0;R17C11_E261_SEL0;1;R17C10_N13;R17C10_Q5_N130;1;R17C10_A2;R17C10_N130_A2;1;R17C10_W25;R17C10_Q5_W250;1;R17C10_B1;R17C10_W250_B1;1;R17C10_Q5;;1;R17C10_E13;R17C10_Q5_E130;1;R17C10_E26;R17C10_E130_E260;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[2]": {
          "hide_name": 0,
          "bits": [ 3878091 ] ,
          "attributes": {
            "ROUTING": "R17C11_W13;R17C11_Q4_W130;1;R17C10_A5;R17C10_W131_A5;1;R17C11_X07;R17C11_Q4_X07;1;R17C11_B1;R17C11_X07_B1;1;R17C11_Q4;;1;R17C11_X03;R17C11_Q4_X03;1;R17C11_A6;R17C11_X03_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[3]": {
          "hide_name": 0,
          "bits": [ 3878088 ] ,
          "attributes": {
            "ROUTING": "R17C11_E10;R17C11_Q5_E100;1;R17C11_A4;R17C11_E100_A4;1;R17C11_X04;R17C11_Q5_X04;1;R17C11_C1;R17C11_X04_C1;1;R17C11_Q5;;1;R17C11_X08;R17C11_Q5_X08;1;R17C11_B6;R17C11_X08_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataIn[4]": {
          "hide_name": 0,
          "bits": [ 3878085 ] ,
          "attributes": {
            "ROUTING": "R18C11_SN20;R18C11_Q0_SN20;1;R17C11_A5;R17C11_N121_A5;1;R18C11_Q0;;1;R18C11_E10;R18C11_Q0_E100;1;R18C11_A4;R18C11_E100_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[5]": {
          "hide_name": 0,
          "bits": [ 3878083 ] ,
          "attributes": {
            "ROUTING": "R18C11_X02;R18C11_Q3_X02;1;R18C11_A0;R18C11_X02_A0;1;R18C11_Q3;;1;R18C11_W10;R18C11_Q3_W100;1;R18C11_B4;R18C11_W100_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[6]": {
          "hide_name": 0,
          "bits": [ 3878081 ] ,
          "attributes": {
            "ROUTING": "R18C11_N13;R18C11_Q1_N130;1;R18C11_A3;R18C11_N130_A3;1;R18C11_Q1;;1;R18C11_S10;R18C11_Q1_S100;1;R18C11_D4;R18C11_S100_D4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn[7]": {
          "hide_name": 0,
          "bits": [ 3878079 ] ,
          "attributes": {
            "ROUTING": "R18C11_X01;R18C11_Q2_X01;1;R18C11_A1;R18C11_X01_A1;1;R18C11_Q2;;1;R18C11_X05;R18C11_Q2_X05;1;R18C11_C4;R18C11_X05_C4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:19.11-19.17"
          }
        },
        "dataIn_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3878078 ] ,
          "attributes": {
            "ROUTING": "R20C10_N10;R20C10_F2_N100;1;R19C10_N20;R19C10_N101_N200;1;R17C10_X07;R17C10_N202_X07;1;R17C10_CE2;R17C10_X07_CE2;1;R18C11_CE0;R18C11_N212_CE0;1;R20C11_S25;R20C11_E111_S250;1;R21C11_B7;R21C11_S251_B7;1;R17C11_CE2;R17C11_N211_CE2;1;R18C11_N21;R18C11_N212_N210;1;R17C11_CE1;R17C11_N211_CE1;1;R20C10_EW10;R20C10_F2_EW10;1;R20C11_N21;R20C11_E111_N210;1;R18C11_CE1;R18C11_N212_CE1;1;R20C10_F2;;1;R20C10_S13;R20C10_F2_S130;1;R21C10_A0;R21C10_S131_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O_LUT2_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878588 ] ,
          "attributes": {
            "ROUTING": "R21C8_F3;;1;R21C8_I1MUX2;R21C8_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sequence_state[1]": {
          "hide_name": 0,
          "bits": [ 3878073 ] ,
          "attributes": {
            "ROUTING": "R17C10_X06;R17C10_Q3_X06;1;R17C10_SEL0;R17C10_X06_SEL0;1;R17C10_EW20;R17C10_Q3_EW20;1;R17C9_D1;R17C9_W121_D1;1;R17C10_W13;R17C10_Q3_W130;1;R17C9_A2;R17C9_W131_A2;1;R17C10_Q3;;1;R17C10_X02;R17C10_Q3_X02;1;R17C10_C2;R17C10_X02_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sequence_state[0]": {
          "hide_name": 0,
          "bits": [ 3878070 ] ,
          "attributes": {
            "ROUTING": "R17C10_W10;R17C10_Q2_W100;1;R17C9_C1;R17C9_W101_C1;1;R17C10_EW10;R17C10_Q2_EW10;1;R17C9_B2;R17C9_W111_B2;1;R17C10_S10;R17C10_Q2_S100;1;R17C10_B0;R17C10_S100_B0;1;R17C10_C1;R17C10_E100_C1;1;R17C10_Q2;;1;R17C10_D2;R17C10_Q2_D2;1;R17C10_E10;R17C10_Q2_E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878068 ] ,
          "attributes": {
            "ROUTING": "R17C10_F6;;1;R17C10_W26;R17C10_F6_W260;1;R17C9_X07;R17C9_W261_X07;1;R17C9_B1;R17C9_X07_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878067 ] ,
          "attributes": {
            "ROUTING": "R17C9_X01;R17C9_W202_X01;1;R17C9_A1;R17C9_X01_A1;1;R17C11_OF0;;1;R17C11_W20;R17C11_OF0_W200;1;R17C10_X01;R17C10_W201_X01;1;R17C10_A0;R17C10_X01_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878063 ] ,
          "attributes": {
            "ROUTING": "R17C9_OF0;;1;R17C9_E20;R17C9_OF0_E200;1;R17C10_X05;R17C10_E201_X05;1;R17C10_CE1;R17C10_X05_CE1;1"
          }
        },
        "byteReady_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3878062 ] ,
          "attributes": {
            "ROUTING": "R17C9_F1;;1;R17C9_I1MUX0;R17C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3878061 ] ,
          "attributes": {
            "ROUTING": "R17C9_F0;;1;R17C9_I0MUX0;R17C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_temp_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878059 ] ,
          "attributes": {
            "ROUTING": "R17C9_F3;;1;R17C9_X06;R17C9_F3_X06;1;R17C9_LSR2;R17C9_X06_LSR2;1"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3878057 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3878056 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "13",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[13]": {
          "hide_name": 0,
          "bits": [ 3878052 ] ,
          "attributes": {
            "ROUTING": "R22C10_F2;;1;R22C10_EW20;R22C10_F2_EW20;1;R22C9_D6;R22C9_W121_D6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3878048 ] ,
          "attributes": {
            "ROUTING": "R21C9_X07;R21C9_N201_X07;1;R21C9_D4;R21C9_X07_D4;1;R22C8_F7;;1;R22C8_E10;R22C8_F7_E100;1;R22C9_N20;R22C9_E101_N200;1;R21C9_D1;R21C9_N201_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878047 ] ,
          "attributes": {
            "ROUTING": "R21C9_X05;R21C9_N261_X05;1;R21C9_C4;R21C9_X05_C4;1;R22C9_F6;;1;R22C9_N26;R22C9_F6_N260;1;R21C9_C1;R21C9_N261_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878046 ] ,
          "attributes": {
            "ROUTING": "R22C9_SN10;R22C9_F7_SN10;1;R21C9_E25;R21C9_N111_E250;1;R21C9_B4;R21C9_E250_B4;1;R22C9_F7;;1;R22C9_N13;R22C9_F7_N130;1;R21C9_B1;R21C9_N131_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878045 ] ,
          "attributes": {
            "ROUTING": "R22C9_N23;R22C9_E131_N230;1;R21C9_A4;R21C9_N231_A4;1;R22C8_F6;;1;R22C8_E13;R22C8_F6_E130;1;R22C9_N27;R22C9_E131_N270;1;R21C9_A1;R21C9_N271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878042 ] ,
          "attributes": {
            "ROUTING": "R21C9_F1;;1;R21C9_I1MUX0;R21C9_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878041 ] ,
          "attributes": {
            "ROUTING": "R21C9_F0;;1;R21C9_I0MUX0;R21C9_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878039 ] ,
          "attributes": {
            "ROUTING": "R22C8_N21;R22C8_F1_N210;1;R21C8_X02;R21C8_N211_X02;1;R21C8_C1;R21C8_X02_C1;1;R22C8_F1;;1;R22C8_EW10;R22C8_F1_EW10;1;R22C9_A7;R22C9_E111_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878533 ] ,
          "attributes": {
            "ROUTING": "R16C7_X01;R16C7_E221_X01;1;R16C7_C2;R16C7_X01_C2;1;R16C5_EW20;R16C5_F7_EW20;1;R16C6_E22;R16C6_E121_E220;1;R16C7_D0;R16C7_E221_D0;1;R16C5_A3;R16C5_F7_A3;1;R16C5_F7;;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:0.0-0.0|c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:165.5-219.12|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878036 ] ,
          "attributes": {
            "ROUTING": "R22C8_SN20;R22C8_F3_SN20;1;R23C8_D1;R23C8_S121_D1;1;R22C8_F3;;1;R22C8_X06;R22C8_F3_X06;1;R22C8_A7;R22C8_X06_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878531 ] ,
          "attributes": {
            "ROUTING": "R17C7_F5;;1;R17C7_N13;R17C7_F5_N130;1;R16C7_B0;R16C7_N131_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3878033 ] ,
          "attributes": {
            "ROUTING": "R22C8_S25;R22C8_F5_S250;1;R23C8_X06;R23C8_S251_X06;1;R23C8_D0;R23C8_X06_D0;1;R22C8_F5;;1;R22C8_X08;R22C8_F5_X08;1;R22C8_B7;R22C8_X08_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878530 ] ,
          "attributes": {
            "ROUTING": "R16C7_OF6;;1;R16C7_W13;R16C7_OF6_W130;1;R16C6_N27;R16C6_W131_N270;1;R15C6_E27;R15C6_N271_E270;1;R15C7_S27;R15C7_E271_S270;1;R16C7_A0;R16C7_S271_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[8]": {
          "hide_name": 0,
          "bits": [ 3878030 ] ,
          "attributes": {
            "ROUTING": "R22C8_N24;R22C8_W101_N240;1;R21C8_D4;R21C8_N241_D4;1;R22C9_F3;;1;R22C9_W10;R22C9_F3_W100;1;R22C8_C7;R22C8_W101_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister": {
          "hide_name": 0,
          "bits": [ 3878527 ] ,
          "attributes": {
            "ROUTING": "R16C7_Q0;;1;R16C7_W20;R16C7_Q0_W200;1;R16C5_S20;R16C5_W202_S200;1;R18C5_S21;R18C5_S202_S210;1;R20C5_S24;R20C5_S212_S240;1;R22C5_S24;R22C5_S242_S240;1;R24C5_S25;R24C5_S242_S250;1;R26C5_S25;R26C5_S252_S250;1;R28C5_W25;R28C5_S252_W250;1;R28C3_W25;R28C3_W252_W250;1;R28C2_S25;R28C2_W251_S250;1;R29C2_A0;R29C2_S251_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:134.5-134.18"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[9]": {
          "hide_name": 0,
          "bits": [ 3878027 ] ,
          "attributes": {
            "ROUTING": "R22C9_SN20;R22C9_F4_SN20;1;R23C9_D3;R23C9_S121_D3;1;R22C9_F4;;1;R22C9_EW20;R22C9_F4_EW20;1;R22C8_D7;R22C8_W121_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878551 ] ,
          "attributes": {
            "ROUTING": "R16C5_OF4;;1;R16C5_N13;R16C5_OF4_N130;1;R16C5_A2;R16C5_N130_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:0.0-0.0|c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:165.5-219.12|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[10]": {
          "hide_name": 0,
          "bits": [ 3878024 ] ,
          "attributes": {
            "ROUTING": "R22C9_E10;R22C9_F5_E100;1;R22C10_D4;R22C10_E101_D4;1;R22C9_F5;;1;R22C9_A6;R22C9_F5_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878525 ] ,
          "attributes": {
            "ROUTING": "R16C6_F1;;1;R16C6_E21;R16C6_F1_E210;1;R16C7_CE0;R16C7_E211_CE0;1"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[11]": {
          "hide_name": 0,
          "bits": [ 3878021 ] ,
          "attributes": {
            "ROUTING": "R22C10_SN20;R22C10_F0_SN20;1;R23C10_D1;R23C10_S121_D1;1;R22C10_F0;;1;R22C10_EW10;R22C10_F0_EW10;1;R22C9_B6;R22C9_W111_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878499 ] ,
          "attributes": {
            "ROUTING": "R15C5_W13;R15C5_OF6_W130;1;R15C5_E27;R15C5_W130_E270;1;R15C6_CE2;R15C6_E271_CE2;1;R14C8_CE0;R14C8_E271_CE0;1;R14C5_E22;R14C5_N121_E220;1;R14C6_X05;R14C6_E221_X05;1;R14C6_CE2;R14C6_X05_CE2;1;R14C7_X07;R14C7_E262_X07;1;R14C7_CE1;R14C7_X07_CE1;1;R15C7_E27;R15C7_E262_E270;1;R15C8_CE2;R15C8_E271_CE2;1;R12C8_X08;R12C8_N272_X08;1;R12C8_CE1;R12C8_X08_CE1;1;R14C9_N27;R14C9_E272_N270;1;R13C9_E27;R13C9_N271_E270;1;R13C10_CE2;R13C10_E271_CE2;1;R14C9_CE1;R14C9_E272_CE1;1;R15C7_CE1;R15C7_X07_CE1;1;R14C8_CE2;R14C8_E271_CE2;1;R14C7_E27;R14C7_E262_E270;1;R14C9_CE2;R14C9_E272_CE2;1;R15C5_SN20;R15C5_OF6_SN20;1;R14C5_E26;R14C5_N121_E260;1;R14C8_N27;R14C8_E271_N270;1;R14C9_CE0;R14C9_E272_CE0;1;R12C9_X07;R12C9_E262_X07;1;R12C9_CE1;R12C9_X07_CE1;1;R15C7_N26;R15C7_E262_N260;1;R14C7_E26;R14C7_N261_E260;1;R14C8_X07;R14C8_E261_X07;1;R14C8_CE1;R14C8_X07_CE1;1;R15C5_E26;R15C5_OF6_E260;1;R15C7_X07;R15C7_E262_X07;1;R15C7_CE2;R15C7_X07_CE2;1;R12C7_E26;R12C7_N261_E260;1;R12C8_X07;R12C8_E261_X07;1;R12C8_CE0;R12C8_X07_CE0;1;R15C5_OF6;;1;R15C5_N26;R15C5_OF6_N260;1;R13C5_E26;R13C5_N262_E260;1;R13C7_N26;R13C7_E262_N260;1;R12C7_X05;R12C7_N261_X05;1;R12C7_CE2;R12C7_X05_CE2;1"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[12]": {
          "hide_name": 0,
          "bits": [ 3878018 ] ,
          "attributes": {
            "ROUTING": "R22C10_X02;R22C10_F1_X02;1;R22C10_D5;R22C10_X02_D5;1;R22C10_F1;;1;R22C10_W10;R22C10_F1_W100;1;R22C9_C6;R22C9_W101_C6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878495 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:205.38-205.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3878015 ] ,
          "attributes": {
            "ROUTING": "R22C8_N10;R22C8_F2_N100;1;R21C8_D0;R21C8_N101_D0;1;R22C8_F2;;1;R22C8_X01;R22C8_F2_X01;1;R22C8_A6;R22C8_X01_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878492 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:205.38-205.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878011 ] ,
          "attributes": {
            "ROUTING": "R22C8_N13;R22C8_F4_N130;1;R21C8_D5;R21C8_N131_D5;1;R22C8_F4;;1;R22C8_X07;R22C8_F4_X07;1;R22C8_B6;R22C8_X07_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878489 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:205.38-205.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[5]": {
          "hide_name": 0,
          "bits": [ 3878008 ] ,
          "attributes": {
            "ROUTING": "R22C9_N10;R22C9_F0_N100;1;R21C9_D2;R21C9_N101_D2;1;R22C9_F0;;1;R22C9_D7;R22C9_F0_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878488 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:205.38-205.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[6]": {
          "hide_name": 0,
          "bits": [ 3878005 ] ,
          "attributes": {
            "ROUTING": "R22C9_N21;R22C9_F1_N210;1;R21C9_X08;R21C9_N211_X08;1;R21C9_D3;R21C9_X08_D3;1;R22C9_F1;;1;R22C9_B7;R22C9_F1_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET[3]": {
          "hide_name": 0,
          "bits": [ 3878485 ] ,
          "attributes": {
            "ROUTING": "R16C5_E20;R16C5_F0_E200;1;R16C6_D7;R16C6_E201_D7;1;R16C5_X01;R16C5_F0_X01;1;R16C5_B4;R16C5_X01_B4;1;R16C5_F0;;1;R16C5_S13;R16C5_F0_S130;1;R17C5_A3;R17C5_S131_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0[7]": {
          "hide_name": 0,
          "bits": [ 3878002 ] ,
          "attributes": {
            "ROUTING": "R22C9_S13;R22C9_F2_S130;1;R22C9_N25;R22C9_S130_N250;1;R20C9_X04;R20C9_N252_X04;1;R20C9_D4;R20C9_X04_D4;1;R22C9_C7;R22C9_X05_C7;1;R22C9_X05;R22C9_F2_X05;1;R22C9_F2;;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:54.30-54.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3878001 ] ,
          "attributes": {
            "ROUTING": "R21C9_N26;R21C9_W121_N260;1;R20C9_X03;R20C9_N261_X03;1;R20C9_B2;R20C9_X03_B2;1;R21C10_X03;R21C10_F6_X03;1;R21C10_B3;R21C10_X03_B3;1;R22C10_B4;R22C10_X03_B4;1;R21C9_B2;R21C9_W111_B2;1;R22C10_B5;R22C10_X03_B5;1;R22C10_X03;R22C10_S261_X03;1;R21C9_B3;R21C9_W111_B3;1;R21C10_S26;R21C10_F6_S260;1;R23C10_X05;R23C10_S262_X05;1;R23C10_B1;R23C10_X05_B1;1;R21C9_N25;R21C9_W111_N250;1;R20C9_B4;R20C9_N251_B4;1;R21C8_B5;R21C8_W211_B5;1;R21C8_B4;R21C8_W211_B4;1;R21C8_B1;R21C8_W211_B1;1;R21C10_EW10;R21C10_F6_EW10;1;R21C9_W21;R21C9_W111_W210;1;R21C8_B0;R21C8_W211_B0;1;R21C10_EW20;R21C10_F6_EW20;1;R21C9_S26;R21C9_W121_S260;1;R23C9_X03;R23C9_S262_X03;1;R23C9_B3;R23C9_X03_B3;1;R23C8_B1;R23C8_X07_B1;1;R21C10_F6;;1;R21C10_W26;R21C10_F6_W260;1;R21C8_S26;R21C8_W262_S260;1;R23C8_X07;R23C8_S262_X07;1;R23C8_B0;R23C8_X07_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3877999 ] ,
          "attributes": {
            "ROUTING": "R20C9_X01;R20C9_E201_X01;1;R20C9_SEL1;R20C9_X01_SEL1;1;R21C8_S20;R21C8_N100_S200;1;R21C8_A5;R21C8_S200_A5;1;R21C8_C4;R21C8_N100_C4;1;R21C8_A0;R21C8_N100_A0;1;R21C8_N10;R21C8_OF2_N100;1;R20C8_E20;R20C8_N101_E200;1;R20C9_S20;R20C9_E201_S200;1;R21C9_W20;R21C9_S201_W200;1;R21C8_D1;R21C8_W201_D1;1;R21C9_A2;R21C9_E111_A2;1;R21C9_A3;R21C9_E111_A3;1;R21C8_EW10;R21C8_OF2_EW10;1;R21C9_N21;R21C9_E111_N210;1;R20C9_A4;R20C9_N211_A4;1;R23C8_C0;R23C8_X01_C0;1;R23C8_X01;R23C8_S222_X01;1;R23C8_C1;R23C8_X01_C1;1;R22C10_C5;R22C10_S221_C5;1;R21C8_E22;R21C8_OF2_E220;1;R21C10_S22;R21C10_E222_S220;1;R22C10_C4;R22C10_S221_C4;1;R23C9_X01;R23C9_E221_X01;1;R23C9_C3;R23C9_X01_C3;1;R21C8_OF2;;1;R21C8_S22;R21C8_OF2_S220;1;R23C8_E22;R23C8_S222_E220;1;R23C10_X01;R23C10_E222_X01;1;R23C10_C1;R23C10_X01_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 3878483 ] ,
          "attributes": {
            "ROUTING": "R16C6_X03;R16C6_F6_X03;1;R16C6_A7;R16C6_X03_A7;1;R16C5_S23;R16C5_W131_S230;1;R17C5_B3;R17C5_S231_B3;1;R16C6_F6;;1;R16C6_W13;R16C6_F6_W130;1;R16C5_A4;R16C5_W131_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3877995 ] ,
          "attributes": {
            "ROUTING": "R20C10_E25;R20C10_F5_E250;1;R20C11_X04;R20C11_E251_X04;1;R20C11_B2;R20C11_X04_B2;1;R20C10_EW20;R20C10_F5_EW20;1;R20C9_D7;R20C9_W121_D7;1;R20C10_F5;;1;R20C10_W25;R20C10_F5_W250;1;R20C8_A0;R20C8_W252_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877994 ] ,
          "attributes": {
            "ROUTING": "R20C9_C7;R20C9_N201_C7;1;R21C9_C3;R21C9_N230_C3;1;R21C9_N23;R21C9_W100_N230;1;R21C9_C2;R21C9_N230_C2;1;R21C9_N20;R21C9_OF0_N200;1;R20C9_C4;R20C9_N201_C4;1;R21C8_C5;R21C8_W101_C5;1;R21C9_OF0;;1;R21C8_C0;R21C8_W101_C0;1;R21C9_W10;R21C9_OF0_W100;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_rx_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 3877993 ] ,
          "attributes": {
            "ROUTING": "R20C10_E27;R20C10_N271_E270;1;R20C11_A2;R20C11_E271_A2;1;R21C10_N27;R21C10_E272_N270;1;R19C10_N27;R19C10_N272_N270;1;R18C10_E27;R18C10_N271_E270;1;R18C11_A2;R18C11_E271_A2;1;R21C8_E27;R21C8_E272_E270;1;R21C9_N27;R21C9_E271_N270;1;R20C9_B7;R20C9_N271_B7;1;R29C2_Q6;;1;R29C2_E26;R29C2_Q6_E260;1;R29C4_N26;R29C4_E262_N260;1;R27C4_N27;R27C4_N262_N270;1;R25C4_N27;R25C4_N272_N270;1;R23C4_E27;R23C4_N272_E270;1;R23C6_N27;R23C6_E272_N270;1;R21C6_E27;R21C6_N272_E270;1;R21C8_N27;R21C8_E272_N270;1;R20C8_X04;R20C8_N271_X04;1;R20C8_B0;R20C8_X04_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady": {
          "hide_name": 0,
          "bits": [ 3877991 ] ,
          "attributes": {
            "ROUTING": "R17C9_X02;R17C9_N211_X02;1;R17C9_A3;R17C9_X02_A3;1;R18C9_Q1;;1;R18C9_N21;R18C9_Q1_N210;1;R17C9_X08;R17C9_N211_X08;1;R17C9_SEL0;R17C9_X08_SEL0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "byteReady_DFFE_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877989 ] ,
          "attributes": {
            "ROUTING": "R21C10_W21;R21C10_S111_W210;1;R21C9_X06;R21C9_W211_X06;1;R21C9_SEL0;R21C9_X06_SEL0;1;R20C9_X06;R20C9_W231_X06;1;R20C9_A7;R20C9_X06_A7;1;R20C9_X02;R20C9_W231_X02;1;R20C9_A2;R20C9_X02_A2;1;R20C10_SN10;R20C10_F3_SN10;1;R21C10_W25;R21C10_S111_W250;1;R21C8_A1;R21C8_W252_A1;1;R22C10_A4;R22C10_S232_A4;1;R22C10_A5;R22C10_S232_A5;1;R20C10_W23;R20C10_F3_W230;1;R20C8_S23;R20C8_W232_S230;1;R21C8_A4;R21C8_S231_A4;1;R22C10_S23;R22C10_S232_S230;1;R23C10_X02;R23C10_S231_X02;1;R23C10_A1;R23C10_X02_A1;1;R20C10_W10;R20C10_F3_W100;1;R20C9_N20;R20C9_W101_N200;1;R18C9_X01;R18C9_N202_X01;1;R18C9_A1;R18C9_X01_A1;1;R22C9_S23;R22C9_W231_S230;1;R23C9_X02;R23C9_S231_X02;1;R23C9_A3;R23C9_X02_A3;1;R23C8_A1;R23C8_X02_A1;1;R20C10_F3;;1;R20C10_S23;R20C10_F3_S230;1;R22C10_W23;R22C10_S232_W230;1;R22C8_S23;R22C8_W232_S230;1;R23C8_X02;R23C8_S231_X02;1;R23C8_A0;R23C8_X02_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877987 ] ,
          "attributes": {
            "ROUTING": "R20C9_F7;;1;R20C9_N27;R20C9_F7_N270;1;R18C9_X08;R18C9_N272_X08;1;R18C9_CE0;R18C9_X08_CE0;1"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877983 ] ,
          "attributes": {
            "ROUTING": "R14C6_F1;;1;R14C6_I1MUX0;R14C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877982 ] ,
          "attributes": {
            "ROUTING": "R14C6_F0;;1;R14C6_I0MUX0;R14C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877978 ] ,
          "attributes": {
            "ROUTING": "R14C6_F3;;1;R14C6_I1MUX2;R14C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877977 ] ,
          "attributes": {
            "ROUTING": "R14C6_F2;;1;R14C6_I0MUX2;R14C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877975 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF0;;1;R14C6_I1MUX1;R14C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877974 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF2;;1;R14C6_I0MUX1;R14C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3877967 ] ,
          "attributes": {
            "ROUTING": "R14C6_OF1;;1;R14C6_E10;R14C6_OF1_E100;1;R14C7_D5;R14C7_E101_D5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3877966 ] ,
          "attributes": {
            "ROUTING": "R12C8_F4;;1;R12C8_S24;R12C8_F4_S240;1;R14C8_W24;R14C8_S242_W240;1;R14C7_C5;R14C7_W241_C5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3877965 ] ,
          "attributes": {
            "ROUTING": "R14C9_F7;;1;R14C9_W27;R14C9_F7_W270;1;R14C7_X08;R14C7_W272_X08;1;R14C7_B5;R14C7_X08_B5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3877964 ] ,
          "attributes": {
            "ROUTING": "R13C10_F7;;1;R13C10_W13;R13C10_F7_W130;1;R13C9_W23;R13C9_W131_W230;1;R13C7_S23;R13C7_W232_S230;1;R14C7_A5;R14C7_S231_A5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877961 ] ,
          "attributes": {
            "ROUTING": "R14C7_F5;;1;R14C7_I1MUX4;R14C7_F5_DUMMY_I1MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877960 ] ,
          "attributes": {
            "ROUTING": "R14C7_F4;;1;R14C7_I0MUX4;R14C7_F4_DUMMY_I0MUX4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877956 ] ,
          "attributes": {
            "ROUTING": "R14C7_SEL4;R14C7_W261_SEL4;1;R14C8_F6;;1;R14C8_W26;R14C8_F6_W260;1;R14C7_SEL6;R14C7_W261_SEL6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877955 ] ,
          "attributes": {
            "ROUTING": "R14C7_F7;;1;R14C7_I1MUX6;R14C7_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877954 ] ,
          "attributes": {
            "ROUTING": "R14C7_F6;;1;R14C7_I0MUX6;R14C7_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877950 ] ,
          "attributes": {
            "ROUTING": "R15C6_F1;;1;R15C6_I1MUX0;R15C6_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877949 ] ,
          "attributes": {
            "ROUTING": "R15C6_F0;;1;R15C6_I0MUX0;R15C6_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877945 ] ,
          "attributes": {
            "ROUTING": "R15C6_F3;;1;R15C6_I1MUX2;R15C6_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877944 ] ,
          "attributes": {
            "ROUTING": "R15C6_F2;;1;R15C6_I0MUX2;R15C6_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877942 ] ,
          "attributes": {
            "ROUTING": "R15C6_OF0;;1;R15C6_I1MUX1;R15C6_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877941 ] ,
          "attributes": {
            "ROUTING": "R15C6_OF2;;1;R15C6_I0MUX1;R15C6_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3877934 ] ,
          "attributes": {
            "ROUTING": "R13C8_S13;R13C8_F7_S130;1;R14C8_S23;R14C8_S131_S230;1;R15C8_A7;R15C8_S231_A7;1;R13C8_F7;;1;R13C8_S27;R13C8_F7_S270;1;R15C8_X08;R15C8_S272_X08;1;R15C8_D1;R15C8_X08_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3877933 ] ,
          "attributes": {
            "ROUTING": "R14C8_S20;R14C8_S101_S200;1;R15C8_C6;R15C8_S201_C6;1;R13C8_F6;;1;R13C8_S10;R13C8_F6_S100;1;R14C8_S24;R14C8_S101_S240;1;R15C8_C1;R15C8_S241_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3877932 ] ,
          "attributes": {
            "ROUTING": "R13C9_EW10;R13C9_F7_EW10;1;R13C8_S25;R13C8_W111_S250;1;R15C8_B6;R15C8_S252_B6;1;R13C9_F7;;1;R13C9_W13;R13C9_F7_W130;1;R13C8_S23;R13C8_W131_S230;1;R15C8_B1;R15C8_S232_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3877931 ] ,
          "attributes": {
            "ROUTING": "R15C8_A6;R15C8_X03_A6;1;R13C9_F6;;1;R13C9_S26;R13C9_F6_S260;1;R15C9_W26;R15C9_S262_W260;1;R15C8_X03;R15C8_W261_X03;1;R15C8_A1;R15C8_X03_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877928 ] ,
          "attributes": {
            "ROUTING": "R15C8_F1;;1;R15C8_I1MUX0;R15C8_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877927 ] ,
          "attributes": {
            "ROUTING": "R15C8_F0;;1;R15C8_I0MUX0;R15C8_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3877923 ] ,
          "attributes": {
            "ROUTING": "R15C8_SEL2;R15C8_X06_SEL2;1;R15C8_X06;R15C8_E212_X06;1;R15C8_SEL0;R15C8_X06_SEL0;1;R15C6_OF1;;1;R15C6_E21;R15C6_OF1_E210;1;R15C8_B7;R15C8_E212_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877922 ] ,
          "attributes": {
            "ROUTING": "R15C8_F3;;1;R15C8_I1MUX2;R15C8_F3_DUMMY_I1MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877921 ] ,
          "attributes": {
            "ROUTING": "R15C8_F2;;1;R15C8_I0MUX2;R15C8_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3877919 ] ,
          "attributes": {
            "ROUTING": "R15C7_E21;R15C7_F1_E210;1;R15C8_X02;R15C8_E211_X02;1;R15C8_SEL1;R15C8_X02_SEL1;1;R15C7_F1;;1;R15C7_EW20;R15C7_F1_EW20;1;R15C8_C7;R15C8_E121_C7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3877918 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF0;;1;R15C8_I1MUX1;R15C8_OF0_DUMMY_I1MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3877917 ] ,
          "attributes": {
            "ROUTING": "R15C8_OF2;;1;R15C8_I0MUX1;R15C8_OF2_DUMMY_I0MUX1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3877915 ] ,
          "attributes": {
            "ROUTING": "R14C7_F0;;1;R14C7_X01;R14C7_F0_X01;1;R14C7_SEL5;R14C7_X01_SEL5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3877914 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF4;;1;R14C7_I1MUX5;R14C7_OF4_DUMMY_I1MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "btn1_IBUF_I_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3877913 ] ,
          "attributes": {
            "ROUTING": "R14C7_OF6;;1;R14C7_I0MUX5;R14C7_OF6_DUMMY_I0MUX5;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3877911 ] ,
          "attributes": {
            "ROUTING": "R13C10_F2;;1;R13C10_EW20;R13C10_F2_EW20;1;R13C9_D6;R13C9_W121_D6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3877910 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[18]": {
          "hide_name": 0,
          "bits": [ 3877908 ] ,
          "attributes": {
            "ROUTING": "R14C9_X01;R14C9_Q0_X01;1;R14C9_A7;R14C9_X01_A7;1;R14C9_Q0;;1;R14C9_N13;R14C9_Q0_N130;1;R13C9_B1;R13C9_N131_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "txCounter[19]": {
          "hide_name": 0,
          "bits": [ 3877906 ] ,
          "attributes": {
            "ROUTING": "R14C9_X07;R14C9_Q4_X07;1;R14C9_B7;R14C9_X07_B7;1;R14C9_Q4;;1;R14C9_N24;R14C9_Q4_N240;1;R13C9_X03;R13C9_N241_X03;1;R13C9_B2;R13C9_X03_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877905 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[1]": {
          "hide_name": 0,
          "bits": [ 3877902 ] ,
          "attributes": {
            "ROUTING": "R14C7_W23;R14C7_N231_W230;1;R14C6_X02;R14C6_W231_X02;1;R14C6_A1;R14C6_X02_A1;1;R15C7_Q3;;1;R15C7_N23;R15C7_Q3_N230;1;R13C7_W23;R13C7_N232_W230;1;R13C6_B2;R13C6_W231_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "txCounter[20]": {
          "hide_name": 0,
          "bits": [ 3877900 ] ,
          "attributes": {
            "ROUTING": "R12C9_S22;R12C9_Q2_S220;1;R14C9_C7;R14C9_S222_C7;1;R12C9_Q2;;1;R12C9_SN10;R12C9_Q2_SN10;1;R13C9_B3;R13C9_S111_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877899 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[21]": {
          "hide_name": 0,
          "bits": [ 3877896 ] ,
          "attributes": {
            "ROUTING": "R14C9_S13;R14C9_Q2_S130;1;R14C9_D7;R14C9_S130_D7;1;R14C9_Q2;;1;R14C9_N22;R14C9_Q2_N220;1;R13C9_X01;R13C9_N221_X01;1;R13C9_B4;R13C9_X01_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877895 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[22]": {
          "hide_name": 0,
          "bits": [ 3877892 ] ,
          "attributes": {
            "ROUTING": "R13C9_E24;R13C9_N101_E240;1;R13C10_X03;R13C10_E241_X03;1;R13C10_A7;R13C10_X03_A7;1;R14C9_Q3;;1;R14C9_N10;R14C9_Q3_N100;1;R13C9_B5;R13C9_N101_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3877891 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[23]": {
          "hide_name": 0,
          "bits": [ 3877888 ] ,
          "attributes": {
            "ROUTING": "R13C10_B7;R13C10_X07_B7;1;R13C10_Q4;;1;R13C10_X07;R13C10_Q4_X07;1;R13C10_B0;R13C10_X07_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3877887 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[24]": {
          "hide_name": 0,
          "bits": [ 3877884 ] ,
          "attributes": {
            "ROUTING": "R13C10_X08;R13C10_Q5_X08;1;R13C10_C7;R13C10_X08_C7;1;R13C10_Q5;;1;R13C10_X04;R13C10_Q5_X04;1;R13C10_B1;R13C10_X04_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3877883 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3877881 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[0]": {
          "hide_name": 0,
          "bits": [ 3877878 ] ,
          "attributes": {
            "ROUTING": "R15C6_SN10;R15C6_Q5_SN10;1;R14C6_W25;R14C6_N111_W250;1;R14C6_B1;R14C6_W250_B1;1;R15C6_Q5;;1;R15C6_N25;R15C6_Q5_N250;1;R13C6_X04;R13C6_N252_X04;1;R13C6_B1;R13C6_X04_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877877 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[10]": {
          "hide_name": 0,
          "bits": [ 3877874 ] ,
          "attributes": {
            "ROUTING": "R14C7_EW10;R14C7_Q2_EW10;1;R14C8_A6;R14C8_E111_A6;1;R14C7_Q2;;1;R14C7_N10;R14C7_Q2_N100;1;R13C7_B5;R13C7_N101_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "txCounter[11]": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R14C8_W13;R14C8_Q1_W130;1;R14C8_B6;R14C8_W130_B6;1;R14C8_Q1;;1;R14C8_N21;R14C8_Q1_N210;1;R13C8_B0;R13C8_N211_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[12]": {
          "hide_name": 0,
          "bits": [ 3877868 ] ,
          "attributes": {
            "ROUTING": "R14C8_C6;R14C8_N130_C6;1;R14C8_Q5;;1;R14C8_N13;R14C8_Q5_N130;1;R13C8_B1;R13C8_N131_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877867 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[13]": {
          "hide_name": 0,
          "bits": [ 3877864 ] ,
          "attributes": {
            "ROUTING": "R14C8_X02;R14C8_Q3_X02;1;R14C8_D6;R14C8_X02_D6;1;R14C8_Q3;;1;R14C8_N23;R14C8_Q3_N230;1;R13C8_B2;R13C8_N231_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877863 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[14]": {
          "hide_name": 0,
          "bits": [ 3877860 ] ,
          "attributes": {
            "ROUTING": "R12C8_E10;R12C8_Q1_E100;1;R12C8_A4;R12C8_E100_A4;1;R12C8_Q1;;1;R12C8_S21;R12C8_Q1_S210;1;R13C8_B3;R13C8_S211_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[15]": {
          "hide_name": 0,
          "bits": [ 3877856 ] ,
          "attributes": {
            "ROUTING": "R12C8_X01;R12C8_Q0_X01;1;R12C8_B4;R12C8_X01_B4;1;R12C8_Q0;;1;R12C8_SN20;R12C8_Q0_SN20;1;R13C8_B4;R13C8_S121_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877855 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[16]": {
          "hide_name": 0,
          "bits": [ 3877852 ] ,
          "attributes": {
            "ROUTING": "R12C8_X06;R12C8_Q3_X06;1;R12C8_C4;R12C8_X06_C4;1;R12C8_Q3;;1;R12C8_SN10;R12C8_Q3_SN10;1;R13C8_E25;R13C8_S111_E250;1;R13C8_B5;R13C8_E250_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877851 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[17]": {
          "hide_name": 0,
          "bits": [ 3877848 ] ,
          "attributes": {
            "ROUTING": "R12C9_EW20;R12C9_Q3_EW20;1;R12C8_D4;R12C8_W121_D4;1;R12C9_Q3;;1;R12C9_S23;R12C9_Q3_S230;1;R13C9_B0;R13C9_S231_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877847 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877845 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[3]": {
          "hide_name": 0,
          "bits": [ 3877842 ] ,
          "attributes": {
            "ROUTING": "R14C6_X03;R14C6_N241_X03;1;R14C6_D1;R14C6_X03_D1;1;R15C8_Q4;;1;R15C8_W24;R15C8_Q4_W240;1;R15C6_N24;R15C6_W242_N240;1;R13C6_X03;R13C6_N242_X03;1;R13C6_B4;R13C6_X03_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "txCounter[5]": {
          "hide_name": 0,
          "bits": [ 3877840 ] ,
          "attributes": {
            "ROUTING": "R15C7_SN20;R15C7_Q4_SN20;1;R14C7_W22;R14C7_N121_W220;1;R14C6_X01;R14C6_W221_X01;1;R14C6_SEL1;R14C6_X01_SEL1;1;R15C7_Q4;;1;R15C7_N24;R15C7_Q4_N240;1;R13C7_X05;R13C7_N242_X05;1;R13C7_B0;R13C7_X05_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "txCounter[2]": {
          "hide_name": 0,
          "bits": [ 3877838 ] ,
          "attributes": {
            "ROUTING": "R14C6_X04;R14C6_Q5_X04;1;R14C6_C1;R14C6_X04_C1;1;R14C6_Q5;;1;R14C6_N13;R14C6_Q5_N130;1;R13C6_B3;R13C6_N131_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877837 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[4]": {
          "hide_name": 0,
          "bits": [ 3877832 ] ,
          "attributes": {
            "ROUTING": "R14C6_SEL0;R14C6_X07_SEL0;1;R14C6_X07;R14C6_Q4_X07;1;R14C6_SEL2;R14C6_X07_SEL2;1;R14C6_Q4;;1;R14C6_N10;R14C6_Q4_N100;1;R13C6_B5;R13C6_N101_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877831 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877829 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[6]": {
          "hide_name": 0,
          "bits": [ 3877826 ] ,
          "attributes": {
            "ROUTING": "R15C7_SN10;R15C7_Q2_SN10;1;R14C7_A0;R14C7_N111_A0;1;R15C7_Q2;;1;R15C7_N22;R15C7_Q2_N220;1;R13C7_X07;R13C7_N222_X07;1;R13C7_B1;R13C7_X07_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877825 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[7]": {
          "hide_name": 0,
          "bits": [ 3877822 ] ,
          "attributes": {
            "ROUTING": "R15C8_N13;R15C8_Q5_N130;1;R14C8_W23;R14C8_N131_W230;1;R14C7_B0;R14C7_W231_B0;1;R15C8_Q5;;1;R15C8_N25;R15C8_Q5_N250;1;R13C8_W25;R13C8_N252_W250;1;R13C7_X04;R13C7_W251_X04;1;R13C7_B2;R13C7_X04_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877821 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[8]": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": "R12C7_S24;R12C7_Q4_S240;1;R14C7_C0;R14C7_S242_C0;1;R12C7_Q4;;1;R12C7_SN10;R12C7_Q4_SN10;1;R13C7_B3;R13C7_S111_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txCounter[9]": {
          "hide_name": 0,
          "bits": [ 3877814 ] ,
          "attributes": {
            "ROUTING": "R14C7_X06;R14C7_Q3_X06;1;R14C7_D0;R14C7_X06_D0;1;R14C7_Q3;;1;R14C7_N23;R14C7_Q3_N230;1;R13C7_X08;R13C7_N231_X08;1;R13C7_B4;R13C7_X08_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:132.12-132.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877813 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877811 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "25",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3877808 ] ,
          "attributes": {
            "ROUTING": "R13C8_N24;R13C8_F4_N240;1;R12C8_X05;R12C8_N241_X05;1;R12C8_B0;R12C8_X05_B0;1;R13C8_F4;;1;R13C8_X07;R13C8_F4_X07;1;R13C8_B6;R13C8_X07_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878480 ] ,
          "attributes": {
            "ROUTING": "R17C6_F1;;1;R17C6_N21;R17C6_F1_N210;1;R16C6_A5;R16C6_N211_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:205.38-205.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3877805 ] ,
          "attributes": {
            "ROUTING": "R13C8_N10;R13C8_F5_N100;1;R12C8_W24;R12C8_N101_W240;1;R12C8_B3;R12C8_W240_B3;1;R13C8_F5;;1;R13C8_X08;R13C8_F5_X08;1;R13C8_C6;R13C8_X08_C6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878478 ] ,
          "attributes": {
            "ROUTING": "R17C6_F2;;1;R17C6_N22;R17C6_F2_N220;1;R16C6_X07;R16C6_N221_X07;1;R16C6_A2;R16C6_X07_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:205.38-205.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3877802 ] ,
          "attributes": {
            "ROUTING": "R13C9_N20;R13C9_F0_N200;1;R12C9_X01;R12C9_N201_X01;1;R12C9_B3;R12C9_X01_B3;1;R13C9_F0;;1;R13C9_EW20;R13C9_F0_EW20;1;R13C8_D6;R13C8_W121_D6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878476 ] ,
          "attributes": {
            "ROUTING": "R17C6_F3;;1;R17C6_SN10;R17C6_F3_SN10;1;R16C6_A3;R16C6_N111_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:205.38-205.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3877799 ] ,
          "attributes": {
            "ROUTING": "R13C9_S21;R13C9_F1_S210;1;R14C9_B0;R14C9_S211_B0;1;R13C9_F1;;1;R13C9_X06;R13C9_F1_X06;1;R13C9_A7;R13C9_X06_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 3878474 ] ,
          "attributes": {
            "ROUTING": "R16C6_X02;R16C6_E211_X02;1;R16C6_A1;R16C6_X02_A1;1;R16C6_LSR2;R16C6_E211_LSR2;1;R16C6_LSR1;R16C6_E211_LSR1;1;R15C5_F4;;1;R15C5_SN10;R15C5_F4_SN10;1;R16C5_E21;R16C5_S111_E210;1;R16C6_B7;R16C6_E211_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3877796 ] ,
          "attributes": {
            "ROUTING": "R13C9_SN20;R13C9_F2_SN20;1;R14C9_B4;R14C9_S121_B4;1;R13C9_F2;;1;R13C9_X05;R13C9_F2_X05;1;R13C9_B7;R13C9_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3878473 ] ,
          "attributes": {
            "ROUTING": "R17C6_F4;;1;R17C6_SN20;R17C6_F4_SN20;1;R16C6_A4;R16C6_N121_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:205.38-205.55|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3877793 ] ,
          "attributes": {
            "ROUTING": "R12C9_B2;R12C9_N131_B2;1;R13C9_F3;;1;R13C9_N13;R13C9_F3_N130;1;R13C9_C7;R13C9_N130_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878472 ] ,
          "attributes": {
            "ROUTING": "R16C6_CE2;R16C6_X08_CE2;1;R16C6_F7;;1;R16C6_X08;R16C6_F7_X08;1;R16C6_CE1;R16C6_X08_CE1;1"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3877790 ] ,
          "attributes": {
            "ROUTING": "R13C9_SN10;R13C9_F4_SN10;1;R14C9_B2;R14C9_S111_B2;1;R13C9_F4;;1;R13C9_X07;R13C9_F4_X07;1;R13C9_D7;R13C9_X07_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878470 ] ,
          "attributes": {
            "ROUTING": "R16C7_X02;R16C7_F3_X02;1;R16C7_A2;R16C7_X02_A2;1;R16C7_F3;;1;R16C7_W23;R16C7_F3_W230;1;R16C5_X02;R16C5_W232_X02;1;R16C5_D4;R16C5_X02_D4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3877787 ] ,
          "attributes": {
            "ROUTING": "R13C9_S25;R13C9_F5_S250;1;R14C9_X04;R14C9_S251_X04;1;R14C9_B3;R14C9_X04_B3;1;R13C9_F5;;1;R13C9_A6;R13C9_F5_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878466 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:193.36-193.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3877784 ] ,
          "attributes": {
            "ROUTING": "R13C6_E13;R13C6_F1_E130;1;R13C7_S27;R13C7_E131_S270;1;R15C7_A1;R15C7_S272_A1;1;R13C6_F1;;1;R13C6_S21;R13C6_F1_S210;1;R15C6_X08;R15C6_S212_X08;1;R15C6_B5;R15C6_X08_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878463 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:193.36-193.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3[0]": {
          "hide_name": 0,
          "bits": [ 3877781 ] ,
          "attributes": {
            "ROUTING": "R14C6_S26;R14C6_S121_S260;1;R15C6_X03;R15C6_S261_X03;1;R15C6_A1;R15C6_X03_A1;1;R13C6_F3;;1;R13C6_SN20;R13C6_F3_SN20;1;R14C6_B5;R14C6_S121_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878462 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:193.36-193.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3[1]": {
          "hide_name": 0,
          "bits": [ 3877777 ] ,
          "attributes": {
            "ROUTING": "R15C6_X04;R15C6_S252_X04;1;R15C6_B1;R15C6_X04_B1;1;R13C6_F5;;1;R13C6_S25;R13C6_F5_S250;1;R14C6_B4;R14C6_S251_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3878457 ] ,
          "attributes": {
            "ROUTING": "R16C8_F6;;1;R16C8_X07;R16C8_F6_X07;1;R16C8_LSR2;R16C8_X07_LSR2;1"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3[2]": {
          "hide_name": 0,
          "bits": [ 3877773 ] ,
          "attributes": {
            "ROUTING": "R13C7_EW20;R13C7_F3_EW20;1;R13C6_S26;R13C6_W121_S260;1;R15C6_C1;R15C6_S262_C1;1;R13C7_F3;;1;R13C7_N10;R13C7_F3_N100;1;R12C7_B4;R12C7_N101_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3878456 ] ,
          "attributes": {
            "ROUTING": "R16C8_X04;R16C8_Q5_X04;1;R16C8_B1;R16C8_X04_B1;1;R17C7_C7;R17C7_X08_C7;1;R17C7_C4;R17C7_X08_C4;1;R16C7_B3;R16C7_W111_B3;1;R17C7_D6;R17C7_X02_D6;1;R16C7_S21;R16C7_W111_S210;1;R17C7_X08;R17C7_S211_X08;1;R16C8_Q5;;1;R16C7_B7;R16C7_W111_B7;1;R17C7_X02;R17C7_S211_X02;1;R16C8_EW10;R16C8_Q5_EW10;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3877769 ] ,
          "attributes": {
            "ROUTING": "R14C7_S21;R14C7_S111_S210;1;R15C7_W21;R15C7_S211_W210;1;R15C6_X06;R15C6_W211_X06;1;R15C6_D1;R15C6_X06_D1;1;R13C7_F4;;1;R13C7_SN10;R13C7_F4_SN10;1;R14C7_B3;R14C7_S111_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878454 ] ,
          "attributes": {
            "ROUTING": "R16C8_F1;;1;R16C8_X06;R16C8_F1_X06;1;R16C8_A5;R16C8_X06_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:193.36-193.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3877765 ] ,
          "attributes": {
            "ROUTING": "R13C7_S25;R13C7_F5_S250;1;R14C7_X04;R14C7_S251_X04;1;R14C7_B2;R14C7_X04_B2;1;R13C7_F5;;1;R13C7_EW10;R13C7_F5_EW10;1;R13C8_A7;R13C8_E111_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3878451 ] ,
          "attributes": {
            "ROUTING": "R17C8_F6;;1;R17C8_X07;R17C8_F6_X07;1;R17C8_LSR2;R17C8_X07_LSR2;1"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3877762 ] ,
          "attributes": {
            "ROUTING": "R13C8_SN10;R13C8_F0_SN10;1;R14C8_B1;R14C8_S111_B1;1;R13C8_F0;;1;R13C8_X05;R13C8_F0_X05;1;R13C8_B7;R13C8_X05_B7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3878450 ] ,
          "attributes": {
            "ROUTING": "R17C8_N24;R17C8_Q4_N240;1;R16C8_X03;R16C8_N241_X03;1;R16C8_B2;R16C8_X03_B2;1;R17C8_EW20;R17C8_Q4_EW20;1;R17C7_D7;R17C7_W121_D7;1;R17C8_W10;R17C8_Q4_W100;1;R17C7_C6;R17C7_W101_C6;1;R16C7_X07;R16C7_W261_X07;1;R16C7_D7;R16C7_X07_D7;1;R17C8_Q4;;1;R17C8_SN20;R17C8_Q4_SN20;1;R16C8_W26;R16C8_N121_W260;1;R16C7_C3;R16C7_W261_C3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3877759 ] ,
          "attributes": {
            "ROUTING": "R13C8_SN20;R13C8_F1_SN20;1;R14C8_B5;R14C8_S121_B5;1;R13C8_F1;;1;R13C8_N13;R13C8_F1_N130;1;R13C8_C7;R13C8_N130_C7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878448 ] ,
          "attributes": {
            "ROUTING": "R16C8_F2;;1;R16C8_S10;R16C8_F2_S100;1;R17C8_A4;R17C8_S101_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:193.36-193.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3877756 ] ,
          "attributes": {
            "ROUTING": "R13C8_S22;R13C8_F2_S220;1;R14C8_X01;R14C8_S221_X01;1;R14C8_B3;R14C8_X01_B3;1;R13C8_F2;;1;R13C8_D7;R13C8_F2_D7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878446 ] ,
          "attributes": {
            "ROUTING": "R17C8_F7;;1;R17C8_X08;R17C8_F7_X08;1;R17C8_LSR1;R17C8_X08_LSR1;1"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3877753 ] ,
          "attributes": {
            "ROUTING": "R13C8_N23;R13C8_F3_N230;1;R12C8_B1;R12C8_N231_B1;1;R13C8_F3;;1;R13C8_X06;R13C8_F3_X06;1;R13C8_A6;R13C8_X06_A6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3878444 ] ,
          "attributes": {
            "ROUTING": "R17C8_N10;R17C8_Q2_N100;1;R16C8_W20;R16C8_N101_W200;1;R16C7_X05;R16C7_W201_X05;1;R16C7_SEL6;R16C7_X05_SEL6;1;R17C8_EW10;R17C8_Q2_EW10;1;R17C7_B5;R17C7_W111_B5;1;R17C8_N13;R17C8_Q2_N130;1;R16C8_B3;R16C8_N131_B3;1;R17C8_Q2;;1;R17C8_SN10;R17C8_Q2_SN10;1;R16C8_W25;R16C8_N111_W250;1;R16C7_A3;R16C7_W251_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3877750 ] ,
          "attributes": {
            "ROUTING": "R13C10_X01;R13C10_F0_X01;1;R13C10_B4;R13C10_X01_B4;1;R13C10_F0;;1;R13C10_EW10;R13C10_F0_EW10;1;R13C9_B6;R13C9_W111_B6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878442 ] ,
          "attributes": {
            "ROUTING": "R16C8_F3;;1;R16C8_S13;R16C8_F3_S130;1;R17C8_A2;R17C8_S131_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:193.36-193.51|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3877747 ] ,
          "attributes": {
            "ROUTING": "R13C10_B5;R13C10_F1_B5;1;R13C10_F1;;1;R13C10_W10;R13C10_F1_W100;1;R13C9_C6;R13C9_W101_C6;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878441 ] ,
          "attributes": {
            "ROUTING": "R17C8_CE1;R17C8_X06_CE1;1;R17C8_X06;R17C8_F1_X06;1;R17C8_CE2;R17C8_X06_CE2;1;R17C8_F1;;1;R17C8_N21;R17C8_F1_N210;1;R16C8_CE2;R16C8_N211_CE2;1"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3877744 ] ,
          "attributes": {
            "ROUTING": "R15C7_X05;R15C7_E221_X05;1;R15C7_B1;R15C7_X05_B1;1;R13C6_F2;;1;R13C6_S22;R13C6_F2_S220;1;R15C6_E22;R15C6_S222_E220;1;R15C7_D3;R15C7_E221_D3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878437 ] ,
          "attributes": {
            "ROUTING": "R17C10_F1;;1;R17C10_I1MUX0;R17C10_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3877741 ] ,
          "attributes": {
            "ROUTING": "R15C7_C1;R15C7_E241_C1;1;R13C6_F4;;1;R13C6_S24;R13C6_F4_S240;1;R15C6_E24;R15C6_S242_E240;1;R15C8_X07;R15C8_E242_X07;1;R15C8_D4;R15C8_X07_D4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878436 ] ,
          "attributes": {
            "ROUTING": "R17C10_F0;;1;R17C10_I0MUX0;R17C10_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3877738 ] ,
          "attributes": {
            "ROUTING": "R14C7_S22;R14C7_S121_S220;1;R15C7_D1;R15C7_S221_D1;1;R13C7_F0;;1;R13C7_SN20;R13C7_F0_SN20;1;R14C7_S26;R14C7_S121_S260;1;R15C7_D4;R15C7_S261_D4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I1_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878433 ] ,
          "attributes": {
            "ROUTING": "R17C11_F0;;1;R17C11_I0MUX0;R17C11_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3[4]": {
          "hide_name": 0,
          "bits": [ 3877735 ] ,
          "attributes": {
            "ROUTING": "R15C6_SEL2;R15C6_X07_SEL2;1;R13C7_W10;R13C7_F1_W100;1;R13C6_S20;R13C6_W101_S200;1;R15C6_X07;R15C6_S202_X07;1;R15C6_SEL0;R15C6_X07_SEL0;1;R13C7_F1;;1;R13C7_S21;R13C7_F1_S210;1;R15C7_X08;R15C7_S212_X08;1;R15C7_D2;R15C7_X08_D2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 3878429 ] ,
          "attributes": {
            "ROUTING": "R17C11_F1;;1;R17C11_I1MUX0;R17C11_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O_LUT4_I1_I3[5]": {
          "hide_name": 0,
          "bits": [ 3877731 ] ,
          "attributes": {
            "ROUTING": "R13C7_S22;R13C7_F2_S220;1;R15C7_W22;R15C7_S222_W220;1;R15C6_X01;R15C6_W221_X01;1;R15C6_SEL1;R15C6_X01_SEL1;1;R13C7_F2;;1;R13C7_E10;R13C7_F2_E100;1;R13C8_S24;R13C8_E101_S240;1;R15C8_D5;R15C8_S242_D5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:178.18-178.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3877729 ] ,
          "attributes": {
            "ROUTING": "R15C5_S25;R15C5_F5_S250;1;R16C5_X06;R16C5_S251_X06;1;R16C5_SEL4;R16C5_X06_SEL4;1;R15C5_EW10;R15C5_F5_EW10;1;R15C6_A5;R15C6_E111_A5;1;R14C6_A4;R14C6_N231_A4;1;R15C7_C3;R15C7_E261_C3;1;R15C5_EW20;R15C5_F5_EW20;1;R15C6_E26;R15C6_E121_E260;1;R15C7_C4;R15C7_E261_C4;1;R15C7_X04;R15C7_E252_X04;1;R15C7_C2;R15C7_X04_C2;1;R15C5_E13;R15C5_F5_E130;1;R15C6_N23;R15C6_E131_N230;1;R14C6_A5;R14C6_N231_A5;1;R15C8_C4;R15C8_X05_C4;1;R15C7_E20;R15C7_E252_E200;1;R15C8_X05;R15C8_E201_X05;1;R15C8_C5;R15C8_X05_C5;1;R14C7_A3;R14C7_N251_A3;1;R14C7_A2;R14C7_N251_A2;1;R14C8_A1;R14C8_E251_A1;1;R14C8_A3;R14C8_E251_A3;1;R14C8_A5;R14C8_E251_A5;1;R14C9_A2;R14C9_E252_A2;1;R13C7_N20;R13C7_N252_N200;1;R12C7_X07;R12C7_N201_X07;1;R12C7_A4;R12C7_X07_A4;1;R14C9_A0;R14C9_E252_A0;1;R14C9_A4;R14C9_E252_A4;1;R14C7_E25;R14C7_N251_E250;1;R14C9_A3;R14C9_E252_A3;1;R12C8_A1;R12C8_N251_A1;1;R12C8_A0;R12C8_N251_A0;1;R13C8_N25;R13C8_E251_N250;1;R12C8_A3;R12C8_N251_A3;1;R12C9_A3;R12C9_N251_A3;1;R13C9_N25;R13C9_E252_N250;1;R12C9_A2;R12C9_N251_A2;1;R13C10_A5;R13C10_E251_A5;1;R15C5_F5;;1;R15C5_E25;R15C5_F5_E250;1;R15C7_N25;R15C7_E252_N250;1;R13C7_E25;R13C7_N252_E250;1;R13C9_E25;R13C9_E252_E250;1;R13C10_A4;R13C10_E251_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[1]": {
          "hide_name": 0,
          "bits": [ 3877728 ] ,
          "attributes": {
            "ROUTING": "R15C5_A2;R15C5_X02_A2;1;R15C8_SN10;R15C8_OF1_SN10;1;R16C8_W21;R16C8_S111_W210;1;R16C6_X06;R16C6_W212_X06;1;R16C6_C7;R16C6_X06_C7;1;R15C6_W21;R15C6_W212_W210;1;R15C5_X02;R15C5_W211_X02;1;R15C5_A3;R15C5_X02_A3;1;R15C8_B4;R15C8_W100_B4;1;R15C8_W10;R15C8_OF1_W100;1;R15C8_B5;R15C8_W100_B5;1;R15C7_B4;R15C7_W211_B4;1;R15C7_B2;R15C7_W211_B2;1;R15C8_OF1;;1;R15C8_W21;R15C8_OF1_W210;1;R15C7_B3;R15C7_W211_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[5]": {
          "hide_name": 0,
          "bits": [ 3877726 ] ,
          "attributes": {
            "ROUTING": "R17C5_N13;R17C5_Q3_N130;1;R16C5_E23;R16C5_N131_E230;1;R16C6_B1;R16C6_E231_B1;1;R15C5_X05;R15C5_N261_X05;1;R15C5_SEL6;R15C5_X05_SEL6;1;R15C5_D4;R15C5_N261_D4;1;R15C5_SEL1;R15C5_N261_SEL1;1;R15C7_A2;R15C7_N251_A2;1;R16C7_N25;R16C7_E252_N250;1;R15C7_A3;R15C7_N251_A3;1;R17C5_SN10;R17C5_Q3_SN10;1;R16C5_A0;R16C5_N111_A0;1;R16C5_A7;R16C5_N121_A7;1;R15C7_X06;R15C7_E232_X06;1;R15C7_A4;R15C7_X06_A4;1;R17C5_SN20;R17C5_Q3_SN20;1;R16C5_E25;R16C5_N111_E250;1;R15C5_X06;R15C5_N232_X06;1;R15C5_C5;R15C5_X06_C5;1;R16C5_N26;R16C5_N121_N260;1;R17C5_Q3;;1;R17C5_N23;R17C5_Q3_N230;1;R15C5_E23;R15C5_N232_E230;1;R15C7_E25;R15C7_N251_E250;1;R15C8_A5;R15C8_E251_A5;1;R15C8_A4;R15C8_E251_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:131.11-131.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878426 ] ,
          "attributes": {
            "ROUTING": "R17C10_B6;R17C10_W111_B6;1;R17C11_F6;;1;R17C11_EW10;R17C11_F6_EW10;1;R17C10_B7;R17C10_W111_B7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_1_F": {
          "hide_name": 0,
          "bits": [ 3877722 ] ,
          "attributes": {
            "ROUTING": "R15C5_F6;;1;R15C5_I0MUX6;R15C5_F6_DUMMY_I0MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "btn1_IBUF_I_O[4]": {
          "hide_name": 0,
          "bits": [ 3877720 ] ,
          "attributes": {
            "ROUTING": "R15C5_C7;R15C5_N221_C7;1;R15C5_SEL2;R15C5_X07_SEL2;1;R15C5_C6;R15C5_N221_C6;1;R16C5_N22;R16C5_Q2_N220;1;R15C5_X07;R15C5_N221_X07;1;R15C5_SEL0;R15C5_X07_SEL0;1;R15C5_B4;R15C5_N101_B4;1;R16C5_C7;R16C5_X05_C7;1;R16C5_E13;R16C5_Q2_E130;1;R16C5_A6;R16C5_E130_A6;1;R16C5_X05;R16C5_Q2_X05;1;R16C5_B0;R16C5_X05_B0;1;R16C5_Q2;;1;R16C5_N10;R16C5_Q2_N100;1;R15C5_B5;R15C5_N101_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:131.11-131.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[3]": {
          "hide_name": 0,
          "bits": [ 3877718 ] ,
          "attributes": {
            "ROUTING": "R15C5_B6;R15C5_N250_B6;1;R15C5_B7;R15C5_N250_B7;1;R15C5_C2;R15C5_N121_C2;1;R15C5_A4;R15C5_N121_A4;1;R16C5_SN10;R16C5_Q3_SN10;1;R15C5_N25;R15C5_N111_N250;1;R15C5_C0;R15C5_N121_C0;1;R16C5_B7;R16C5_W130_B7;1;R16C5_E10;R16C5_Q3_E100;1;R16C5_C0;R16C5_E100_C0;1;R16C5_W13;R16C5_Q3_W130;1;R16C5_B6;R16C5_W130_B6;1;R16C5_Q3;;1;R16C5_SN20;R16C5_Q3_SN20;1;R15C5_A5;R15C5_N121_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:131.11-131.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O[0]": {
          "hide_name": 0,
          "bits": [ 3877716 ] ,
          "attributes": {
            "ROUTING": "R15C5_A0;R15C5_W272_A0;1;R14C7_OF5;;1;R14C7_S13;R14C7_OF5_S130;1;R15C7_W27;R15C7_S131_W270;1;R15C5_A7;R15C5_W272_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn1_IBUF_I_O_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 3877715 ] ,
          "attributes": {
            "ROUTING": "R15C5_F7;;1;R15C5_I1MUX6;R15C5_F7_DUMMY_I1MUX6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn1_IBUF_I_O[2]": {
          "hide_name": 0,
          "bits": [ 3877712 ] ,
          "attributes": {
            "ROUTING": "R15C5_X08;R15C5_E271_X08;1;R15C5_C4;R15C5_X08_C4;1;R15C5_B2;R15C5_X04_B2;1;R15C5_X04;R15C5_E271_X04;1;R15C5_B0;R15C5_X04_B0;1;R1C2_F6;;1;R1C2_S26;R1C2_F6_S260;1;R3C2_E26;R3C2_S262_E260;1;R3C4_S26;R3C4_E262_S260;1;R5C4_S26;R5C4_S262_S260;1;R7C4_S26;R7C4_S262_S260;1;R9C4_S27;R9C4_S262_S270;1;R11C4_S27;R11C4_S272_S270;1;R13C4_S27;R13C4_S272_S270;1;R15C4_E27;R15C4_S272_E270;1;R15C5_A6;R15C5_E271_A6;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878556 ] ,
          "attributes": {
            "ROUTING": "R15C5_F2;;1;R15C5_I0MUX2;R15C5_F2_DUMMY_I0MUX2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "blink_state_LUT2_I0_F_DFFR_RESET_Q[0]": {
          "hide_name": 0,
          "bits": [ 3877706 ] ,
          "attributes": {
            "ROUTING": "R22C2_W20;R22C2_S201_W200;1;R22C1_D1;R22C1_W201_D1;1;R17C4_N10;R17C4_Q0_N100;1;R16C4_W20;R16C4_N101_W200;1;R16C2_W20;R16C2_W202_W200;1;R16C1_D1;R16C1_W201_D1;1;R21C2_W20;R21C2_W202_W200;1;R21C1_D1;R21C1_W201_D1;1;R17C4_N20;R17C4_Q0_N200;1;R15C4_W20;R15C4_N202_W200;1;R15C2_W21;R15C2_W202_W210;1;R15C1_X02;R15C1_W211_X02;1;R15C1_A0;R15C1_X02_A0;1;R25C2_W20;R25C2_S202_W200;1;R25C1_D1;R25C1_W201_D1;1;R17C4_Q0;;1;R17C4_S20;R17C4_Q0_S200;1;R19C4_S20;R19C4_S202_S200;1;R21C4_W20;R21C4_S202_W200;1;R21C2_S20;R21C2_W202_S200;1;R23C2_S20;R23C2_S202_S200;1;R25C2_S20;R25C2_S202_S200;1;R26C2_W20;R26C2_S201_W200;1;R26C1_D1;R26C1_W201_D1;1"
          }
        },
        "blink_state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3877703 ] ,
          "attributes": {
            "ROUTING": "R17C4_F7;;1;R17C4_X08;R17C4_F7_X08;1;R17C4_LSR0;R17C4_X08_LSR0;1"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877700 ] ,
          "attributes": {
            "ROUTING": "R19C5_N27;R19C5_W272_N270;1;R18C5_E27;R18C5_N271_E270;1;R18C5_D1;R18C5_E270_D1;1;R20C7_F3;;1;R20C7_N13;R20C7_F3_N130;1;R19C7_W27;R19C7_N131_W270;1;R19C5_W22;R19C5_W272_W220;1;R19C4_N22;R19C4_W221_N220;1;R18C4_D1;R18C4_N221_D1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877699 ] ,
          "attributes": {
            "ROUTING": "R19C5_N26;R19C5_N262_N260;1;R18C5_X05;R18C5_N261_X05;1;R18C5_B1;R18C5_X05_B1;1;R21C5_OF6;;1;R21C5_N26;R21C5_OF6_N260;1;R19C5_W26;R19C5_N262_W260;1;R19C4_N26;R19C4_W261_N260;1;R18C4_C1;R18C4_N261_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877698 ] ,
          "attributes": {
            "ROUTING": "R18C5_W26;R18C5_N262_W260;1;R18C4_X07;R18C4_W261_X07;1;R18C4_B1;R18C4_X07_B1;1;R20C5_F6;;1;R20C5_N26;R20C5_F6_N260;1;R18C5_X01;R18C5_N262_X01;1;R18C5_A1;R18C5_X01_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877697 ] ,
          "attributes": {
            "ROUTING": "R18C4_X01;R18C4_N262_X01;1;R18C4_A1;R18C4_X01_A1;1;R20C4_OF6;;1;R20C4_N26;R20C4_OF6_N260;1;R18C4_E26;R18C4_N262_E260;1;R18C5_C1;R18C5_E261_C1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp[0]": {
          "hide_name": 0,
          "bits": [ 3877689 ] ,
          "attributes": {
            "ROUTING": "R17C4_N25;R17C4_W251_N250;1;R17C4_B7;R17C4_N250_B7;1;R17C7_W25;R17C7_W242_W250;1;R17C5_S25;R17C5_W252_S250;1;R18C5_X06;R18C5_S251_X06;1;R18C5_SEL0;R18C5_X06_SEL0;1;R17C4_S25;R17C4_W251_S250;1;R18C4_X06;R18C4_S251_X06;1;R18C4_SEL0;R18C4_X06_SEL0;1;R17C9_Q4;;1;R17C9_W24;R17C9_Q4_W240;1;R17C7_W24;R17C7_W242_W240;1;R17C5_W25;R17C5_W242_W250;1;R17C4_A0;R17C4_W251_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_state_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3877687 ] ,
          "attributes": {
            "ROUTING": "R18C4_F1;;1;R18C4_I1MUX0;R18C4_F1_DUMMY_I1MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "blink_state_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3877686 ] ,
          "attributes": {
            "ROUTING": "R18C4_F0;;1;R18C4_I0MUX0;R18C4_F0_DUMMY_I0MUX0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "blink_state": {
          "hide_name": 0,
          "bits": [ 3877684 ] ,
          "attributes": {
            "ROUTING": "R17C4_E10;R17C4_Q4_E100;1;R17C4_A4;R17C4_E100_A4;1;R17C4_Q4;;1;R17C4_X03;R17C4_Q4_X03;1;R17C4_A7;R17C4_X03_A7;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:24.5-24.16"
          }
        },
        "sequence_state_DFFE_Q_D_LUT4_F_I1_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878425 ] ,
          "attributes": {
            "ROUTING": "R17C10_X08;R17C10_N211_X08;1;R17C10_C6;R17C10_X08_C6;1;R18C11_N10;R18C11_F4_N100;1;R17C11_D1;R17C11_N101_D1;1;R18C11_F4;;1;R18C11_EW10;R18C11_F4_EW10;1;R18C10_N21;R18C10_W111_N210;1;R17C10_A7;R17C10_N211_A7;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877682 ] ,
          "attributes": {
            "ROUTING": "R18C4_OF0;;1;R18C4_N20;R18C4_OF0_N200;1;R17C4_X07;R17C4_N201_X07;1;R17C4_CE2;R17C4_X07_CE2;1"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3877678 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3877677 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877674 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877671 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877668 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877663 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877660 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3877657 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3877654 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3877651 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3877648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3877645 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3877642 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3877639 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3877636 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877633 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877631 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877628 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3877625 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3877622 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3877619 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3877616 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3877613 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3877610 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3877607 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3877604 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3877601 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3877598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3877596 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877593 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3878606 ] ,
          "attributes": {
            "ROUTING": "R13C6_N20;R13C6_VCC_N200;1;R13C6_A1;R13C6_N200_A1;1;R13C8_D1;R13C8_X03_D1;1;R21C4_D5;R21C4_X04_D5;1;R13C7_C2;R13C7_W220_C2;1;R13C6_D5;R13C6_X07_D5;1;R20C6_C4;R20C6_X08_C4;1;R21C3_C4;R21C3_X08_C4;1;R20C3_C4;R20C3_X08_C4;1;R20C5_A1;R20C5_N200_A1;1;R13C6_X07;R13C6_VCC_X07;1;R13C6_D4;R13C6_X07_D4;1;R13C8_D2;R13C8_X03_D2;1;R21C11_D2;R21C11_S270_D2;1;R21C4_C4;R21C4_S220_C4;1;R21C3_D1;R21C3_X08_D1;1;R21C2_C0;R21C2_X04_C0;1;R21C2_D2;R21C2_X08_D2;1;R21C2_D1;R21C2_X08_D1;1;R21C2_N20;R21C2_VCC_N200;1;R21C2_A1;R21C2_N200_A1;1;R21C4_C3;R21C4_X04_C3;1;R13C7_D4;R13C7_W270_D4;1;R21C4_D1;R21C4_X03_D1;1;R21C11_S26;R21C11_VCC_S260;1;R21C11_D1;R21C11_S260_D1;1;R20C4_C4;R20C4_X08_C4;1;R13C10_C0;R13C10_N220_C0;1;R20C6_C2;R20C6_W220_C2;1;R13C7_D2;R13C7_X03_D2;1;R20C3_C0;R20C3_X04_C0;1;R21C4_D4;R21C4_X04_D4;1;R21C5_C1;R21C5_X04_C1;1;R21C2_D5;R21C2_X04_D5;1;R22C8_C3;R22C8_X04_C3;1;R17C6_D4;R17C6_X04_D4;1;R20C3_C3;R20C3_X04_C3;1;R20C5_C2;R20C5_W220_C2;1;R22C9_D3;R22C9_X08_D3;1;R13C7_D1;R13C7_X03_D1;1;R13C7_C0;R13C7_N220_C0;1;R22C10_W22;R22C10_VCC_W220;1;R22C10_C2;R22C10_W220_C2;1;R17C6_C1;R17C6_X04_C1;1;R20C5_C1;R20C5_N220_C1;1;R13C9_C0;R13C9_X04_C0;1;R21C11_S27;R21C11_VCC_S270;1;R21C11_D3;R21C11_S270_D3;1;R19C3_S23;R19C3_VCC_S230;1;R20C3_A4;R20C3_S231_A4;1;R21C6_C5;R21C6_X08_C5;1;R22C9_D4;R22C9_X04_D4;1;R21C7_D0;R21C7_X03_D0;1;R21C7_D2;R21C7_X03_D2;1;R22C8_C0;R22C8_X04_C0;1;R20C7_C0;R20C7_X04_C0;1;R21C4_D0;R21C4_X03_D0;1;R22C8_D5;R22C8_X04_D5;1;R22C9_D5;R22C9_X04_D5;1;R20C2_C4;R20C2_X08_C4;1;R16C8_D1;R16C8_X08_D1;1;R17C9_S20;R17C9_VCC_S200;1;R17C9_A4;R17C9_S200_A4;1;R17C6_C0;R17C6_X04_C0;1;R21C2_C3;R21C2_X04_C3;1;R17C6_C2;R17C6_X04_C2;1;R21C11_C3;R21C11_W220_C3;1;R13C8_C0;R13C8_X04_C0;1;R20C7_C1;R20C7_X04_C1;1;R13C6_D3;R13C6_X08_D3;1;R21C11_W22;R21C11_VCC_W220;1;R21C11_C2;R21C11_W220_C2;1;R21C3_D2;R21C3_X08_D2;1;R21C4_S22;R21C4_VCC_S220;1;R21C4_C5;R21C4_S220_C5;1;R21C3_C0;R21C3_X04_C0;1;R21C3_C2;R21C3_X04_C2;1;R21C6_D1;R21C6_X08_D1;1;R13C10_E26;R13C10_VCC_E260;1;R13C10_D2;R13C10_E260_D2;1;R13C8_D5;R13C8_X04_D5;1;R20C4_S20;R20C4_VCC_S200;1;R20C4_A5;R20C4_S200_A5;1;R22C9_D2;R22C9_X08_D2;1;R21C4_D3;R21C4_X03_D3;1;R16C8_D2;R16C8_X08_D2;1;R17C6_X08;R17C6_VCC_X08;1;R17C6_C4;R17C6_X08_C4;1;R16C8_C0;R16C8_N220_C0;1;R13C9_D3;R13C9_X08_D3;1;R20C5_X07;R20C5_VCC_X07;1;R20C5_A2;R20C5_X07_A2;1;R13C9_D1;R13C9_X08_D1;1;R13C10_W22;R13C10_VCC_W220;1;R13C10_C2;R13C10_W220_C2;1;R22C9_C0;R22C9_X04_C0;1;R21C3_D0;R21C3_X08_D0;1;R13C9_D5;R13C9_X04_D5;1;R21C11_N20;R21C11_VCC_N200;1;R21C11_A1;R21C11_N200_A1;1;R21C4_C1;R21C4_X04_C1;1;R20C2_X08;R20C2_VCC_X08;1;R20C2_C5;R20C2_X08_C5;1;R20C6_W22;R20C6_VCC_W220;1;R20C6_C3;R20C6_W220_C3;1;R21C7_C0;R21C7_X04_C0;1;R21C6_C3;R21C6_W220_C3;1;R21C7_C1;R21C7_X04_C1;1;R13C6_C0;R13C6_N220_C0;1;R13C9_D0;R13C9_X08_D0;1;R13C8_D3;R13C8_X03_D3;1;R21C5_D2;R21C5_X08_D2;1;R20C4_C1;R20C4_X04_C1;1;R20C5_N20;R20C5_VCC_N200;1;R20C5_A0;R20C5_N200_A0;1;R21C3_N27;R21C3_VCC_N270;1;R20C3_A1;R20C3_N271_A1;1;R20C2_C0;R20C2_X04_C0;1;R16C8_N22;R16C8_VCC_N220;1;R16C8_C1;R16C8_N220_C1;1;R13C7_W22;R13C7_VCC_W220;1;R13C7_C3;R13C7_W220_C3;1;R22C8_D1;R22C8_X03_D1;1;R20C4_C0;R20C4_X04_C0;1;R16C8_C3;R16C8_W220_C3;1;R21C6_C0;R21C6_N220_C0;1;R20C4_C2;R20C4_X04_C2;1;R20C6_C1;R20C6_N220_C1;1;R20C6_C5;R20C6_X08_C5;1;R20C4_X08;R20C4_VCC_X08;1;R20C4_C5;R20C4_X08_C5;1;R13C8_C4;R13C8_S221_C4;1;R22C9_C2;R22C9_X04_C2;1;R13C6_C5;R13C6_X08_C5;1;R20C6_N22;R20C6_VCC_N220;1;R20C6_C0;R20C6_N220_C0;1;R17C6_D1;R17C6_X03_D1;1;R21C6_D4;R21C6_X07_D4;1;R22C10_S27;R22C10_VCC_S270;1;R22C10_D2;R22C10_S270_D2;1;R20C2_C2;R20C2_X04_C2;1;R21C6_W22;R21C6_VCC_W220;1;R21C6_C2;R21C6_W220_C2;1;R22C9_C5;R22C9_X08_C5;1;R21C7_X03;R21C7_VCC_X03;1;R21C7_D1;R21C7_X03_D1;1;R13C9_C3;R13C9_X04_C3;1;R22C8_A1;R22C8_X03_A1;1;R21C3_C3;R21C3_X04_C3;1;R21C3_X04;R21C3_VCC_X04;1;R21C3_C1;R21C3_X04_C1;1;R13C6_D2;R13C6_X08_D2;1;R22C8_D3;R22C8_X03_D3;1;R22C8_C2;R22C8_X04_C2;1;R22C8_C1;R22C8_X04_C1;1;R21C2_C4;R21C2_X08_C4;1;R13C10_N22;R13C10_VCC_N220;1;R13C10_C1;R13C10_N220_C1;1;R20C3_C2;R20C3_X04_C2;1;R21C4_C0;R21C4_X04_C0;1;R13C8_X03;R13C8_VCC_X03;1;R13C8_D0;R13C8_X03_D0;1;R21C5_D0;R21C5_X08_D0;1;R21C5_C2;R21C5_X04_C2;1;R21C5_C5;R21C5_X08_C5;1;R21C5_D4;R21C5_X04_D4;1;R22C8_X04;R22C8_VCC_X04;1;R22C8_D4;R22C8_X04_D4;1;R13C10_D0;R13C10_E270_D0;1;R22C10_C1;R22C10_N220_C1;1;R13C6_C4;R13C6_X08_C4;1;R20C7_X04;R20C7_VCC_X04;1;R20C7_C2;R20C7_X04_C2;1;R22C10_D1;R22C10_E270_D1;1;R13C7_C4;R13C7_S221_C4;1;R17C6_D2;R17C6_X03_D2;1;R13C9_D2;R13C9_X08_D2;1;R20C2_C3;R20C2_X04_C3;1;R21C5_C4;R21C5_X08_C4;1;R21C7_X04;R21C7_VCC_X04;1;R21C7_C2;R21C7_X04_C2;1;R13C7_D0;R13C7_X03_D0;1;R21C5_C3;R21C5_X04_C3;1;R13C10_E27;R13C10_VCC_E270;1;R13C10_D1;R13C10_E270_D1;1;R13C6_C3;R13C6_W220_C3;1;R20C4_E20;R20C4_VCC_E200;1;R20C4_A3;R20C4_E200_A3;1;R16C8_N20;R16C8_VCC_N200;1;R16C8_A1;R16C8_N200_A1;1;R22C9_X04;R22C9_VCC_X04;1;R22C9_C3;R22C9_X04_C3;1;R20C3_X08;R20C3_VCC_X08;1;R20C3_C5;R20C3_X08_C5;1;R13C9_C1;R13C9_X04_C1;1;R1C1_S22;R1C1_VCC_S220;1;R1C1_C4;R1C1_S220_C4;1;R13C8_C1;R13C8_X04_C1;1;R13C6_N22;R13C6_VCC_N220;1;R13C6_C1;R13C6_N220_C1;1;R17C6_A1;R17C6_X03_A1;1;R22C10_N22;R22C10_VCC_N220;1;R22C10_C0;R22C10_N220_C0;1;R13C6_W22;R13C6_VCC_W220;1;R13C6_C2;R13C6_W220_C2;1;R21C5_D3;R21C5_X08_D3;1;R20C6_X08;R20C6_VCC_X08;1;R20C4_X04;R20C4_VCC_X04;1;R20C4_C3;R20C4_X04_C3;1;R13C8_D4;R13C8_X04_D4;1;R21C6_D2;R21C6_X08_D2;1;R21C2_C1;R21C2_X04_C1;1;R20C5_C4;R20C5_X08_C4;1;R21C11_C1;R21C11_N220_C1;1;R22C9_C1;R22C9_X04_C1;1;R13C6_X08;R13C6_VCC_X08;1;R13C6_D1;R13C6_X08_D1;1;R21C2_D3;R21C2_X08_D3;1;R21C11_N22;R21C11_VCC_N220;1;R21C11_C0;R21C11_N220_C0;1;R13C7_W27;R13C7_VCC_W270;1;R13C7_D5;R13C7_W270_D5;1;R21C6_D0;R21C6_X08_D0;1;R21C2_D4;R21C2_X04_D4;1;R12C7_S22;R12C7_VCC_S220;1;R13C7_C5;R13C7_S221_C5;1;R13C9_C2;R13C9_X04_C2;1;R21C3_D3;R21C3_X08_D3;1;R21C3_X08;R21C3_VCC_X08;1;R21C3_C5;R21C3_X08_C5;1;R13C7_N22;R13C7_VCC_N220;1;R13C7_C1;R13C7_N220_C1;1;R21C5_X08;R21C5_VCC_X08;1;R21C5_D1;R21C5_X08_D1;1;R21C6_X07;R21C6_VCC_X07;1;R21C6_D5;R21C6_X07_D5;1;R21C4_X04;R21C4_VCC_X04;1;R21C4_C2;R21C4_X04_C2;1;R21C6_D3;R21C6_X08_D3;1;R17C6_X04;R17C6_VCC_X04;1;R17C6_C3;R17C6_X04_C3;1;R13C9_C4;R13C9_X08_C4;1;R22C9_D1;R22C9_X08_D1;1;R21C3_D5;R21C3_X07_D5;1;R12C8_S22;R12C8_VCC_S220;1;R13C8_C5;R13C8_S221_C5;1;R22C8_X03;R22C8_VCC_X03;1;R22C8_D2;R22C8_X03_D2;1;R20C2_X04;R20C2_VCC_X04;1;R20C2_C1;R20C2_X04_C1;1;R21C5_D5;R21C5_X04_D5;1;R22C8_C4;R22C8_S220_C4;1;R22C8_S22;R22C8_VCC_S220;1;R22C8_C5;R22C8_S220_C5;1;R17C6_X03;R17C6_VCC_X03;1;R17C6_D3;R17C6_X03_D3;1;R20C5_W22;R20C5_VCC_W220;1;R20C5_C3;R20C5_W220_C3;1;R13C9_X08;R13C9_VCC_X08;1;R13C9_C5;R13C9_X08_C5;1;R22C9_D0;R22C9_X08_D0;1;R21C2_X08;R21C2_VCC_X08;1;R21C2_C5;R21C2_X08_C5;1;R13C8_C2;R13C8_X04_C2;1;R21C2_X04;R21C2_VCC_X04;1;R21C2_C2;R21C2_X04_C2;1;R20C5_N22;R20C5_VCC_N220;1;R20C5_C0;R20C5_N220_C0;1;R16C8_W22;R16C8_VCC_W220;1;R16C8_C2;R16C8_W220_C2;1;R13C9_X04;R13C9_VCC_X04;1;R13C9_D4;R13C9_X04_D4;1;R16C8_X08;R16C8_VCC_X08;1;R16C8_D3;R16C8_X08_D3;1;R22C9_X08;R22C9_VCC_X08;1;R22C9_C4;R22C9_X08_C4;1;R13C8_X04;R13C8_VCC_X04;1;R13C8_C3;R13C8_X04_C3;1;R21C6_N22;R21C6_VCC_N220;1;R21C6_C1;R21C6_N220_C1;1;R21C4_X03;R21C4_VCC_X03;1;R21C4_D2;R21C4_X03_D2;1;R21C3_X07;R21C3_VCC_X07;1;R21C3_D4;R21C3_X07_D4;1;R21C5_X04;R21C5_VCC_X04;1;R21C5_C0;R21C5_X04_C0;1;R22C10_E27;R22C10_VCC_E270;1;R22C10_D0;R22C10_E270_D0;1;R13C7_X03;R13C7_VCC_X03;1;R13C7_D3;R13C7_X03_D3;1;R21C6_X08;R21C6_VCC_X08;1;R21C6_C4;R21C6_X08_C4;1;R20C5_X08;R20C5_VCC_X08;1;R20C5_C5;R20C5_X08_C5;1;VCC;;1;R20C3_X04;R20C3_VCC_X04;1;R20C3_C1;R20C3_X04_C1;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3878604 ] ,
          "attributes": {
            "ROUTING": "R20C2_A2;R20C2_N210_A2;1;R20C6_D1;R20C6_E270_D1;1;R21C6_A4;R21C6_W210_A4;1;R21C5_A5;R21C5_W271_A5;1;R22C9_A4;R22C9_W210_A4;1;R20C6_A1;R20C6_E210_A1;1;R20C2_N21;R20C2_VSS_N210;1;R20C2_A3;R20C2_N210_A3;1;R20C5_A5;R20C5_W210_A5;1;R22C10_N21;R22C10_VSS_N210;1;R22C10_A2;R22C10_N210_A2;1;R22C8_A5;R22C8_W210_A5;1;R13C6_A2;R13C6_N210_A2;1;R20C2_D4;R20C2_W270_D4;1;R16C8_A2;R16C8_N210_A2;1;R13C9_A1;R13C9_E210_A1;1;R21C4_A2;R21C4_N210_A2;1;R20C3_D0;R20C3_E270_D0;1;R20C5_D5;R20C5_W270_D5;1;R20C3_E21;R20C3_VSS_E210;1;R20C3_A0;R20C3_E210_A0;1;R20C2_A5;R20C2_W210_A5;1;R21C7_N21;R21C7_VSS_N210;1;R21C7_A2;R21C7_N210_A2;1;R20C7_A1;R20C7_E210_A1;1;R13C7_A4;R13C7_W210_A4;1;R20C2_D2;R20C2_S270_D2;1;R22C9_A0;R22C9_E210_A0;1;R20C3_A3;R20C3_N210_A3;1;R20C4_D0;R20C4_E270_D0;1;R20C7_N21;R20C7_VSS_N210;1;R20C7_A2;R20C7_N210_A2;1;R20C6_D3;R20C6_S270_D3;1;R20C5_D3;R20C5_S270_D3;1;R21C5_A2;R21C5_N210_A2;1;R21C6_A0;R21C6_E210_A0;1;R13C8_A5;R13C8_W210_A5;1;R21C3_A2;R21C3_N210_A2;1;R21C11_A2;R21C11_N210_A2;1;R20C4_N21;R20C4_VSS_N210;1;R20C4_A2;R20C4_N210_A2;1;R21C2_A4;R21C2_W210_A4;1;R20C6_A4;R20C6_W210_A4;1;R21C3_A5;R21C3_W210_A5;1;R16C6_E27;R16C6_VSS_E270;1;R16C7_LSR0;R16C7_E271_LSR0;1;R20C6_D5;R20C6_W270_D5;1;R20C5_D1;R20C5_E270_D1;1;R13C10_S25;R13C10_VSS_S250;1;R13C10_B2;R13C10_S250_B2;1;R20C4_W21;R20C4_VSS_W210;1;R20C4_A4;R20C4_W210_A4;1;R21C5_A0;R21C5_S271_A0;1;R21C5_N21;R21C5_VSS_N210;1;R21C5_A3;R21C5_N210_A3;1;R20C6_E27;R20C6_VSS_E270;1;R20C6_D0;R20C6_E270_D0;1;R13C6_A4;R13C6_W210_A4;1;R21C6_A3;R21C6_N210_A3;1;R21C7_A0;R21C7_E210_A0;1;R20C5_N21;R20C5_VSS_N210;1;R20C5_A3;R20C5_N210_A3;1;R20C2_S27;R20C2_VSS_S270;1;R20C2_D3;R20C2_S270_D3;1;R22C8_A3;R22C8_N251_A3;1;R20C2_E27;R20C2_VSS_E270;1;R20C2_D1;R20C2_E270_D1;1;R20C4_A1;R20C4_E210_A1;1;R22C8_W21;R22C8_VSS_W210;1;R22C8_A4;R22C8_W210_A4;1;R13C9_E21;R13C9_VSS_E210;1;R13C9_A0;R13C9_E210_A0;1;R20C5_S27;R20C5_VSS_S270;1;R20C5_D2;R20C5_S270_D2;1;R21C4_A1;R21C4_E210_A1;1;R20C6_A2;R20C6_N210_A2;1;R21C3_W21;R21C3_VSS_W210;1;R21C3_A4;R21C3_W210_A4;1;R20C2_E21;R20C2_VSS_E210;1;R20C2_A1;R20C2_E210_A1;1;R21C11_N21;R21C11_VSS_N210;1;R21C11_A3;R21C11_N210_A3;1;R13C10_A1;R13C10_E210_A1;1;R21C6_W21;R21C6_VSS_W210;1;R21C6_A5;R21C6_W210_A5;1;R20C6_W27;R20C6_VSS_W270;1;R20C6_D4;R20C6_W270_D4;1;R21C6_N21;R21C6_VSS_N210;1;R21C6_A2;R21C6_N210_A2;1;R20C3_E27;R20C3_VSS_E270;1;R20C3_D1;R20C3_E270_D1;1;R20C7_S27;R20C7_VSS_S270;1;R20C7_D2;R20C7_S270_D2;1;R21C3_A1;R21C3_E210_A1;1;R20C7_D1;R20C7_E270_D1;1;R13C9_A2;R13C9_N210_A2;1;R20C5_W27;R20C5_VSS_W270;1;R20C5_D4;R20C5_W270_D4;1;R20C5_E27;R20C5_VSS_E270;1;R20C5_D0;R20C5_E270_D0;1;R22C10_S25;R22C10_VSS_S250;1;R22C10_B2;R22C10_S250_B2;1;R20C4_D3;R20C4_S270_D3;1;R21C3_N21;R21C3_VSS_N210;1;R21C3_A3;R21C3_N210_A3;1;R20C3_D3;R20C3_S270_D3;1;R23C8_N25;R23C8_VSS_N250;1;R22C8_A2;R22C8_N251_A2;1;R13C7_W21;R13C7_VSS_W210;1;R13C7_A5;R13C7_W210_A5;1;R20C4_S27;R20C4_VSS_S270;1;R20C4_D2;R20C4_S270_D2;1;R20C6_E21;R20C6_VSS_E210;1;R20C6_A0;R20C6_E210_A0;1;R13C8_A0;R13C8_E210_A0;1;R17C6_W21;R17C6_VSS_W210;1;R17C6_A4;R17C6_W210_A4;1;R20C3_D4;R20C3_W270_D4;1;R13C8_E21;R13C8_VSS_E210;1;R13C8_A1;R13C8_E210_A1;1;R13C8_A2;R13C8_N210_A2;1;R13C7_A2;R13C7_N210_A2;1;R21C6_E21;R21C6_VSS_E210;1;R21C6_A1;R21C6_E210_A1;1;R13C10_N21;R13C10_VSS_N210;1;R13C10_A2;R13C10_N210_A2;1;R21C2_W21;R21C2_VSS_W210;1;R21C2_A5;R21C2_W210_A5;1;R21C7_E21;R21C7_VSS_E210;1;R21C7_A1;R21C7_E210_A1;1;R20C3_W27;R20C3_VSS_W270;1;R20C3_D5;R20C3_W270_D5;1;R20C7_E27;R20C7_VSS_E270;1;R20C7_D0;R20C7_E270_D0;1;R13C10_E21;R13C10_VSS_E210;1;R13C10_A0;R13C10_E210_A0;1;R13C6_N21;R13C6_VSS_N210;1;R13C6_A3;R13C6_N210_A3;1;R22C9_A3;R22C9_N271_A3;1;R20C4_D4;R20C4_W270_D4;1;R20C2_W21;R20C2_VSS_W210;1;R20C2_A4;R20C2_W210_A4;1;R21C4_E21;R21C4_VSS_E210;1;R21C4_A0;R21C4_E210_A0;1;R21C4_A5;R21C4_W210_A5;1;R21C3_E21;R21C3_VSS_E210;1;R21C3_A0;R21C3_E210_A0;1;R13C9_A5;R13C9_W210_A5;1;R13C9_W21;R13C9_VSS_W210;1;R13C9_A4;R13C9_W210_A4;1;R20C4_W27;R20C4_VSS_W270;1;R20C4_D5;R20C4_W270_D5;1;R20C6_N21;R20C6_VSS_N210;1;R20C6_A3;R20C6_N210_A3;1;R22C10_A1;R22C10_E210_A1;1;R20C4_E27;R20C4_VSS_E270;1;R20C4_D1;R20C4_E270_D1;1;R21C4_N21;R21C4_VSS_N210;1;R21C4_A3;R21C4_N210_A3;1;R13C8_W21;R13C8_VSS_W210;1;R13C8_A4;R13C8_W210_A4;1;R21C4_W21;R21C4_VSS_W210;1;R21C4_A4;R21C4_W210_A4;1;R20C3_W21;R20C3_VSS_W210;1;R20C3_A5;R20C3_W210_A5;1;R21C6_W27;R21C6_VSS_W270;1;R21C5_A1;R21C5_W271_A1;1;R22C9_W21;R22C9_VSS_W210;1;R22C9_A5;R22C9_W210_A5;1;R21C2_A3;R21C2_N210_A3;1;R16C8_N21;R16C8_VSS_N210;1;R16C8_A3;R16C8_N210_A3;1;R20C7_E21;R20C7_VSS_E210;1;R20C7_A0;R20C7_E210_A0;1;R20C6_S27;R20C6_VSS_S270;1;R20C6_D2;R20C6_S270_D2;1;R21C5_X06;R21C5_W211_X06;1;R21C5_A4;R21C5_X06_A4;1;R23C9_N27;R23C9_VSS_N270;1;R22C9_A2;R22C9_N271_A2;1;R22C10_E21;R22C10_VSS_E210;1;R22C10_A0;R22C10_E210_A0;1;R20C3_N21;R20C3_VSS_N210;1;R20C3_A2;R20C3_N210_A2;1;R13C7_N21;R13C7_VSS_N210;1;R13C7_A3;R13C7_N210_A3;1;R20C4_E21;R20C4_VSS_E210;1;R20C4_A0;R20C4_E210_A0;1;R13C8_N21;R13C8_VSS_N210;1;R13C8_A3;R13C8_N210_A3;1;R17C6_A3;R17C6_W271_A3;1;R13C9_N21;R13C9_VSS_N210;1;R13C9_A3;R13C9_N210_A3;1;R17C7_W27;R17C7_VSS_W270;1;R17C6_A2;R17C6_W271_A2;1;R20C5_W21;R20C5_VSS_W210;1;R20C5_A4;R20C5_W210_A4;1;R20C3_S27;R20C3_VSS_S270;1;R20C3_D2;R20C3_S270_D2;1;R22C9_E21;R22C9_VSS_E210;1;R22C9_A1;R22C9_E210_A1;1;R20C2_W27;R20C2_VSS_W270;1;R20C2_D5;R20C2_W270_D5;1;R13C6_W21;R13C6_VSS_W210;1;R13C6_A5;R13C6_W210_A5;1;R13C7_A0;R13C7_E210_A0;1;R13C7_E21;R13C7_VSS_E210;1;R13C7_A1;R13C7_E210_A1;1;R21C2_N21;R21C2_VSS_N210;1;R21C2_A2;R21C2_N210_A2;1;VSS;;1;R20C6_W21;R20C6_VSS_W210;1;R20C6_A5;R20C6_W210_A5;1"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877579 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter_DFFR_Q_D_ALU_SUM_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877577 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[22]": {
          "hide_name": 0,
          "bits": [ 3877574 ] ,
          "attributes": {
            "ROUTING": "R20C5_X01;R20C5_N222_X01;1;R20C5_B5;R20C5_X01_B5;1;R22C5_N22;R22C5_Q2_N220;1;R21C5_X07;R21C5_N221_X07;1;R21C5_SEL6;R21C5_X07_SEL6;1;R22C5_Q2;;1;R22C5_N10;R22C5_Q2_N100;1;R21C5_B5;R21C5_N101_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_counter_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3877572 ] ,
          "attributes": {
            "ROUTING": "R21C5_F5;;1;R21C5_S25;R21C5_F5_S250;1;R22C5_A2;R22C5_S251_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[23]": {
          "hide_name": 0,
          "bits": [ 3877570 ] ,
          "attributes": {
            "ROUTING": "R22C6_EW20;R22C6_Q1_EW20;1;R22C5_N26;R22C5_W121_N260;1;R20C5_D7;R20C5_N262_D7;1;R20C6_B0;R20C6_N212_B0;1;R22C6_Q1;;1;R22C6_N21;R22C6_Q1_N210;1;R21C6_B0;R21C6_N211_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3877569 ] ,
          "attributes": {
            "ROUTING": "R21C6_F0;;1;R21C6_S20;R21C6_F0_S200;1;R22C6_X01;R22C6_S201_X01;1;R22C6_A1;R22C6_X01_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[24]": {
          "hide_name": 0,
          "bits": [ 3877567 ] ,
          "attributes": {
            "ROUTING": "R20C6_B1;R20C6_N231_B1;1;R21C6_N23;R21C6_N131_N230;1;R20C6_A6;R20C6_N231_A6;1;R22C6_Q2;;1;R22C6_N13;R22C6_Q2_N130;1;R21C6_B1;R21C6_N131_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[24]": {
          "hide_name": 0,
          "bits": [ 3877566 ] ,
          "attributes": {
            "ROUTING": "R21C6_F1;;1;R21C6_S13;R21C6_F1_S130;1;R22C6_A2;R22C6_S131_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[25]": {
          "hide_name": 0,
          "bits": [ 3877564 ] ,
          "attributes": {
            "ROUTING": "R21C7_SN10;R21C7_Q5_SN10;1;R20C7_W21;R20C7_N111_W210;1;R20C6_B2;R20C6_W211_B2;1;R21C6_S21;R21C6_W111_S210;1;R21C6_A7;R21C6_S210_A7;1;R21C7_Q5;;1;R21C7_EW10;R21C7_Q5_EW10;1;R21C6_B2;R21C6_W111_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[25]": {
          "hide_name": 0,
          "bits": [ 3877563 ] ,
          "attributes": {
            "ROUTING": "R21C6_F2;;1;R21C6_EW10;R21C6_F2_EW10;1;R21C7_A5;R21C7_E111_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[26]": {
          "hide_name": 0,
          "bits": [ 3877561 ] ,
          "attributes": {
            "ROUTING": "R20C6_X04;R20C6_N252_X04;1;R20C6_B3;R20C6_X04_B3;1;R21C6_B7;R21C6_N251_B7;1;R22C6_Q5;;1;R22C6_N25;R22C6_Q5_N250;1;R21C6_X04;R21C6_N251_X04;1;R21C6_B3;R21C6_X04_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[26]": {
          "hide_name": 0,
          "bits": [ 3877560 ] ,
          "attributes": {
            "ROUTING": "R21C6_F3;;1;R21C6_S23;R21C6_F3_S230;1;R22C6_A5;R22C6_S231_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[27]": {
          "hide_name": 0,
          "bits": [ 3877558 ] ,
          "attributes": {
            "ROUTING": "R20C6_X05;R20C6_N241_X05;1;R20C6_B6;R20C6_X05_B6;1;R21C6_N24;R21C6_N101_N240;1;R20C6_X03;R20C6_N241_X03;1;R20C6_B4;R20C6_X03_B4;1;R22C6_Q0;;1;R22C6_N10;R22C6_Q0_N100;1;R21C6_B4;R21C6_N101_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[27]": {
          "hide_name": 0,
          "bits": [ 3877557 ] ,
          "attributes": {
            "ROUTING": "R21C6_F4;;1;R21C6_S24;R21C6_F4_S240;1;R22C6_X03;R22C6_S241_X03;1;R22C6_A0;R22C6_X03_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[0]": {
          "hide_name": 0,
          "bits": [ 3877555 ] ,
          "attributes": {
            "ROUTING": "R20C2_E23;R20C2_S232_E230;1;R20C4_X06;R20C4_E232_X06;1;R20C4_SEL6;R20C4_X06_SEL6;1;R20C2_B1;R20C2_S232_B1;1;R18C2_Q3;;1;R18C2_S23;R18C2_Q3_S230;1;R20C2_S23;R20C2_S232_S230;1;R21C2_B1;R21C2_S231_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_counter_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877553 ] ,
          "attributes": {
            "ROUTING": "R21C2_F1;;1;R21C2_N13;R21C2_F1_N130;1;R20C2_N27;R20C2_N131_N270;1;R18C2_A3;R18C2_N272_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[1]": {
          "hide_name": 0,
          "bits": [ 3877551 ] ,
          "attributes": {
            "ROUTING": "R22C2_N25;R22C2_Q5_N250;1;R20C2_E25;R20C2_N252_E250;1;R20C3_A6;R20C3_E251_A6;1;R21C2_N23;R21C2_N131_N230;1;R20C2_B2;R20C2_N231_B2;1;R22C2_Q5;;1;R22C2_N13;R22C2_Q5_N130;1;R21C2_B2;R21C2_N131_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3877550 ] ,
          "attributes": {
            "ROUTING": "R21C2_F2;;1;R21C2_S22;R21C2_F2_S220;1;R22C2_X07;R22C2_S221_X07;1;R22C2_A5;R22C2_X07_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[28]": {
          "hide_name": 0,
          "bits": [ 3877548 ] ,
          "attributes": {
            "ROUTING": "R20C6_X01;R20C6_N242_X01;1;R20C6_B5;R20C6_X01_B5;1;R21C6_X05;R21C6_N241_X05;1;R21C6_C7;R21C6_X05_C7;1;R22C6_Q4;;1;R22C6_N24;R22C6_Q4_N240;1;R21C6_X03;R21C6_N241_X03;1;R21C6_B5;R21C6_X03_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[28]": {
          "hide_name": 0,
          "bits": [ 3877547 ] ,
          "attributes": {
            "ROUTING": "R21C6_F5;;1;R21C6_S10;R21C6_F5_S100;1;R22C6_A4;R22C6_S101_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[2]": {
          "hide_name": 0,
          "bits": [ 3877545 ] ,
          "attributes": {
            "ROUTING": "R20C2_X03;R20C2_N222_X03;1;R20C2_B3;R20C2_X03_B3;1;R20C2_E22;R20C2_N222_E220;1;R20C3_X01;R20C3_E221_X01;1;R20C3_A7;R20C3_X01_A7;1;R22C2_Q2;;1;R22C2_N22;R22C2_Q2_N220;1;R21C2_X01;R21C2_N221_X01;1;R21C2_B3;R21C2_X01_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877544 ] ,
          "attributes": {
            "ROUTING": "R21C2_F3;;1;R21C2_S23;R21C2_F3_S230;1;R22C2_X02;R22C2_S231_X02;1;R22C2_A2;R22C2_X02_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[3]": {
          "hide_name": 0,
          "bits": [ 3877542 ] ,
          "attributes": {
            "ROUTING": "R22C2_SN10;R22C2_Q0_SN10;1;R21C2_N25;R21C2_N111_N250;1;R20C2_B4;R20C2_N251_B4;1;R20C3_B7;R20C3_X05_B7;1;R20C2_E20;R20C2_N202_E200;1;R22C2_N20;R22C2_Q0_N200;1;R20C3_X05;R20C3_E201_X05;1;R22C2_Q0;;1;R22C2_N10;R22C2_Q0_N100;1;R21C2_B4;R21C2_N101_B4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3877541 ] ,
          "attributes": {
            "ROUTING": "R21C2_F4;;1;R21C2_S13;R21C2_F4_S130;1;R22C2_A0;R22C2_S131_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[4]": {
          "hide_name": 0,
          "bits": [ 3877539 ] ,
          "attributes": {
            "ROUTING": "R22C2_E10;R22C2_Q4_E100;1;R22C3_N24;R22C3_E101_N240;1;R20C3_X07;R20C3_N242_X07;1;R20C3_B6;R20C3_X07_B6;1;R20C2_X01;R20C2_N242_X01;1;R20C2_B5;R20C2_X01_B5;1;R22C2_Q4;;1;R22C2_N24;R22C2_Q4_N240;1;R21C2_X03;R21C2_N241_X03;1;R21C2_B5;R21C2_X03_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3877538 ] ,
          "attributes": {
            "ROUTING": "R21C2_F5;;1;R21C2_S10;R21C2_F5_S100;1;R22C2_A4;R22C2_S101_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[5]": {
          "hide_name": 0,
          "bits": [ 3877536 ] ,
          "attributes": {
            "ROUTING": "R20C3_B0;R20C3_S232_B0;1;R20C3_X06;R20C3_S232_X06;1;R20C3_C7;R20C3_X06_C7;1;R18C3_Q3;;1;R18C3_S23;R18C3_Q3_S230;1;R20C3_S23;R20C3_S232_S230;1;R21C3_B0;R21C3_S231_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3877535 ] ,
          "attributes": {
            "ROUTING": "R21C3_F0;;1;R21C3_SN10;R21C3_F0_SN10;1;R20C3_N25;R20C3_N111_N250;1;R18C3_A3;R18C3_N252_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[6]": {
          "hide_name": 0,
          "bits": [ 3877533 ] ,
          "attributes": {
            "ROUTING": "R20C3_B1;R20C3_S212_B1;1;R18C3_S13;R18C3_Q1_S130;1;R19C3_S27;R19C3_S131_S270;1;R21C3_E27;R21C3_S272_E270;1;R21C4_A6;R21C4_E271_A6;1;R18C3_Q1;;1;R18C3_S21;R18C3_Q1_S210;1;R20C3_S21;R20C3_S212_S210;1;R21C3_B1;R21C3_S211_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3877532 ] ,
          "attributes": {
            "ROUTING": "R21C3_F1;;1;R21C3_N10;R21C3_F1_N100;1;R20C3_N20;R20C3_N101_N200;1;R18C3_X01;R18C3_N202_X01;1;R18C3_A1;R18C3_X01_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[7]": {
          "hide_name": 0,
          "bits": [ 3877530 ] ,
          "attributes": {
            "ROUTING": "R21C3_N23;R21C3_N131_N230;1;R20C3_B2;R20C3_N231_B2;1;R22C3_N22;R22C3_Q2_N220;1;R20C3_C6;R20C3_N222_C6;1;R22C3_Q2;;1;R22C3_N13;R22C3_Q2_N130;1;R21C3_B2;R21C3_N131_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3877529 ] ,
          "attributes": {
            "ROUTING": "R21C3_F2;;1;R21C3_S13;R21C3_F2_S130;1;R22C3_A2;R22C3_S131_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[8]": {
          "hide_name": 0,
          "bits": [ 3877527 ] ,
          "attributes": {
            "ROUTING": "R20C3_D6;R20C3_S261_D6;1;R20C3_B3;R20C3_X03_B3;1;R19C3_S26;R19C3_S121_S260;1;R20C3_X03;R20C3_S261_X03;1;R18C3_Q0;;1;R18C3_SN20;R18C3_Q0_SN20;1;R19C3_S22;R19C3_S121_S220;1;R21C3_X03;R21C3_S222_X03;1;R21C3_B3;R21C3_X03_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3877526 ] ,
          "attributes": {
            "ROUTING": "R21C3_F3;;1;R21C3_SN20;R21C3_F3_SN20;1;R20C3_N22;R20C3_N121_N220;1;R18C3_X03;R18C3_N222_X03;1;R18C3_A0;R18C3_X03_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[9]": {
          "hide_name": 0,
          "bits": [ 3877524 ] ,
          "attributes": {
            "ROUTING": "R20C3_B4;R20C3_S252_B4;1;R20C3_E25;R20C3_S252_E250;1;R20C4_A7;R20C4_E251_A7;1;R18C3_Q5;;1;R18C3_S25;R18C3_Q5_S250;1;R20C3_S25;R20C3_S252_S250;1;R21C3_B4;R21C3_S251_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_counter_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3877522 ] ,
          "attributes": {
            "ROUTING": "R21C3_F4;;1;R21C3_N24;R21C3_F4_N240;1;R19C3_N25;R19C3_N242_N250;1;R18C3_X06;R18C3_N251_X06;1;R18C3_A5;R18C3_X06_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[10]": {
          "hide_name": 0,
          "bits": [ 3877520 ] ,
          "attributes": {
            "ROUTING": "R22C3_N21;R22C3_Q1_N210;1;R20C3_X02;R20C3_N212_X02;1;R20C3_D7;R20C3_X02_D7;1;R22C3_SN10;R22C3_Q1_SN10;1;R21C3_N25;R21C3_N111_N250;1;R20C3_B5;R20C3_N251_B5;1;R22C3_Q1;;1;R22C3_N10;R22C3_Q1_N100;1;R21C3_B5;R21C3_N101_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3877519 ] ,
          "attributes": {
            "ROUTING": "R21C3_F5;;1;R21C3_S25;R21C3_F5_S250;1;R22C3_A1;R22C3_S251_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[11]": {
          "hide_name": 0,
          "bits": [ 3877517 ] ,
          "attributes": {
            "ROUTING": "R21C4_N23;R21C4_N131_N230;1;R20C4_B0;R20C4_N231_B0;1;R21C4_E23;R21C4_N131_E230;1;R21C5_B7;R21C5_E231_B7;1;R22C4_Q3;;1;R22C4_N13;R22C4_Q3_N130;1;R21C4_B0;R21C4_N131_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_counter_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3877515 ] ,
          "attributes": {
            "ROUTING": "R21C4_F0;;1;R21C4_S13;R21C4_F0_S130;1;R22C4_A3;R22C4_S131_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[29]": {
          "hide_name": 0,
          "bits": [ 3877513 ] ,
          "attributes": {
            "ROUTING": "R20C7_W10;R20C7_Q4_W100;1;R20C6_C6;R20C6_W101_C6;1;R20C7_B0;R20C7_S240_B0;1;R20C7_Q4;;1;R20C7_S24;R20C7_Q4_S240;1;R21C7_X05;R21C7_S241_X05;1;R21C7_B0;R21C7_X05_B0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[29]": {
          "hide_name": 0,
          "bits": [ 3877512 ] ,
          "attributes": {
            "ROUTING": "R21C7_F0;;1;R21C7_SN20;R21C7_F0_SN20;1;R20C7_A4;R20C7_N121_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[12]": {
          "hide_name": 0,
          "bits": [ 3877510 ] ,
          "attributes": {
            "ROUTING": "R20C4_E24;R20C4_N242_E240;1;R20C5_X03;R20C5_E241_X03;1;R20C5_A7;R20C5_X03_A7;1;R20C4_X05;R20C4_N242_X05;1;R20C4_B1;R20C4_X05_B1;1;R22C4_Q4;;1;R22C4_N24;R22C4_Q4_N240;1;R21C4_X05;R21C4_N241_X05;1;R21C4_B1;R21C4_X05_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3877509 ] ,
          "attributes": {
            "ROUTING": "R21C4_F1;;1;R21C4_S21;R21C4_F1_S210;1;R22C4_A4;R22C4_S211_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[13]": {
          "hide_name": 0,
          "bits": [ 3877507 ] ,
          "attributes": {
            "ROUTING": "R20C4_B2;R20C4_N232_B2;1;R22C5_N20;R22C5_Q0_N200;1;R20C5_X05;R20C5_N202_X05;1;R20C5_B7;R20C5_X05_B7;1;R22C5_Q0;;1;R22C5_W13;R22C5_Q0_W130;1;R22C4_N23;R22C4_W131_N230;1;R21C4_B2;R21C4_N231_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3877506 ] ,
          "attributes": {
            "ROUTING": "R21C4_F2;;1;R21C4_E13;R21C4_F2_E130;1;R21C5_S27;R21C5_E131_S270;1;R22C5_A0;R22C5_S271_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[14]": {
          "hide_name": 0,
          "bits": [ 3877504 ] ,
          "attributes": {
            "ROUTING": "R20C4_X03;R20C4_N202_X03;1;R20C4_B3;R20C4_X03_B3;1;R20C4_X07;R20C4_N202_X07;1;R20C4_B7;R20C4_X07_B7;1;R22C4_Q0;;1;R22C4_N20;R22C4_Q0_N200;1;R21C4_X01;R21C4_N201_X01;1;R21C4_B3;R21C4_X01_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_counter_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3877502 ] ,
          "attributes": {
            "ROUTING": "R21C4_F3;;1;R21C4_S23;R21C4_F3_S230;1;R22C4_X02;R22C4_S231_X02;1;R22C4_A0;R22C4_X02_A0;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[15]": {
          "hide_name": 0,
          "bits": [ 3877500 ] ,
          "attributes": {
            "ROUTING": "R21C4_N20;R21C4_N101_N200;1;R20C4_X01;R20C4_N201_X01;1;R20C4_B4;R20C4_X01_B4;1;R21C4_E20;R21C4_N101_E200;1;R21C5_X05;R21C5_E201_X05;1;R21C5_C7;R21C5_X05_C7;1;R22C4_Q5;;1;R22C4_N10;R22C4_Q5_N100;1;R21C4_B4;R21C4_N101_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_counter_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3877498 ] ,
          "attributes": {
            "ROUTING": "R21C4_F4;;1;R21C4_S10;R21C4_F4_S100;1;R22C4_A5;R22C4_S101_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[16]": {
          "hide_name": 0,
          "bits": [ 3877496 ] ,
          "attributes": {
            "ROUTING": "R19C4_S25;R19C4_S111_S250;1;R20C4_B5;R20C4_S251_B5;1;R21C4_B6;R21C4_X08_B6;1;R18C4_Q2;;1;R18C4_SN10;R18C4_Q2_SN10;1;R19C4_S21;R19C4_S111_S210;1;R21C4_X08;R21C4_S212_X08;1;R21C4_B5;R21C4_X08_B5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3877495 ] ,
          "attributes": {
            "ROUTING": "R21C4_F5;;1;R21C4_N25;R21C4_F5_N250;1;R19C4_N25;R19C4_N252_N250;1;R18C4_A2;R18C4_N251_A2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[17]": {
          "hide_name": 0,
          "bits": [ 3877493 ] ,
          "attributes": {
            "ROUTING": "R20C5_W23;R20C5_N232_W230;1;R20C4_S23;R20C4_W231_S230;1;R20C4_C7;R20C4_S230_C7;1;R20C5_B0;R20C5_N232_B0;1;R22C5_Q3;;1;R22C5_N23;R22C5_Q3_N230;1;R21C5_B0;R21C5_N231_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_counter_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3877491 ] ,
          "attributes": {
            "ROUTING": "R21C5_F0;;1;R21C5_S13;R21C5_F0_S130;1;R22C5_A3;R22C5_S131_A3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[18]": {
          "hide_name": 0,
          "bits": [ 3877489 ] ,
          "attributes": {
            "ROUTING": "R21C4_X06;R21C4_W232_X06;1;R21C4_C6;R21C4_X06_C6;1;R21C5_N23;R21C5_W231_N230;1;R20C5_B1;R20C5_N231_B1;1;R21C7_Q4;;1;R21C7_W13;R21C7_Q4_W130;1;R21C6_W23;R21C6_W131_W230;1;R21C5_B1;R21C5_W231_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3877488 ] ,
          "attributes": {
            "ROUTING": "R21C5_F1;;1;R21C5_E21;R21C5_F1_E210;1;R21C7_X06;R21C7_E212_X06;1;R21C7_A4;R21C7_X06_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[19]": {
          "hide_name": 0,
          "bits": [ 3877486 ] ,
          "attributes": {
            "ROUTING": "R20C5_B2;R20C5_N212_B2;1;R22C5_SN10;R22C5_Q1_SN10;1;R21C5_W21;R21C5_N111_W210;1;R21C4_X02;R21C4_W211_X02;1;R21C4_D6;R21C4_X02_D6;1;R22C5_Q1;;1;R22C5_N21;R22C5_Q1_N210;1;R21C5_B2;R21C5_N211_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3877485 ] ,
          "attributes": {
            "ROUTING": "R21C5_F2;;1;R21C5_S22;R21C5_F2_S220;1;R22C5_X01;R22C5_S221_X01;1;R22C5_A1;R22C5_X01_A1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[20]": {
          "hide_name": 0,
          "bits": [ 3877483 ] ,
          "attributes": {
            "ROUTING": "R20C5_X06;R20C5_N271_X06;1;R20C5_C7;R20C5_X06_C7;1;R21C5_N27;R21C5_N131_N270;1;R20C5_X04;R20C5_N271_X04;1;R20C5_B3;R20C5_X04_B3;1;R22C5_Q4;;1;R22C5_N13;R22C5_Q4_N130;1;R21C5_B3;R21C5_N131_B3;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3877482 ] ,
          "attributes": {
            "ROUTING": "R21C5_F3;;1;R21C5_S23;R21C5_F3_S230;1;R22C5_A4;R22C5_S231_A4;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[21]": {
          "hide_name": 0,
          "bits": [ 3877480 ] ,
          "attributes": {
            "ROUTING": "R22C5_SN20;R22C5_Q5_SN20;1;R21C5_W26;R21C5_N121_W260;1;R21C5_D7;R21C5_W260_D7;1;R20C5_B4;R20C5_N252_B4;1;R22C5_Q5;;1;R22C5_N25;R22C5_Q5_N250;1;R21C5_B4;R21C5_N251_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "blink_counter_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3877478 ] ,
          "attributes": {
            "ROUTING": "R21C5_F4;;1;R21C5_S10;R21C5_F4_S100;1;R22C5_A5;R22C5_S101_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "blink_counter[30]": {
          "hide_name": 0,
          "bits": [ 3877476 ] ,
          "attributes": {
            "ROUTING": "R20C7_B1;R20C7_N231_B1;1;R21C7_N23;R21C7_N131_N230;1;R20C7_W23;R20C7_N231_W230;1;R20C6_X02;R20C6_W231_X02;1;R20C6_D6;R20C6_X02_D6;1;R22C7_Q5;;1;R22C7_N13;R22C7_Q5_N130;1;R21C7_B1;R21C7_N131_B1;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[30]": {
          "hide_name": 0,
          "bits": [ 3877475 ] ,
          "attributes": {
            "ROUTING": "R21C7_F1;;1;R21C7_S10;R21C7_F1_S100;1;R22C7_A5;R22C7_S101_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_temp_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3877472 ] ,
          "attributes": {
            "ROUTING": "R22C6_LSR0;R22C6_E211_LSR0;1;R22C6_LSR1;R22C6_E211_LSR1;1;R22C7_LSR2;R22C7_E212_LSR2;1;R22C3_LSR0;R22C3_X07_LSR0;1;R22C3_X07;R22C3_S202_X07;1;R22C3_LSR1;R22C3_X07_LSR1;1;R22C3_W21;R22C3_W212_W210;1;R22C2_LSR1;R22C2_W211_LSR1;1;R18C3_LSR1;R18C3_X05_LSR1;1;R20C7_S20;R20C7_E202_S200;1;R21C7_X07;R21C7_S201_X07;1;R21C7_LSR2;R21C7_X07_LSR2;1;R18C3_LSR2;R18C3_X05_LSR2;1;R18C3_W21;R18C3_W202_W210;1;R18C2_LSR1;R18C2_W211_LSR1;1;R22C5_E21;R22C5_S212_E210;1;R22C6_LSR2;R22C6_E211_LSR2;1;R20C5_E20;R20C5_S202_E200;1;R20C7_X05;R20C7_E202_X05;1;R20C7_LSR2;R20C7_X05_LSR2;1;R18C3_X05;R18C3_W202_X05;1;R18C3_LSR0;R18C3_X05_LSR0;1;R22C4_LSR2;R22C4_W211_LSR2;1;R22C5_LSR0;R22C5_X08_LSR0;1;R22C2_LSR2;R22C2_X05_LSR2;1;R22C5_W21;R22C5_S212_W210;1;R22C4_LSR0;R22C4_W211_LSR0;1;R22C5_LSR1;R22C5_X08_LSR1;1;R18C5_S20;R18C5_OF0_S200;1;R20C5_S21;R20C5_S202_S210;1;R22C5_X08;R22C5_S212_X08;1;R22C5_LSR2;R22C5_X08_LSR2;1;R18C4_X05;R18C4_W201_X05;1;R18C4_LSR1;R18C4_X05_LSR1;1;R18C4_S20;R18C4_W201_S200;1;R20C4_S21;R20C4_S202_S210;1;R22C4_X08;R22C4_S212_X08;1;R22C4_LSR1;R22C4_X08_LSR1;1;R18C5_OF0;;1;R18C5_W20;R18C5_OF0_W200;1;R18C3_S20;R18C3_W202_S200;1;R20C3_S20;R20C3_S202_S200;1;R22C3_W20;R22C3_S202_W200;1;R22C2_X05;R22C2_W201_X05;1;R22C2_LSR0;R22C2_X05_LSR0;1"
          }
        },
        "blink_counter[31]": {
          "hide_name": 0,
          "bits": [ 3877471 ] ,
          "attributes": {
            "ROUTING": "R20C7_S13;R20C7_Q5_S130;1;R20C7_B2;R20C7_S130_B2;1;R21C7_W21;R21C7_S111_W210;1;R21C6_X02;R21C6_W211_X02;1;R21C6_D7;R21C6_X02_D7;1;R20C7_Q5;;1;R20C7_SN10;R20C7_Q5_SN10;1;R21C7_B2;R21C7_S111_B2;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:23.12-23.25"
          }
        },
        "blink_counter_DFFR_Q_D[31]": {
          "hide_name": 0,
          "bits": [ 3877470 ] ,
          "attributes": {
            "ROUTING": "R21C7_F2;;1;R21C7_N22;R21C7_F2_N220;1;R20C7_X07;R20C7_N221_X07;1;R20C7_A5;R20C7_X07_A5;1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\uart\\uart.v:119.26-119.43|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877469 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R20C7_CLK2;R20C7_GB00_CLK2;5;R20C8_GBO0;R20C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R22C7_CLK2;R22C7_GB00_CLK2;5;R22C8_GBO0;R22C8_GT00_GBO0;5;R22C5_CLK2;R22C5_GB00_CLK2;5;R22C4_GBO0;R22C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R22C5_CLK0;R22C5_GB00_CLK0;5;R21C7_CLK2;R21C7_GB00_CLK2;5;R21C8_GBO0;R21C8_GT00_GBO0;5;R22C5_CLK1;R22C5_GB00_CLK1;5;R18C4_CLK1;R18C4_GB00_CLK1;5;R18C4_GBO0;R18C4_GT00_GBO0;5;R22C4_CLK2;R22C4_GB00_CLK2;5;R22C4_CLK0;R22C4_GB00_CLK0;5;R22C4_CLK1;R22C4_GB00_CLK1;5;R22C3_CLK0;R22C3_GB00_CLK0;5;R18C3_CLK2;R18C3_GB00_CLK2;5;R18C3_CLK0;R18C3_GB00_CLK0;5;R22C3_CLK1;R22C3_GB00_CLK1;5;R18C3_CLK1;R18C3_GB00_CLK1;5;R22C2_CLK2;R22C2_GB00_CLK2;5;R22C2_CLK0;R22C2_GB00_CLK0;5;R22C2_CLK1;R22C2_GB00_CLK1;5;R22C6_CLK2;R22C6_GB00_CLK2;5;R18C2_CLK1;R18C2_GB00_CLK1;5;R22C6_CLK0;R22C6_GB00_CLK0;5;R22C6_CLK1;R22C6_GB00_CLK1;5;R17C4_CLK2;R17C4_GB00_CLK2;5;R17C4_GBO0;R17C4_GT00_GBO0;5;R17C4_CLK0;R17C4_GB00_CLK0;5;R18C9_CLK0;R18C9_GB00_CLK0;5;R18C8_GBO0;R18C8_GT00_GBO0;5;R18C11_CLK1;R18C11_GB00_CLK1;5;R18C12_GBO0;R18C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R18C11_CLK0;R18C11_GB00_CLK0;5;R17C11_CLK2;R17C11_GB00_CLK2;5;R17C12_GBO0;R17C12_GT00_GBO0;5;R17C10_CLK2;R17C10_GB00_CLK2;5;R17C8_GBO0;R17C8_GT00_GBO0;5;R17C11_CLK1;R17C11_GB00_CLK1;5;R16C7_CLK2;R16C7_GB00_CLK2;5;R16C8_GBO0;R16C8_GT00_GBO0;5;R17C7_CLK1;R17C7_GB00_CLK1;5;R18C7_CLK0;R18C7_GB00_CLK0;5;R17C7_CLK0;R17C7_GB00_CLK0;5;R17C9_CLK2;R17C9_GB00_CLK2;5;R21C11_CLK2;R21C11_GB00_CLK2;5;R21C12_GBO0;R21C12_GT00_GBO0;5;R20C11_CLK2;R20C11_GB00_CLK2;5;R20C12_GBO0;R20C12_GT00_GBO0;5;R22C10_CLK2;R22C10_GB00_CLK2;5;R23C10_CLK0;R23C10_GB00_CLK0;5;R23C8_GBO0;R23C8_GT00_GBO0;5;R23C8_CLK0;R23C8_GB00_CLK0;5;R21C8_CLK0;R21C8_GB00_CLK0;5;R23C9_CLK1;R23C9_GB00_CLK1;5;R21C8_CLK2;R21C8_GB00_CLK2;5;R20C9_CLK2;R20C9_GB00_CLK2;5;R21C9_CLK1;R21C9_GB00_CLK1;5;R21C10_CLK0;R21C10_GB00_CLK0;5;R21C10_CLK1;R21C10_GB00_CLK1;5;R17C10_CLK1;R17C10_GB00_CLK1;5;R17C8_CLK1;R17C8_GB00_CLK1;5;R17C8_CLK2;R17C8_GB00_CLK2;5;R16C8_CLK2;R16C8_GB00_CLK2;5;R16C6_CLK2;R16C6_GB00_CLK2;5;R16C4_GBO0;R16C4_GT00_GBO0;5;R16C6_CLK1;R16C6_GB00_CLK1;5;R13C10_CLK2;R13C10_GB00_CLK2;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R12C8_CLK0;R12C8_GB00_CLK0;5;R12C8_GBO0;R12C8_GT00_GBO0;5;R14C8_CLK1;R14C8_GB00_CLK1;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R14C8_CLK2;R14C8_GB00_CLK2;5;R14C8_CLK0;R14C8_GB00_CLK0;5;R14C7_CLK1;R14C7_GB00_CLK1;5;R12C7_CLK2;R12C7_GB00_CLK2;5;R15C8_CLK2;R15C8_GB00_CLK2;5;R15C8_GBO0;R15C8_GT00_GBO0;5;R15C7_CLK1;R15C7_GB00_CLK1;5;R15C7_CLK2;R15C7_GB00_CLK2;5;R14C9_CLK1;R14C9_GB00_CLK1;5;R14C6_CLK2;R14C6_GB00_CLK2;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R15C6_CLK2;R15C6_GB00_CLK2;5;R15C4_GBO0;R15C4_GT00_GBO0;5;R12C9_CLK1;R12C9_GB00_CLK1;5;R14C9_CLK2;R14C9_GB00_CLK2;5;R14C9_CLK0;R14C9_GB00_CLK0;5;R12C8_CLK1;R12C8_GB00_CLK1;5;R16C7_CLK0;R16C7_GB00_CLK0;5;R17C5_CLK1;R17C5_GB00_CLK1;5;R16C5_CLK1;R16C5_GB00_CLK1;5"
          }
        }
      }
    }
  }
}
