
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v
# synth_design -part xc7z020clg484-3 -top rfifo -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top rfifo -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 88631 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 244770 ; free virtual = 312769
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rfifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v:187]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v:324]
	Parameter DATA_WIDTH bound to: 8'b01000000 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v:324]
INFO: [Synth 8-6155] done synthesizing module 'rfifo' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v:187]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1604.301 ; gain = 130.660 ; free physical = 244738 ; free virtual = 312739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1604.301 ; gain = 130.660 ; free physical = 244738 ; free virtual = 312739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1612.297 ; gain = 138.656 ; free physical = 244738 ; free virtual = 312739
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v:210]
INFO: [Synth 8-5546] ROM "q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.309 ; gain = 138.668 ; free physical = 244663 ; free virtual = 312664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart_rfifo |           1|     63488|
|2     |rfifo__GB1    |           1|      2383|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register q_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v:235]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	             2048 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register q_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v:235]
Hierarchical RTL Component report 
Module rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	             2048 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_addr/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244414 ; free virtual = 312424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram: | ram_reg    | 4 x 64(NO_CHANGE)      | W | R | 4 x 64(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM ram_addr/ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart_rfifo |           1|        69|
|2     |rfifo__GB1    |           1|      2132|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244399 ; free virtual = 312408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram: | ram_reg    | 4 x 64(NO_CHANGE)      | W | R | 4 x 64(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart_rfifo |           1|        69|
|2     |rfifo__GB1    |           1|      2132|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ram_addr/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_addr/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244373 ; free virtual = 312383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244323 ; free virtual = 312332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244322 ; free virtual = 312332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244321 ; free virtual = 312331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244321 ; free virtual = 312331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244317 ; free virtual = 312327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244316 ; free virtual = 312326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     4|
|2     |LUT2     |     4|
|3     |LUT3     |     2|
|4     |LUT4     |     1|
|5     |LUT5     |    35|
|6     |LUT6     |     4|
|7     |RAMB36E1 |     2|
|8     |FDRE     |  2062|
+------+---------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |  2114|
|2     |  ram_addr |dual_port_ram |     2|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244316 ; free virtual = 312326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244315 ; free virtual = 312325
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.922 ; gain = 256.281 ; free physical = 244315 ; free virtual = 312325
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rfifo' is not ideal for floorplanning, since the cellview 'rfifo' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.078 ; gain = 0.000 ; free physical = 244166 ; free virtual = 312176
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1856.078 ; gain = 382.535 ; free physical = 244214 ; free virtual = 312224
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2354.688 ; gain = 498.609 ; free physical = 243781 ; free virtual = 311793
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2354.688 ; gain = 0.000 ; free physical = 243782 ; free virtual = 311793
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2378.695 ; gain = 0.000 ; free physical = 243779 ; free virtual = 311791
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2488.977 ; gain = 0.004 ; free physical = 243548 ; free virtual = 311559

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1d8d3c857

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2488.977 ; gain = 0.000 ; free physical = 243547 ; free virtual = 311558

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d8d3c857

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2496.961 ; gain = 0.004 ; free physical = 243284 ; free virtual = 311296
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d8d3c857

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2496.961 ; gain = 0.004 ; free physical = 243284 ; free virtual = 311295
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b680ca3a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2496.961 ; gain = 0.004 ; free physical = 243264 ; free virtual = 311276
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b680ca3a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2496.961 ; gain = 0.004 ; free physical = 243259 ; free virtual = 311270
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2496.961 ; gain = 0.004 ; free physical = 243244 ; free virtual = 311255
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2496.961 ; gain = 0.004 ; free physical = 243242 ; free virtual = 311254
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.961 ; gain = 0.000 ; free physical = 243242 ; free virtual = 311254
Ending Logic Optimization Task | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2496.961 ; gain = 0.004 ; free physical = 243242 ; free virtual = 311254

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.525 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244393 ; free virtual = 312402
Ending Power Optimization Task | Checksum: 15e6a8afe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2723.059 ; gain = 226.098 ; free physical = 244397 ; free virtual = 312405

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244397 ; free virtual = 312405

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244397 ; free virtual = 312405
Ending Netlist Obfuscation Task | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244397 ; free virtual = 312405
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2723.059 ; gain = 234.086 ; free physical = 244396 ; free virtual = 312405
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 15e6a8afe
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module rfifo ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244366 ; free virtual = 312375
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244360 ; free virtual = 312369
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.525 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244345 ; free virtual = 312354
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 62 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244343 ; free virtual = 312352
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244342 ; free virtual = 312351

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244351 ; free virtual = 312359


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design rfifo ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2062
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244349 ; free virtual = 312358
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 15e6a8afe
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244352 ; free virtual = 312361
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 2165040 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244363 ; free virtual = 312371
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244361 ; free virtual = 312370
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244361 ; free virtual = 312370
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244360 ; free virtual = 312369
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244360 ; free virtual = 312368

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244359 ; free virtual = 312368
Ending Netlist Obfuscation Task | Checksum: 15e6a8afe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244359 ; free virtual = 312368
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312230
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3ba2b26

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244222 ; free virtual = 312231

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 512b703c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244175 ; free virtual = 312184

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 749e311a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244165 ; free virtual = 312174

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 749e311a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244165 ; free virtual = 312174
Phase 1 Placer Initialization | Checksum: 749e311a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244165 ; free virtual = 312174

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 114290323

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244163 ; free virtual = 312172

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244015 ; free virtual = 312023

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 8c7c7e93

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 244013 ; free virtual = 312022
Phase 2 Global Placement | Checksum: 1d06080e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243988 ; free virtual = 311997

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d06080e2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243988 ; free virtual = 311996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13451491b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243977 ; free virtual = 311986

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eb94a3e9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243976 ; free virtual = 311985

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 132089a2e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243976 ; free virtual = 311985

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13cd99c1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243891 ; free virtual = 311900

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13cd99c1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243889 ; free virtual = 311898

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18655d689

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243887 ; free virtual = 311896
Phase 3 Detail Placement | Checksum: 18655d689

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243886 ; free virtual = 311895

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16f5c6f4d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 16f5c6f4d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243853 ; free virtual = 311862
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.934. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 240e732a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243852 ; free virtual = 311861
Phase 4.1 Post Commit Optimization | Checksum: 240e732a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243847 ; free virtual = 311856

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 240e732a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243845 ; free virtual = 311854

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 240e732a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243841 ; free virtual = 311850

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243841 ; free virtual = 311850
Phase 4.4 Final Placement Cleanup | Checksum: 24f9c35b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243840 ; free virtual = 311849
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24f9c35b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243839 ; free virtual = 311848
Ending Placer Task | Checksum: 159477f44

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243850 ; free virtual = 311859
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243850 ; free virtual = 311858
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 94.8% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243775 ; free virtual = 311784
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243764 ; free virtual = 311773
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243726 ; free virtual = 311737
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8745ea5a ConstDB: 0 ShapeSum: d20194ea RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rdreq" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rdreq". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wrreq" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wrreq". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 171fda453

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243198 ; free virtual = 311209
Post Restoration Checksum: NetGraph: 97fb6d8e NumContArr: da0236c5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 171fda453

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243195 ; free virtual = 311206

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 171fda453

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243163 ; free virtual = 311174

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 171fda453

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243163 ; free virtual = 311174
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1af1ca9f7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243148 ; free virtual = 311160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.005  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b71816a7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243163 ; free virtual = 311174

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20dc8aa71

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243246 ; free virtual = 311258

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.173  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1db1ceb8c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243167 ; free virtual = 311179
Phase 4 Rip-up And Reroute | Checksum: 1db1ceb8c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243163 ; free virtual = 311174

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1db1ceb8c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243162 ; free virtual = 311174

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1db1ceb8c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243164 ; free virtual = 311176
Phase 5 Delay and Skew Optimization | Checksum: 1db1ceb8c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243164 ; free virtual = 311176

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10bcdf97d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243159 ; free virtual = 311171
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.173  | TNS=0.000  | WHS=0.125  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10bcdf97d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243159 ; free virtual = 311171
Phase 6 Post Hold Fix | Checksum: 10bcdf97d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243158 ; free virtual = 311170

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.15103 %
  Global Horizontal Routing Utilization  = 0.211291 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10c654f9d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243167 ; free virtual = 311179

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10c654f9d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243164 ; free virtual = 311176

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 878dc0fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243157 ; free virtual = 311168

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.173  | TNS=0.000  | WHS=0.125  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 878dc0fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243156 ; free virtual = 311168
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243187 ; free virtual = 311198

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243186 ; free virtual = 311198
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243200 ; free virtual = 311212
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243201 ; free virtual = 311216
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2723.059 ; gain = 0.000 ; free physical = 243198 ; free virtual = 311212
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU64PEEng_submodules/rfifo/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2853.172 ; gain = 0.000 ; free physical = 243514 ; free virtual = 311525
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:50:13 2022...
