Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date             : Fri Aug 13 15:36:50 2021
| Host             : chromatic running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.871        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.743        |
| Device Static (W)        | 0.128        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.4         |
| Junction Temperature (C) | 46.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |        8 |       --- |             --- |
| Slice Logic              |     0.011 |     9876 |       --- |             --- |
|   LUT as Logic           |     0.009 |     2662 |     17600 |           15.13 |
|   CARRY4                 |    <0.001 |      161 |      4400 |            3.66 |
|   Register               |    <0.001 |     5680 |     35200 |           16.14 |
|   F7/F8 Muxes            |    <0.001 |      800 |     17600 |            4.55 |
|   LUT as Shift Register  |    <0.001 |       46 |      6000 |            0.77 |
|   LUT as Distributed RAM |    <0.001 |       12 |      6000 |            0.20 |
|   Others                 |     0.000 |      265 |       --- |             --- |
| Signals                  |     0.029 |     8104 |       --- |             --- |
| Block RAM                |     0.006 |      2.5 |        60 |            4.17 |
| PLL                      |     0.105 |        1 |         2 |           50.00 |
| DSPs                     |     0.012 |       17 |        80 |           21.25 |
| I/O                      |     0.268 |       43 |       100 |           43.00 |
| PS7                      |     1.290 |        1 |       --- |             --- |
| Static Power             |     0.128 |          |           |                 |
| Total                    |     1.871 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |     0.099 |       0.091 |      0.008 | Unspecified | NA         |
| Vccaux    |       1.800 |     0.066 |       0.058 |      0.009 | Unspecified | NA         |
| Vcco33    |       3.300 |     0.079 |       0.078 |      0.001 | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccpint   |       1.000 |     0.711 |       0.679 |      0.032 | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+---------------------------------------------+-----------------+
| Clock                   | Domain                                      | Constraint (ns) |
+-------------------------+---------------------------------------------+-----------------+
| adc_clk_p_i             | adc_clk_p_i                                 |             8.0 |
| clk_out1_system_pll_0_0 | system_i/pll_0/inst/clk_out1_system_pll_0_0 |             8.0 |
| clk_out2_system_pll_0_0 | system_i/pll_0/inst/clk_out2_system_pll_0_0 |             4.0 |
| clk_out3_system_pll_0_0 | system_i/pll_0/inst/clk_out3_system_pll_0_0 |             4.0 |
| clkfbout_system_pll_0_0 | system_i/pll_0/inst/clkfbout_system_pll_0_0 |             8.0 |
+-------------------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| system_wrapper             |     1.743 |
|   system_i                 |     1.477 |
|     MSE_0                  |     0.007 |
|       inst                 |     0.006 |
|     axis_clock_converter_0 |     0.002 |
|       inst                 |     0.002 |
|     axis_red_pitaya_dac_0  |     0.003 |
|       inst                 |     0.003 |
|     fir_poly_0             |     0.017 |
|       inst                 |     0.017 |
|     pll_0                  |     0.106 |
|       inst                 |     0.106 |
|     ps_0                   |     1.291 |
|       inst                 |     1.291 |
|     ps_0_axi_periph        |     0.007 |
|       s00_couplers         |     0.007 |
|     sig_exp_decay_0        |     0.002 |
|       inst                 |     0.002 |
|     system_configuration   |     0.037 |
|       cfg_0                |     0.037 |
|     writer_0               |     0.003 |
|       inst                 |     0.003 |
|     writer_1               |     0.002 |
|       inst                 |     0.002 |
+----------------------------+-----------+


