Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 24 00:59:14 2021
| Host         : LAPTOP-PLJ77UIT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file camera_vga_wrapper_timing_summary_routed.rpt -pb camera_vga_wrapper_timing_summary_routed.pb -rpx camera_vga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : camera_vga_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 121 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1269 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.377        0.000                      0                 1212        0.049        0.000                      0                 1212        3.000        0.000                       0                   251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
camera_vga_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_camera_vga_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clk_out2_camera_vga_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_camera_vga_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
camera_vga_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_camera_vga_clk_wiz_0_0         35.426        0.000                      0                  102        0.101        0.000                      0                  102       19.500        0.000                       0                    56  
  clk_out2_camera_vga_clk_wiz_0_0         12.456        0.000                      0                  338        0.049        0.000                      0                  338        9.500        0.000                       0                   190  
  clkfbout_camera_vga_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                             7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_camera_vga_clk_wiz_0_0  clk_out1_camera_vga_clk_wiz_0_0       13.213        0.000                      0                   12        0.101        0.000                      0                   12  
clk_out1_camera_vga_clk_wiz_0_0  clk_out2_camera_vga_clk_wiz_0_0        9.377        0.000                      0                  766        0.112        0.000                      0                  766  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  camera_vga_i/clk_wiz_0/inst/clk_in1
  To Clock:  camera_vga_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camera_vga_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { camera_vga_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_camera_vga_clk_wiz_0_0
  To Clock:  clk_out1_camera_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.072ns (25.853%)  route 3.075ns (74.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.970     5.814    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.499    41.499    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[4]/C
                         clock pessimism              0.004    41.503    
                         clock uncertainty           -0.095    41.409    
    SLICE_X20Y43         FDRE (Setup_fdre_C_CE)      -0.169    41.240    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         41.240    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.072ns (25.853%)  route 3.075ns (74.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.970     5.814    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.499    41.499    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[5]/C
                         clock pessimism              0.004    41.503    
                         clock uncertainty           -0.095    41.409    
    SLICE_X20Y43         FDRE (Setup_fdre_C_CE)      -0.169    41.240    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         41.240    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.072ns (25.853%)  route 3.075ns (74.147%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.970     5.814    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.499    41.499    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]/C
                         clock pessimism              0.004    41.503    
                         clock uncertainty           -0.095    41.409    
    SLICE_X20Y43         FDRE (Setup_fdre_C_CE)      -0.169    41.240    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         41.240    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.072ns (27.090%)  route 2.885ns (72.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.780     5.624    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.499    41.499    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[0]/C
                         clock pessimism              0.004    41.503    
                         clock uncertainty           -0.095    41.409    
    SLICE_X21Y43         FDRE (Setup_fdre_C_CE)      -0.205    41.204    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.072ns (27.090%)  route 2.885ns (72.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.780     5.624    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.499    41.499    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[1]/C
                         clock pessimism              0.004    41.503    
                         clock uncertainty           -0.095    41.409    
    SLICE_X21Y43         FDRE (Setup_fdre_C_CE)      -0.205    41.204    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.072ns (27.090%)  route 2.885ns (72.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.780     5.624    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.499    41.499    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]/C
                         clock pessimism              0.004    41.503    
                         clock uncertainty           -0.095    41.409    
    SLICE_X21Y43         FDRE (Setup_fdre_C_CE)      -0.205    41.204    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.580ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.072ns (27.090%)  route 2.885ns (72.910%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.780     5.624    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.499    41.499    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]/C
                         clock pessimism              0.004    41.503    
                         clock uncertainty           -0.095    41.409    
    SLICE_X21Y43         FDRE (Setup_fdre_C_CE)      -0.205    41.204    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 35.580    

Slack (MET) :             35.764ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 1.072ns (28.155%)  route 2.735ns (71.845%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.631     5.474    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X20Y42         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.498    41.498    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y42         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[6]/C
                         clock pessimism              0.004    41.502    
                         clock uncertainty           -0.095    41.408    
    SLICE_X20Y42         FDRE (Setup_fdre_C_CE)      -0.169    41.239    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                 35.764    

Slack (MET) :             35.764ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 1.072ns (28.155%)  route 2.735ns (71.845%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.631     5.474    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X20Y42         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.498    41.498    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y42         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[7]/C
                         clock pessimism              0.004    41.502    
                         clock uncertainty           -0.095    41.408    
    SLICE_X20Y42         FDRE (Setup_fdre_C_CE)      -0.169    41.239    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                 35.764    

Slack (MET) :             35.764ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 1.072ns (28.155%)  route 2.735ns (71.845%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.667     1.667    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.419     2.086 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[2]/Q
                         net (fo=5, routed)           1.250     3.336    camera_vga_i/ov7670_vga_0/U0/hCounter[2]
    SLICE_X23Y40         LUT5 (Prop_lut5_I3_O)        0.327     3.663 f  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2/O
                         net (fo=6, routed)           0.855     4.518    camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_2_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I5_O)        0.326     4.844 r  camera_vga_i/ov7670_vga_0/U0/vCounter[9]_i_1/O
                         net (fo=10, routed)          0.631     5.474    camera_vga_i/ov7670_vga_0/U0/vCounter_1
    SLICE_X20Y42         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.498    41.498    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y42         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[8]/C
                         clock pessimism              0.004    41.502    
                         clock uncertainty           -0.095    41.408    
    SLICE_X20Y42         FDRE (Setup_fdre_C_CE)      -0.169    41.239    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                 35.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.373ns (74.238%)  route 0.129ns (25.762%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y49         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[14]/Q
                         net (fo=55, routed)          0.129     0.853    camera_vga_i/ov7670_vga_0/U0/frame_addr[13]
    SLICE_X24Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.009 r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.010    camera_vga_i/ov7670_vga_0/U0/address_reg[15]_i_1_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.063 r  camera_vga_i/ov7670_vga_0/U0/address_reg[18]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.063    camera_vga_i/ov7670_vga_0/U0/address_reg[18]_i_3_n_7
    SLICE_X24Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.828     0.828    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[16]/C
                         clock pessimism              0.000     0.828    
    SLICE_X24Y50         FDRE (Hold_fdre_C_D)         0.134     0.962    camera_vga_i/ov7670_vga_0/U0/address_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/address_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.386ns (74.888%)  route 0.129ns (25.112%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y49         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[14]/Q
                         net (fo=55, routed)          0.129     0.853    camera_vga_i/ov7670_vga_0/U0/frame_addr[13]
    SLICE_X24Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.009 r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.010    camera_vga_i/ov7670_vga_0/U0/address_reg[15]_i_1_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.076 r  camera_vga_i/ov7670_vga_0/U0/address_reg[18]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.076    camera_vga_i/ov7670_vga_0/U0/address_reg[18]_i_3_n_5
    SLICE_X24Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.828     0.828    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[18]/C
                         clock pessimism              0.000     0.828    
    SLICE_X24Y50         FDRE (Hold_fdre_C_D)         0.134     0.962    camera_vga_i/ov7670_vga_0/U0/address_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/address_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.409ns (75.960%)  route 0.129ns (24.040%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y49         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[14]/Q
                         net (fo=55, routed)          0.129     0.853    camera_vga_i/ov7670_vga_0/U0/frame_addr[13]
    SLICE_X24Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.009 r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.010    camera_vga_i/ov7670_vga_0/U0/address_reg[15]_i_1_n_0
    SLICE_X24Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.099 r  camera_vga_i/ov7670_vga_0/U0/address_reg[18]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.099    camera_vga_i/ov7670_vga_0/U0/address_reg[18]_i_3_n_6
    SLICE_X24Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.828     0.828    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[17]/C
                         clock pessimism              0.000     0.828    
    SLICE_X24Y50         FDRE (Hold_fdre_C_D)         0.134     0.962    camera_vga_i/ov7670_vga_0/U0/address_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/vCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560     0.560    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[0]/Q
                         net (fo=8, routed)           0.087     0.788    camera_vga_i/ov7670_vga_0/U0/vCounter[0]
    SLICE_X20Y43         LUT6 (Prop_lut6_I2_O)        0.045     0.833 r  camera_vga_i/ov7670_vga_0/U0/vCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.833    camera_vga_i/ov7670_vga_0/U0/vCounter[5]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.830     0.830    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[5]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.121     0.694    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560     0.560    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]/Q
                         net (fo=8, routed)           0.133     0.833    camera_vga_i/ov7670_vga_0/U0/vCounter[2]
    SLICE_X20Y43         LUT5 (Prop_lut5_I0_O)        0.045     0.878 r  camera_vga_i/ov7670_vga_0/U0/vCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.878    camera_vga_i/ov7670_vga_0/U0/vCounter[4]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.830     0.830    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[4]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.120     0.693    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.626%)  route 0.096ns (31.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560     0.560    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]/Q
                         net (fo=6, routed)           0.096     0.819    camera_vga_i/ov7670_vga_0/U0/vCounter[9]
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.864 r  camera_vga_i/ov7670_vga_0/U0/vCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.864    camera_vga_i/ov7670_vga_0/U0/vCounter[3]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.830     0.830    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.092     0.665    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.401%)  route 0.097ns (31.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560     0.560    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X20Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     0.724 f  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[9]/Q
                         net (fo=6, routed)           0.097     0.820    camera_vga_i/ov7670_vga_0/U0/vCounter[9]
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.865 r  camera_vga_i/ov7670_vga_0/U0/vCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.865    camera_vga_i/ov7670_vga_0/U0/vCounter[2]_i_1_n_0
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.830     0.830    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]/C
                         clock pessimism             -0.257     0.573    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.091     0.664    camera_vga_i/ov7670_vga_0/U0/vCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.594%)  route 0.352ns (65.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560     0.560    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X21Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  camera_vga_i/ov7670_vga_0/U0/vCounter_reg[3]/Q
                         net (fo=8, routed)           0.227     0.928    camera_vga_i/ov7670_vga_0/U0/vCounter[3]
    SLICE_X20Y44         LUT4 (Prop_lut4_I2_O)        0.045     0.973 r  camera_vga_i/ov7670_vga_0/U0/vga_vsync_i_1/O
                         net (fo=1, routed)           0.124     1.097    camera_vga_i/ov7670_vga_0/U0/vga_vsync_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.828     0.828    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X22Y44         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_vsync_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.070     0.893    camera_vga_i/ov7670_vga_0/U0/vga_vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/hCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.085%)  route 0.134ns (41.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.559     0.559    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X23Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.134     0.834    camera_vga_i/ov7670_vga_0/U0/hCounter[6]
    SLICE_X25Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.879 r  camera_vga_i/ov7670_vga_0/U0/hCounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.879    camera_vga_i/ov7670_vga_0/U0/hCounter_0[9]
    SLICE_X25Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.827     0.827    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X25Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[9]/C
                         clock pessimism             -0.252     0.575    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.092     0.667    camera_vga_i/ov7670_vga_0/U0/hCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/hCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.904%)  route 0.135ns (42.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.559     0.559    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X23Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[6]/Q
                         net (fo=7, routed)           0.135     0.835    camera_vga_i/ov7670_vga_0/U0/hCounter[6]
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.045     0.880 r  camera_vga_i/ov7670_vga_0/U0/hCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.880    camera_vga_i/ov7670_vga_0/U0/hCounter_0[8]
    SLICE_X25Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.827     0.827    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X25Y40         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/hCounter_reg[8]/C
                         clock pessimism             -0.252     0.575    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.091     0.666    camera_vga_i/ov7670_vga_0/U0/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_camera_vga_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    camera_vga_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X24Y46     camera_vga_i/ov7670_vga_0/U0/address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X24Y48     camera_vga_i/ov7670_vga_0/U0/address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X24Y48     camera_vga_i/ov7670_vga_0/U0/address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X24Y49     camera_vga_i/ov7670_vga_0/U0/address_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X24Y49     camera_vga_i/ov7670_vga_0/U0/address_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X24Y49     camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X24Y49     camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X24Y50     camera_vga_i/ov7670_vga_0/U0/address_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y46     camera_vga_i/ov7670_vga_0/U0/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y50     camera_vga_i/ov7670_vga_0/U0/address_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y50     camera_vga_i/ov7670_vga_0/U0/address_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y50     camera_vga_i/ov7670_vga_0/U0/address_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y46     camera_vga_i/ov7670_vga_0/U0/address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y46     camera_vga_i/ov7670_vga_0/U0/address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y46     camera_vga_i/ov7670_vga_0/U0/address_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y44     camera_vga_i/ov7670_vga_0/U0/vga_vsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y48     camera_vga_i/ov7670_vga_0/U0/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y48     camera_vga_i/ov7670_vga_0/U0/address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y46     camera_vga_i/ov7670_vga_0/U0/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y48     camera_vga_i/ov7670_vga_0/U0/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y48     camera_vga_i/ov7670_vga_0/U0/address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y49     camera_vga_i/ov7670_vga_0/U0/address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y49     camera_vga_i/ov7670_vga_0/U0/address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y49     camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y49     camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y50     camera_vga_i/ov7670_vga_0/U0/address_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y50     camera_vga_i/ov7670_vga_0/U0/address_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y50     camera_vga_i/ov7670_vga_0/U0/address_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_camera_vga_clk_wiz_0_0
  To Clock:  clk_out2_camera_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.456ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.642ns (9.214%)  route 6.326ns (90.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.673    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y44         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=55, routed)          5.486     7.677    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     7.801 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_161/O
                         net (fo=1, routed)           0.840     8.641    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_109
    RAMB36_X1Y0          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.537    21.537    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.004    21.541    
                         clock uncertainty           -0.084    21.457    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    21.097    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.097    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                 12.456    

Slack (MET) :             12.764ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 0.642ns (9.645%)  route 6.015ns (90.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 21.534 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.673    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y44         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=55, routed)          5.456     7.647    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     7.771 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.558     8.330    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_120
    RAMB36_X1Y2          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.534    21.534    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.004    21.538    
                         clock uncertainty           -0.084    21.454    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    21.094    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.094    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                 12.764    

Slack (MET) :             12.781ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.642ns (9.665%)  route 6.000ns (90.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.673    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y44         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=55, routed)          5.236     7.427    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.124     7.551 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_175/O
                         net (fo=1, routed)           0.765     8.315    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_116
    RAMB36_X1Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.536    21.536    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.004    21.540    
                         clock uncertainty           -0.084    21.456    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    21.096    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.096    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 12.781    

Slack (MET) :             12.946ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.826ns (43.442%)  route 3.679ns (56.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.716     1.716    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.170 f  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.260     5.430    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.554 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.805     6.360    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.484 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.733     7.217    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.881     8.222    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X36Y6          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.575    21.575    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X36Y6          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
                         clock pessimism              0.105    21.680    
                         clock uncertainty           -0.084    21.596    
    SLICE_X36Y6          FDSE (Setup_fdse_C_S)       -0.429    21.167    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         21.167    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 12.946    

Slack (MET) :             12.946ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.826ns (43.442%)  route 3.679ns (56.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.716     1.716    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.170 f  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.260     5.430    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.554 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.805     6.360    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.484 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.733     7.217    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.881     8.222    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X36Y6          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.575    21.575    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X36Y6          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[7]/C
                         clock pessimism              0.105    21.680    
                         clock uncertainty           -0.084    21.596    
    SLICE_X36Y6          FDSE (Setup_fdse_C_S)       -0.429    21.167    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         21.167    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 12.946    

Slack (MET) :             12.946ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.826ns (43.442%)  route 3.679ns (56.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.716     1.716    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.170 f  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.260     5.430    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.554 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.805     6.360    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.484 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.733     7.217    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.881     8.222    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X36Y6          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.575    21.575    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X36Y6          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[8]/C
                         clock pessimism              0.105    21.680    
                         clock uncertainty           -0.084    21.596    
    SLICE_X36Y6          FDSE (Setup_fdse_C_S)       -0.429    21.167    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         21.167    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 12.946    

Slack (MET) :             12.946ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.826ns (43.442%)  route 3.679ns (56.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.716     1.716    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.170 f  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.260     5.430    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.554 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.805     6.360    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.484 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.733     7.217    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.881     8.222    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X36Y6          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.575    21.575    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X36Y6          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[9]/C
                         clock pessimism              0.105    21.680    
                         clock uncertainty           -0.084    21.596    
    SLICE_X36Y6          FDSE (Setup_fdse_C_S)       -0.429    21.167    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[9]
  -------------------------------------------------------------------
                         required time                         21.167    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                 12.946    

Slack (MET) :             13.075ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.642ns (10.112%)  route 5.707ns (89.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.537 - 20.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.673    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X20Y44         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y44         FDRE (Prop_fdre_C_Q)         0.518     2.191 f  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=55, routed)          5.019     7.210    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X35Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.334 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_gate_97/O
                         net (fo=1, routed)           0.688     8.022    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_REGCEB_cooolgate_en_sig_77
    RAMB36_X2Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.537    21.537    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.004    21.541    
                         clock uncertainty           -0.084    21.457    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    21.097    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.097    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 13.075    

Slack (MET) :             13.084ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.826ns (44.386%)  route 3.541ns (55.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.716     1.716    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.170 f  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.260     5.430    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.554 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.805     6.360    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.484 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.733     7.217    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.743     8.083    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X36Y5          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.575    21.575    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X36Y5          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/C
                         clock pessimism              0.105    21.680    
                         clock uncertainty           -0.084    21.596    
    SLICE_X36Y5          FDSE (Setup_fdse_C_S)       -0.429    21.167    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         21.167    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                 13.084    

Slack (MET) :             13.084ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.826ns (44.386%)  route 3.541ns (55.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 21.575 - 20.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.716     1.716    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.170 f  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[5]
                         net (fo=2, routed)           1.260     5.430    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[5]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.554 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1/O
                         net (fo=3, routed)           0.805     6.360    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_1_n_0
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.124     6.484 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.733     7.217    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.743     8.083    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X36Y5          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.575    21.575    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X36Y5          FDSE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[2]/C
                         clock pessimism              0.105    21.680    
                         clock uncertainty           -0.084    21.596    
    SLICE_X36Y5          FDSE (Setup_fdse_C_S)       -0.429    21.167    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.167    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                 13.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X35Y4          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.149     0.853    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[0]
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.874     0.874    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.621    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.804    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.042%)  route 0.203ns (58.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X35Y3          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.203     0.906    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[6]
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.874     0.874    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.621    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.804    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.308%)  route 0.209ns (59.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X35Y4          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.209     0.912    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[2]
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.874     0.874    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.621    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.804    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X33Y5          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[2]/Q
                         net (fo=6, routed)           0.077     0.781    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg_n_0_[2]
    SLICE_X32Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.826 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000     0.826    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/p_0_in__0__0[5]
    SLICE_X32Y5          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.831     0.831    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X32Y5          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.121     0.697    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.625%)  route 0.212ns (62.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X35Y4          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.128     0.691 r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.212     0.903    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[4]
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.874     0.874    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X2Y0          RAMB18E1                                     r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism             -0.253     0.621    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     0.751    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.591     0.591    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X36Y2          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.116     0.847    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X37Y2          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.860     0.860    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X37Y2          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.075     0.679    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.591     0.591    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X36Y1          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.119     0.851    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X37Y1          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.860     0.860    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X37Y1          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.066     0.670    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X33Y5          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.131     0.835    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X32Y5          LUT4 (Prop_lut4_I1_O)        0.045     0.880 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.880    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/p_0_in__0__0[3]
    SLICE_X32Y5          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.831     0.831    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X32Y5          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.120     0.696    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.591     0.591    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X37Y2          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.116     0.848    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X37Y2          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.860     0.860    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X37Y2          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.269     0.591    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.071     0.662    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/taken_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_192_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.612%)  route 0.138ns (49.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.590     0.590    camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X36Y4          FDRE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  camera_vga_i/ov7670_controller_0/U0/Inst_i2c_sender/taken_reg/Q
                         net (fo=17, routed)          0.138     0.868    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/E[0]
    SLICE_X37Y3          FDCE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_192_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.859     0.859    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X37Y3          FDCE                                         r  camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_192_cooolDelFlop/C
                         clock pessimism             -0.253     0.606    
    SLICE_X37Y3          FDCE (Hold_fdce_C_D)         0.066     0.672    camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/camera_vga_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_192_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_camera_vga_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y12     camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y10     camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y5      camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y13     camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y11     camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y6      camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y7      camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y1      camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4      camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2      camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y39     camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_86_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y4      camera_vga_i/debounce_0/U0/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y4      camera_vga_i/debounce_0/U0/c_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y6      camera_vga_i/debounce_0/U0/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y6      camera_vga_i/debounce_0/U0/c_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y6      camera_vga_i/debounce_0/U0/c_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y6      camera_vga_i/debounce_0/U0/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y7      camera_vga_i/debounce_0/U0/c_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y7      camera_vga_i/debounce_0/U0/c_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y7      camera_vga_i/debounce_0/U0/c_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y39     camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_86_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y39     camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_86_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y4      camera_vga_i/debounce_0/U0/c_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y6      camera_vga_i/debounce_0/U0/c_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y6      camera_vga_i/debounce_0/U0/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y7      camera_vga_i/debounce_0/U0/c_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y7      camera_vga_i/debounce_0/U0/c_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y7      camera_vga_i/debounce_0/U0/c_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y7      camera_vga_i/debounce_0/U0/c_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y7      camera_vga_i/debounce_0/U0/c_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_camera_vga_clk_wiz_0_0
  To Clock:  clkfbout_camera_vga_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_camera_vga_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    camera_vga_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { camera_vga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_camera_vga_clk_wiz_0_0
  To Clock:  clk_out1_camera_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.213ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.199ns  (logic 1.670ns (26.941%)  route 4.529ns (73.059%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 21.723 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.723    21.723    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882    22.605 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.193    24.799    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6_5[6]
    SLICE_X24Y17         LUT6 (Prop_lut6_I1_O)        0.124    24.923 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.923    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_11_n_0
    SLICE_X24Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    25.170 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    25.170    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X24Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    25.268 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           2.336    27.603    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X26Y50         LUT6 (Prop_lut6_I3_O)        0.319    27.922 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000    27.922    camera_vga_i/ov7670_vga_0/U0/frame_pixel[8]
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.490    41.490    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[1]/C
                         clock pessimism             -0.171    41.319    
                         clock uncertainty           -0.215    41.104    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.031    41.135    camera_vga_i/ov7670_vga_0/U0/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.135    
                         arrival time                         -27.922    
  -------------------------------------------------------------------
                         slack                                 13.213    

Slack (MET) :             13.263ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.149ns  (logic 1.628ns (26.475%)  route 4.521ns (73.525%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 21.724 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.724    21.724    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    22.606 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.489    25.096    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_2[7]
    SLICE_X26Y18         LUT6 (Prop_lut6_I3_O)        0.124    25.220 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    25.220    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_12_n_0
    SLICE_X26Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    25.432 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    25.432    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_n_0
    SLICE_X26Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    25.526 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           2.032    27.558    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X26Y50         LUT6 (Prop_lut6_I3_O)        0.316    27.874 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000    27.874    camera_vga_i/ov7670_vga_0/U0/frame_pixel[9]
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.490    41.490    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[2]/C
                         clock pessimism             -0.171    41.319    
                         clock uncertainty           -0.215    41.104    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.032    41.136    camera_vga_i/ov7670_vga_0/U0/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.136    
                         arrival time                         -27.874    
  -------------------------------------------------------------------
                         slack                                 13.263    

Slack (MET) :             13.292ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.118ns  (logic 1.671ns (27.315%)  route 4.447ns (72.685%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.723ns = ( 21.723 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.723    21.723    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882    22.605 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.177    24.782    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_6_5[4]
    SLICE_X25Y16         LUT6 (Prop_lut6_I1_O)        0.124    24.906 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.906    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11_n_0
    SLICE_X25Y16         MUXF7 (Prop_muxf7_I1_O)      0.245    25.151 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    25.151    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6_n_0
    SLICE_X25Y16         MUXF8 (Prop_muxf8_I0_O)      0.104    25.255 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           2.270    27.525    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X26Y50         LUT6 (Prop_lut6_I3_O)        0.316    27.841 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000    27.841    camera_vga_i/ov7670_vga_0/U0/frame_pixel[6]
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.490    41.490    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[4]/C
                         clock pessimism             -0.171    41.319    
                         clock uncertainty           -0.215    41.104    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.029    41.133    camera_vga_i/ov7670_vga_0/U0/vga_green_reg[4]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                         -27.841    
  -------------------------------------------------------------------
                         slack                                 13.292    

Slack (MET) :             13.372ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.102ns  (logic 1.633ns (26.764%)  route 4.469ns (73.236%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 21.718 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.718    21.718    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882    22.600 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.582    25.182    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_7[1]
    SLICE_X26Y17         LUT6 (Prop_lut6_I5_O)        0.124    25.306 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    25.306    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_13_n_0
    SLICE_X26Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    25.523 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    25.523    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_7_n_0
    SLICE_X26Y17         MUXF8 (Prop_muxf8_I1_O)      0.094    25.617 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.887    27.504    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I3_O)        0.316    27.820 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    27.820    camera_vga_i/ov7670_vga_0/U0/frame_pixel[3]
    SLICE_X28Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.500    41.500    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X28Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[4]/C
                         clock pessimism             -0.171    41.329    
                         clock uncertainty           -0.215    41.115    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)        0.077    41.192    camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         41.192    
                         arrival time                         -27.820    
  -------------------------------------------------------------------
                         slack                                 13.372    

Slack (MET) :             13.452ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.020ns  (logic 1.187ns (19.717%)  route 4.833ns (80.283%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 21.673 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673    21.673    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X26Y43         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.456    22.129 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=47, routed)          2.897    25.026    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X24Y16         MUXF7 (Prop_muxf7_S_O)       0.314    25.340 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    25.340    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X24Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    25.438 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           1.937    27.374    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X26Y46         LUT6 (Prop_lut6_I3_O)        0.319    27.693 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000    27.693    camera_vga_i/ov7670_vga_0/U0/frame_pixel[2]
    SLICE_X26Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.499    41.499    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[3]/C
                         clock pessimism             -0.171    41.328    
                         clock uncertainty           -0.215    41.114    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)        0.031    41.145    camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.145    
                         arrival time                         -27.693    
  -------------------------------------------------------------------
                         slack                                 13.452    

Slack (MET) :             13.581ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        5.853ns  (logic 1.664ns (28.432%)  route 4.189ns (71.568%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.712ns = ( 21.712 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.712    21.712    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882    22.594 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.501    25.096    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_1[0]
    SLICE_X26Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.220 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    25.220    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_10_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I0_O)      0.238    25.458 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    25.458    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_6_n_0
    SLICE_X26Y16         MUXF8 (Prop_muxf8_I0_O)      0.104    25.562 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.687    27.249    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I3_O)        0.316    27.565 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000    27.565    camera_vga_i/ov7670_vga_0/U0/frame_pixel[10]
    SLICE_X26Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.500    41.500    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[3]/C
                         clock pessimism             -0.171    41.329    
                         clock uncertainty           -0.215    41.115    
    SLICE_X26Y48         FDRE (Setup_fdre_C_D)        0.031    41.146    camera_vga_i/ov7670_vga_0/U0/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.146    
                         arrival time                         -27.565    
  -------------------------------------------------------------------
                         slack                                 13.581    

Slack (MET) :             13.656ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        5.766ns  (logic 1.628ns (28.236%)  route 4.138ns (71.764%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 21.724 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.724    21.724    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882    22.606 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.373    24.979    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_2[2]
    SLICE_X25Y17         LUT6 (Prop_lut6_I3_O)        0.124    25.103 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    25.103    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_12_n_0
    SLICE_X25Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    25.315 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    25.315    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_7_n_0
    SLICE_X25Y17         MUXF8 (Prop_muxf8_I1_O)      0.094    25.409 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.765    27.174    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X27Y47         LUT6 (Prop_lut6_I3_O)        0.316    27.490 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000    27.490    camera_vga_i/ov7670_vga_0/U0/frame_pixel[4]
    SLICE_X27Y47         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.500    41.500    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X27Y47         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[2]/C
                         clock pessimism             -0.171    41.329    
                         clock uncertainty           -0.215    41.115    
    SLICE_X27Y47         FDRE (Setup_fdre_C_D)        0.031    41.146    camera_vga_i/ov7670_vga_0/U0/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.146    
                         arrival time                         -27.490    
  -------------------------------------------------------------------
                         slack                                 13.656    

Slack (MET) :             13.821ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        5.596ns  (logic 1.633ns (29.184%)  route 3.963ns (70.816%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 21.718 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.718    21.718    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882    22.600 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.247    24.847    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_7[5]
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124    24.971 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    24.971    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_13_n_0
    SLICE_X25Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    25.188 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    25.188    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_7_n_0
    SLICE_X25Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    25.282 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.716    26.998    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X26Y50         LUT6 (Prop_lut6_I3_O)        0.316    27.314 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.000    27.314    camera_vga_i/ov7670_vga_0/U0/frame_pixel[7]
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.490    41.490    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[5]/C
                         clock pessimism             -0.171    41.319    
                         clock uncertainty           -0.215    41.104    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.031    41.135    camera_vga_i/ov7670_vga_0/U0/vga_green_reg[5]
  -------------------------------------------------------------------
                         required time                         41.135    
                         arrival time                         -27.314    
  -------------------------------------------------------------------
                         slack                                 13.821    

Slack (MET) :             13.936ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        5.485ns  (logic 1.628ns (29.681%)  route 3.857ns (70.319%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.724ns = ( 21.724 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.724    21.724    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882    22.606 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.248    24.854    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_2[3]
    SLICE_X25Y19         LUT6 (Prop_lut6_I3_O)        0.124    24.978 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    24.978    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_12_n_0
    SLICE_X25Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    25.190 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    25.190    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_7_n_0
    SLICE_X25Y19         MUXF8 (Prop_muxf8_I1_O)      0.094    25.284 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.609    26.893    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X27Y48         LUT6 (Prop_lut6_I3_O)        0.316    27.209 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000    27.209    camera_vga_i/ov7670_vga_0/U0/frame_pixel[5]
    SLICE_X27Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.500    41.500    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X27Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[3]/C
                         clock pessimism             -0.171    41.329    
                         clock uncertainty           -0.215    41.115    
    SLICE_X27Y48         FDRE (Setup_fdre_C_D)        0.031    41.146    camera_vga_i/ov7670_vga_0/U0/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.146    
                         arrival time                         -27.209    
  -------------------------------------------------------------------
                         slack                                 13.936    

Slack (MET) :             15.617ns  (required time - arrival time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@40.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.809ns  (logic 1.577ns (41.402%)  route 2.232ns (58.598%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 21.716 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677    21.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    18.139 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.899    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.716    21.716    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    22.744 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    22.810    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    23.235 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.167    25.401    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_1[0]
    SLICE_X31Y46         LUT6 (Prop_lut6_I5_O)        0.124    25.525 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000    25.525    camera_vga_i/ov7670_vga_0/U0/frame_pixel[11]
    SLICE_X31Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    40.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    41.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.499    41.499    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X31Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[4]/C
                         clock pessimism             -0.171    41.328    
                         clock uncertainty           -0.215    41.114    
    SLICE_X31Y46         FDRE (Setup_fdre_C_D)        0.029    41.143    camera_vga_i/ov7670_vga_0/U0/vga_red_reg[4]
  -------------------------------------------------------------------
                         required time                         41.143    
                         arrival time                         -25.525    
  -------------------------------------------------------------------
                         slack                                 15.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.249ns (35.984%)  route 0.443ns (64.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.595     0.595    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.799 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.443     1.242    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11][0]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.287 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.287    camera_vga_i/ov7670_vga_0/U0/frame_pixel[11]
    SLICE_X31Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.831     0.831    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X31Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[4]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.091     1.186    camera_vga_i/ov7670_vga_0/U0/vga_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.249ns (34.322%)  route 0.476ns (65.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.595     0.595    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.799 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.476     1.275    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1][0]
    SLICE_X30Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.320 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.320    camera_vga_i/ov7670_vga_0/U0/frame_pixel[1]
    SLICE_X30Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.831     0.831    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X30Y43         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[2]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.120     1.215    camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.359ns (45.994%)  route 0.422ns (54.006%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.561    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X25Y48         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.275     0.976    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X26Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.021 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.021    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X26Y48         MUXF7 (Prop_muxf7_I1_O)      0.065     1.086 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.147     1.233    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I1_O)        0.108     1.341 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     1.341    camera_vga_i/ov7670_vga_0/U0/frame_pixel[10]
    SLICE_X26Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.832     0.832    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[3]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X26Y48         FDRE (Hold_fdre_C_D)         0.092     1.188    camera_vga_i/ov7670_vga_0/U0/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.301%)  route 0.612ns (76.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X26Y44         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.612     1.316    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X26Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.361 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.361    camera_vga_i/ov7670_vga_0/U0/frame_pixel[2]
    SLICE_X26Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.831     0.831    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[3]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X26Y46         FDRE (Hold_fdre_C_D)         0.092     1.187    camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.359ns (43.128%)  route 0.473ns (56.872%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.561    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X25Y48         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.334     1.036    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X27Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.081 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.081    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X27Y48         MUXF7 (Prop_muxf7_I1_O)      0.065     1.146 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.139     1.285    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X27Y48         LUT6 (Prop_lut6_I1_O)        0.108     1.393 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.393    camera_vga_i/ov7670_vga_0/U0/frame_pixel[5]
    SLICE_X27Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.832     0.832    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X27Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[3]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X27Y48         FDRE (Hold_fdre_C_D)         0.092     1.188    camera_vga_i/ov7670_vga_0/U0/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.347%)  route 0.685ns (78.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X26Y44         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=30, routed)          0.685     1.389    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X27Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.434 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.434    camera_vga_i/ov7670_vga_0/U0/frame_pixel[4]
    SLICE_X27Y47         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.832     0.832    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X27Y47         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[2]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X27Y47         FDRE (Hold_fdre_C_D)         0.092     1.188    camera_vga_i/ov7670_vga_0/U0/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.419ns (49.509%)  route 0.427ns (50.491%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.598     0.598    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     0.802 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.186     0.988    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_1[4]
    SLICE_X26Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.033 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.033    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X26Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.095 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.241     1.336    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X26Y50         LUT6 (Prop_lut6_I1_O)        0.108     1.444 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.444    camera_vga_i/ov7670_vga_0/U0/frame_pixel[6]
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.831     0.831    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_green_reg[4]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.091     1.186    camera_vga_i/ov7670_vga_0/U0/vga_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.249ns (28.085%)  route 0.638ns (71.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.593     0.593    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.797 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.638     1.435    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUTB[0]
    SLICE_X30Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.480 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.480    camera_vga_i/ov7670_vga_0/U0/frame_pixel[0]
    SLICE_X30Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.831     0.831    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X30Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[1]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120     1.215    camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.233%)  route 0.781ns (80.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563     0.563    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X26Y44         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y44         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=30, routed)          0.781     1.485    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.530 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.530    camera_vga_i/ov7670_vga_0/U0/frame_pixel[3]
    SLICE_X28Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.832     0.832    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X28Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[4]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.120     1.216    camera_vga_i/ov7670_vga_0/U0/vga_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_i/ov7670_vga_0/U0/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.431ns (44.708%)  route 0.533ns (55.292%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.599     0.599    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y19         RAMB18E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     0.803 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           0.315     1.118    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_14_out[7]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.163 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.163    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_5_n_0
    SLICE_X27Y49         MUXF7 (Prop_muxf7_I1_O)      0.074     1.237 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.218     1.455    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X26Y50         LUT6 (Prop_lut6_I1_O)        0.108     1.563 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000     1.563    camera_vga_i/ov7670_vga_0/U0/frame_pixel[9]
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.831     0.831    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X26Y50         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/vga_red_reg[2]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.215     1.095    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.092     1.187    camera_vga_i/ov7670_vga_0/U0/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_camera_vga_clk_wiz_0_0
  To Clock:  clk_out2_camera_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.377ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 0.518ns (5.437%)  route 9.010ns (94.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 21.527 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y49         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/Q
                         net (fo=54, routed)          9.010    11.198    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y10         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.527    21.527    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.171    21.356    
                         clock uncertainty           -0.215    21.142    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    20.576    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.576    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  9.377    

Slack (MET) :             9.429ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 0.642ns (6.690%)  route 8.954ns (93.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 21.524 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y49         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/Q
                         net (fo=54, routed)          8.513    10.701    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    10.825 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    11.266    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0
    RAMB36_X2Y12         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.524    21.524    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.171    21.353    
                         clock uncertainty           -0.215    21.139    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.696    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.696    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                  9.429    

Slack (MET) :             9.540ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 0.518ns (5.521%)  route 8.865ns (94.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.544 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[8]/Q
                         net (fo=55, routed)          8.865    11.053    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y0          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.544    21.544    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.171    21.373    
                         clock uncertainty           -0.215    21.158    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    20.592    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.592    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  9.540    

Slack (MET) :             9.714ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 0.518ns (5.636%)  route 8.672ns (94.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 21.526 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y49         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/Q
                         net (fo=54, routed)          8.672    10.860    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y11         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.526    21.526    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.171    21.355    
                         clock uncertainty           -0.215    21.141    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    20.575    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.575    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  9.714    

Slack (MET) :             9.877ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.518ns (5.727%)  route 8.527ns (94.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 21.543 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[8]/Q
                         net (fo=55, routed)          8.527    10.715    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.543    21.543    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.171    21.372    
                         clock uncertainty           -0.215    21.157    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    20.591    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.591    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  9.877    

Slack (MET) :             9.979ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 0.518ns (5.792%)  route 8.425ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.544 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[11]/Q
                         net (fo=55, routed)          8.425    10.613    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y0          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.544    21.544    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.171    21.373    
                         clock uncertainty           -0.215    21.158    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    20.592    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.592    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  9.979    

Slack (MET) :             10.115ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.642ns (7.208%)  route 8.265ns (92.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.520 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y49         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/Q
                         net (fo=54, routed)          7.823    10.011    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X36Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.441    10.577    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0
    RAMB36_X2Y13         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.520    21.520    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.171    21.349    
                         clock uncertainty           -0.215    21.135    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.692    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.692    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 10.115    

Slack (MET) :             10.202ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 0.518ns (5.955%)  route 8.180ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.521 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y49         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[15]/Q
                         net (fo=54, routed)          8.180    10.368    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y17         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.521    21.521    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.171    21.350    
                         clock uncertainty           -0.215    21.136    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    20.570    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.570    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                 10.202    

Slack (MET) :             10.213ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 0.518ns (5.949%)  route 8.189ns (94.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 21.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[8]/Q
                         net (fo=55, routed)          8.189    10.377    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y2          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.541    21.541    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.171    21.370    
                         clock uncertainty           -0.215    21.155    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    20.589    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.589    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                 10.213    

Slack (MET) :             10.316ns  (required time - arrival time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@20.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 0.518ns (6.019%)  route 8.087ns (93.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 21.543 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          1.670     1.670    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     2.188 r  camera_vga_i/ov7670_vga_0/U0/address_reg[11]/Q
                         net (fo=55, routed)          8.087    10.275    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    20.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487    21.487    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    18.310 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    19.909    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.543    21.543    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.171    21.372    
                         clock uncertainty           -0.215    21.157    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    20.591    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.591    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 10.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.164ns (19.079%)  route 0.696ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560     0.560    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  camera_vga_i/ov7670_vga_0/U0/address_reg[1]/Q
                         net (fo=55, routed)          0.696     1.419    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y14         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.860     0.860    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.049     0.910    
                         clock uncertainty            0.215     1.124    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.307    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.164ns (18.180%)  route 0.738ns (81.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[11]/Q
                         net (fo=55, routed)          0.738     1.463    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X1Y16         RAMB18E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.872     0.872    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.049     0.922    
                         clock uncertainty            0.215     1.136    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.319    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.164ns (16.878%)  route 0.808ns (83.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[8]/Q
                         net (fo=55, routed)          0.808     1.532    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X2Y18         RAMB18E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.874     0.874    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y18         RAMB18E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.049     0.924    
                         clock uncertainty            0.215     1.138    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.321    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.164ns (16.985%)  route 0.802ns (83.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560     0.560    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  camera_vga_i/ov7670_vga_0/U0/address_reg[1]/Q
                         net (fo=55, routed)          0.802     1.525    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y15         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.857     0.857    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.049     0.907    
                         clock uncertainty            0.215     1.121    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.304    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.164ns (16.354%)  route 0.839ns (83.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y47         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[5]/Q
                         net (fo=55, routed)          0.839     1.563    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.873     0.873    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.049     0.923    
                         clock uncertainty            0.215     1.137    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.320    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.164ns (16.294%)  route 0.843ns (83.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[10]/Q
                         net (fo=55, routed)          0.843     1.567    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y8          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.875     0.875    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.049     0.925    
                         clock uncertainty            0.215     1.139    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.322    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.164ns (19.298%)  route 0.686ns (80.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y49         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[14]/Q
                         net (fo=55, routed)          0.686     1.410    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X22Y46         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.828     0.828    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X22Y46         FDRE                                         r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.049     0.877    
                         clock uncertainty            0.215     1.092    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.070     1.162    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.164ns (16.196%)  route 0.849ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y47         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[7]/Q
                         net (fo=55, routed)          0.849     1.573    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.873     0.873    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.049     0.923    
                         clock uncertainty            0.215     1.137    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.320    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.164ns (16.330%)  route 0.840ns (83.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.560     0.560    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y46         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  camera_vga_i/ov7670_vga_0/U0/address_reg[1]/Q
                         net (fo=55, routed)          0.840     1.564    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y14         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.863     0.863    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.049     0.913    
                         clock uncertainty            0.215     1.127    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.310    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 camera_vga_i/ov7670_vga_0/U0/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_camera_vga_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_camera_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_camera_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_camera_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.164ns (16.073%)  route 0.856ns (83.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    camera_vga_i/clk_wiz_0/inst/clk_out1_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  camera_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=54, routed)          0.561     0.561    camera_vga_i/ov7670_vga_0/U0/clk25
    SLICE_X24Y48         FDRE                                         r  camera_vga_i/ov7670_vga_0/U0/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  camera_vga_i/ov7670_vga_0/U0/address_reg[9]/Q
                         net (fo=55, routed)          0.856     1.581    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_camera_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  camera_vga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    camera_vga_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  camera_vga_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    camera_vga_i/clk_wiz_0/inst/clk_out2_camera_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  camera_vga_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.873     0.873    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.049     0.923    
                         clock uncertainty            0.215     1.137    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.320    camera_vga_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.261    





