description = "SerDes2 Configuration"
[[bank]]
name = "SERDES2"
address = "0xfd410000"
[[register]]
name = "PLL_REF_SEL0"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x0000000D"
offset = "0x00000000"
[[register.field]]
name = "PLL_REF_SEL0_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_6_RSVD"
bits = "6"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_5_RSVD"
bits = "5"
type = "ro"
[[register.field]]
name = "PLLREFSEL0"
bits = "4:0"
type = "rw"
[[register]]
name = "PLL_REF_SEL1"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000008"
offset = "0x00000004"
[[register.field]]
name = "PLL_REF_SEL1_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_6_RSVD"
bits = "6"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_5_RSVD"
bits = "5"
type = "ro"
[[register.field]]
name = "PLLREFSEL1"
bits = "4:0"
type = "rw"
[[register]]
name = "PLL_REF_SEL2"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x0000000F"
offset = "0x00000008"
[[register.field]]
name = "PLL_REF_SEL2_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_6_RSVD"
bits = "6"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_5_RSVD"
bits = "5"
type = "ro"
[[register.field]]
name = "PLLREFSEL2"
bits = "4:0"
type = "rw"
[[register]]
name = "PLL_REF_SEL3"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x0000000E"
offset = "0x0000000C"
[[register.field]]
name = "PLL_REF_SEL3_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_6_RSVD"
bits = "6"
type = "ro"
[[register.field]]
name = "PLL_REF_SEL0_5_RSVD"
bits = "5"
type = "ro"
[[register.field]]
name = "PLLREFSEL3"
bits = "4:0"
type = "rw"
[[register]]
name = "ICM_CFG0"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x00000010"
[[register.field]]
name = "ICM_CFG0_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "ICM_CFG0_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "L1_ICM_CFG"
bits = "6:4"
type = "rw"
longdesc = '''Controls UPHY Lane 1 protocol configuration. 0 - PowerDown, 1 - PCIe.1, 2 - Sata1, 3 - USB0, 4 - DP.0, 5 - SGMII1, 6 - Unused, 7 - Unused'''
[[register.field.enum]]
name = "POWER_DOWN"
value = 0
[[register.field.enum]]
name = "PCIE_1"
value = 1
[[register.field.enum]]
name = "SATA_1"
value = 2
[[register.field.enum]]
name = "USB_0"
value = 3
[[register.field.enum]]
name = "DP_0"
value = 4
[[register.field.enum]]
name = "SGMII1"
value = 5
[[register.field]]
name = "ICM_CFG0_3_RSVD"
bits = "3"
type = "ro"
[[register.field]]
name = "L0_ICM_CFG"
bits = "2:0"
type = "rw"
longdesc = '''Controls UPHY Lane 0 protocol configuration. 0 - PowerDown, 1 - PCIe.0, 2 - Sata0, 3 - USB0, 4 - DP.1, 5 - SGMII0, 6 - Unused, 7 - Unused'''
[[register.field.enum]]
name = "POWER_DOWN"
value = 0
[[register.field.enum]]
name = "PCIE_0"
value = 1
[[register.field.enum]]
name = "SATA_0"
value = 2
[[register.field.enum]]
name = "USB_0"
value = 3
[[register.field.enum]]
name = "DP_1"
value = 4
[[register.field.enum]]
name = "SGMII0"
value = 5
[[register]]
name = "ICM_CFG1"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000000"
offset = "0x00000014"
[[register.field]]
name = "ICM_CFG1_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "ICM_CFG1_7_RSVD"
bits = "7"
type = "ro"
[[register.field]]
name = "L3_ICM_CFG"
bits = "6:4"
type = "rw"
longdesc = '''Controls UPHY Lane 3 protocol configuration. 0 - PowerDown, 1 - PCIe.3, 2 - Sata1, 3 - USB1, 4 - DP.0, 5 - SGMII3, 6 - Unused, 7 - Unused'''
[[register.field.enum]]
name = "POWER_DOWN"
value = 0
[[register.field.enum]]
name = "PCIE_3"
value = 1
[[register.field.enum]]
name = "SATA_1"
value = 2
[[register.field.enum]]
name = "USB_1"
value = 3
[[register.field.enum]]
name = "DP_0"
value = 4
[[register.field.enum]]
name = "SGMII3"
value = 5
[[register.field]]
name = "ICM_CFG1_3_RSVD"
bits = "3"
type = "ro"
[[register.field]]
name = "L2_ICM_CFG"
bits = "2:0"
type = "rw"
longdesc = '''Controls UPHY Lane 2 protocol configuration. 0 - PowerDown, 1 - PCIe.1, 2 - Sata0, 3 - USB0, 4 - DP.1, 5 - SGMII2, 6 - Unused, 7 - Unused'''
[[register.field.enum]]
name = "POWER_DOWN"
value = 0
[[register.field.enum]]
name = "PCIE_1"
value = 1
[[register.field.enum]]
name = "SATA_0"
value = 2
[[register.field.enum]]
name = "USB_0"
value = 3
[[register.field.enum]]
name = "DP_1"
value = 4
[[register.field.enum]]
name = "SGMII2"
value = 5

[[register]]
name = "TX_PROT_BUS_WIDTH"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000055"
offset = "0x00000040"
[[register.field]]
name = "TX_PROT_BUS_WIDTH_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "L3_TX_PROT_BUSWIDTH"
bits = "7:6"
type = "rw"
[[register.field]]
name = "L2_TX_PROT_BUSWIDTH"
bits = "5:4"
type = "rw"
[[register.field]]
name = "L1_TX_PROT_BUSWIDTH"
bits = "3:2"
type = "rw"
[[register.field]]
name = "L0_TX_PROT_BUSWIDTH"
bits = "1:0"
type = "rw"
[[register]]
name = "RX_PROT_BUS_WIDTH"
type = "mixed"
width = 32
description = "Register value is generated by Vivado PCW."
default = "0x00000055"
offset = "0x00000044"
[[register.field]]
name = "RX_PROT_BUS_WIDTH_31_8_RSVD"
bits = "31:8"
type = "ro"
[[register.field]]
name = "L3_RX_PROT_BUSWIDTH"
bits = "7:6"
type = "rw"
[[register.field]]
name = "L2_RX_PROT_BUSWIDTH"
bits = "5:4"
type = "rw"
[[register.field]]
name = "L1_RX_PROT_BUSWIDTH"
bits = "3:2"
type = "rw"
[[register.field]]
name = "L0_RX_PROT_BUSWIDTH"
bits = "1:0"
type = "rw"
