Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 09:49:24 2024
| Host         : tfg_mini running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Complete_MIPS_timing_summary_routed.rpt -pb Complete_MIPS_timing_summary_routed.pb -rpx Complete_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : Complete_MIPS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1181)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2301)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1181)
---------------------------
 There are 1181 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2301)
---------------------------------------------------
 There are 2301 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.087        0.000                      0                   89        0.249        0.000                      0                   89        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.087        0.000                      0                   89        0.249        0.000                      0                   89        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIADI[11]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.637ns  (logic 2.578ns (55.600%)  route 2.059ns (44.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 19.835 - 15.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454    12.588 r  MEM/RAM_reg/DOADO[11]
                         net (fo=1, routed)           1.356    13.944    CPU/Register/data_out[11]
    SLICE_X12Y45         LUT4 (Prop_lut4_I2_O)        0.124    14.068 r  CPU/Register/RAM_reg_i_13/O
                         net (fo=3, routed)           0.702    14.770    MEM/p_1_in[11]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494    19.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.134    
                         clock uncertainty           -0.035    20.098    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.241    19.857    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                         -14.770    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIPADIP[1]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.462ns  (logic 2.578ns (57.772%)  route 1.884ns (42.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 19.835 - 15.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454    12.588 r  MEM/RAM_reg/DOPADOP[1]
                         net (fo=1, routed)           1.032    13.620    CPU/Register/data_out[17]
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.744 r  CPU/Register/RAM_reg_i_39/O
                         net (fo=3, routed)           0.852    14.596    MEM/p_1_in[17]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494    19.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.134    
                         clock uncertainty           -0.035    20.098    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIPADIP[1])
                                                     -0.241    19.857    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIADI[14]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.439ns  (logic 2.578ns (58.079%)  route 1.861ns (41.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 19.835 - 15.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454    12.588 r  MEM/RAM_reg/DOADO[14]
                         net (fo=1, routed)           1.202    13.790    CPU/Register/data_out[14]
    SLICE_X14Y47         LUT4 (Prop_lut4_I2_O)        0.124    13.914 r  CPU/Register/RAM_reg_i_10/O
                         net (fo=3, routed)           0.658    14.573    MEM/p_1_in[14]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494    19.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.134    
                         clock uncertainty           -0.035    20.098    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.241    19.857    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIADI[5]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.359ns  (logic 2.578ns (59.145%)  route 1.781ns (40.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 19.835 - 15.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.588 r  MEM/RAM_reg/DOADO[5]
                         net (fo=1, routed)           1.163    13.751    CPU/Register/data_out[5]
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.875 r  CPU/Register/RAM_reg_i_19/O
                         net (fo=3, routed)           0.618    14.493    MEM/p_1_in[5]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494    19.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.134    
                         clock uncertainty           -0.035    20.098    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    19.857    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                         -14.493    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIADI[6]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.265ns  (logic 2.578ns (60.439%)  route 1.687ns (39.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 19.835 - 15.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.588 r  MEM/RAM_reg/DOADO[6]
                         net (fo=1, routed)           1.026    13.614    CPU/Register/data_out[6]
    SLICE_X10Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.738 r  CPU/Register/RAM_reg_i_18/O
                         net (fo=3, routed)           0.661    14.399    MEM/p_1_in[6]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494    19.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.134    
                         clock uncertainty           -0.035    20.098    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    19.857    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.253ns  (logic 2.578ns (60.622%)  route 1.675ns (39.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 19.835 - 15.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    12.588 r  MEM/RAM_reg/DOADO[0]
                         net (fo=1, routed)           1.000    13.588    CPU/Register/data_out[0]
    SLICE_X9Y45          LUT4 (Prop_lut4_I2_O)        0.124    13.712 r  CPU/Register/RAM_reg_i_24/O
                         net (fo=3, routed)           0.674    14.386    MEM/p_1_in[0]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494    19.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.134    
                         clock uncertainty           -0.035    20.098    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    19.857    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIBDI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.246ns  (logic 2.578ns (60.718%)  route 1.668ns (39.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 19.834 - 15.000 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 10.133 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[0]
                         net (fo=1, routed)           1.151    13.738    CPU/Register/data_out[18]
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.862 r  CPU/Register/RAM_reg_i_38/O
                         net (fo=3, routed)           0.517    14.379    MEM/p_1_in[18]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.493    19.834    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.133    
                         clock uncertainty           -0.035    20.097    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    19.856    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.856    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIPADIP[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.241ns  (logic 2.578ns (60.787%)  route 1.663ns (39.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 19.835 - 15.000 ) 
    Source Clock Delay      (SCD):    5.134ns = ( 10.134 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454    12.588 r  MEM/RAM_reg/DOPADOP[0]
                         net (fo=1, routed)           1.162    13.750    CPU/Register/data_out[16]
    SLICE_X10Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.874 r  CPU/Register/RAM_reg_i_40/O
                         net (fo=3, routed)           0.501    14.375    MEM/p_1_in[16]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494    19.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.134    
                         clock uncertainty           -0.035    20.098    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                     -0.241    19.857    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIBDI[6]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.223ns  (logic 2.578ns (61.052%)  route 1.645ns (38.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 19.834 - 15.000 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 10.133 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[6]
                         net (fo=1, routed)           1.017    13.604    CPU/Register/data_out[24]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.124    13.728 r  CPU/Register/RAM_reg_i_32/O
                         net (fo=3, routed)           0.628    14.355    MEM/p_1_in[24]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.493    19.834    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.133    
                         clock uncertainty           -0.035    20.097    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    19.856    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.856    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg/DIBDI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.211ns  (logic 2.578ns (61.228%)  route 1.633ns (38.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 19.834 - 15.000 ) 
    Source Clock Delay      (SCD):    5.133ns = ( 10.133 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[12]
                         net (fo=1, routed)           0.674    13.261    CPU/Register/data_out[30]
    SLICE_X10Y47         LUT4 (Prop_lut4_I2_O)        0.124    13.385 r  CPU/Register/RAM_reg_i_26/O
                         net (fo=3, routed)           0.958    14.343    MEM/p_1_in[30]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  CLK (IN)
                         net (fo=0)                   0.000    15.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.493    19.834    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.299    20.133    
                         clock uncertainty           -0.035    20.097    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    19.856    MEM/RAM_reg
  -------------------------------------------------------------------
                         required time                         19.856    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  5.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.784    counter[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.043     1.827 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    counter[0]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.133     1.578    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    counter[20]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    counter_reg[20]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.703    counter[8]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    counter_reg[8]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.119     1.706    counter[24]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    counter_reg[24]_i_1_n_4
    SLICE_X35Y48         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    CLK_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slow_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  slow_clk_reg/Q
                         net (fo=2, routed)           0.175     1.784    slow_clk_reg_n_0_BUFG_inst_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.829 r  slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.829    slow_clk_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  slow_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.706    counter[12]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    counter_reg[12]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.706    counter[16]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    counter_reg[16]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.706    counter[4]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    counter_reg[4]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.116     1.702    counter[13]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.817    counter_reg[16]_i_1_n_7
    SLICE_X35Y46         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.958    CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.446    CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[17]/Q
                         net (fo=2, routed)           0.116     1.703    counter[17]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    counter_reg[20]_i_1_n_7
    SLICE_X35Y47         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     1.959    CLK_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18   MEM/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18   MEM/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43   counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45   counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45   counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45   counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46   counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46   counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46   counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46   counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2309 Endpoints
Min Delay          2309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[20][17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.389ns  (logic 0.996ns (6.922%)  route 13.393ns (93.078%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.155     9.213    CPU/Register/dr__14[2]
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.326     9.539 r  CPU/Register/REG[20][31]_i_1/O
                         net (fo=32, routed)          4.851    14.389    CPU/Register/REG[20][31]_i_1_n_0
    SLICE_X31Y53         FDRE                                         r  CPU/Register/REG_reg[20][17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[7][14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.125ns  (logic 0.996ns (7.051%)  route 13.129ns (92.949%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.472     9.530    CPU/Register/dr__14[2]
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.326     9.856 r  CPU/Register/REG[7][31]_i_1/O
                         net (fo=32, routed)          4.269    14.125    CPU/Register/REG[7][31]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  CPU/Register/REG_reg[7][14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[7][16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.125ns  (logic 0.996ns (7.051%)  route 13.129ns (92.949%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.472     9.530    CPU/Register/dr__14[2]
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.326     9.856 r  CPU/Register/REG[7][31]_i_1/O
                         net (fo=32, routed)          4.269    14.125    CPU/Register/REG[7][31]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  CPU/Register/REG_reg[7][16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[20][16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.105ns  (logic 0.996ns (7.061%)  route 13.109ns (92.939%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.155     9.213    CPU/Register/dr__14[2]
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.326     9.539 r  CPU/Register/REG[20][31]_i_1/O
                         net (fo=32, routed)          4.566    14.105    CPU/Register/REG[20][31]_i_1_n_0
    SLICE_X31Y49         FDRE                                         r  CPU/Register/REG_reg[20][16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[7][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.789ns  (logic 0.996ns (7.223%)  route 12.793ns (92.777%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.472     9.530    CPU/Register/dr__14[2]
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.326     9.856 r  CPU/Register/REG[7][31]_i_1/O
                         net (fo=32, routed)          3.933    13.789    CPU/Register/REG[7][31]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  CPU/Register/REG_reg[7][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[7][9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.789ns  (logic 0.996ns (7.223%)  route 12.793ns (92.777%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.472     9.530    CPU/Register/dr__14[2]
    SLICE_X12Y58         LUT6 (Prop_lut6_I1_O)        0.326     9.856 r  CPU/Register/REG[7][31]_i_1/O
                         net (fo=32, routed)          3.933    13.789    CPU/Register/REG[7][31]_i_1_n_0
    SLICE_X15Y43         FDRE                                         r  CPU/Register/REG_reg[7][9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[31][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.763ns  (logic 0.996ns (7.237%)  route 12.767ns (92.763%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.168     9.226    CPU/Register/dr__14[2]
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.326     9.552 r  CPU/Register/REG[31][31]_i_1/O
                         net (fo=32, routed)          4.212    13.763    CPU/Register/REG[31][31]_i_1_n_0
    SLICE_X13Y41         FDRE                                         r  CPU/Register/REG_reg[31][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[31][10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.744ns  (logic 0.996ns (7.247%)  route 12.748ns (92.753%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.168     9.226    CPU/Register/dr__14[2]
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.326     9.552 r  CPU/Register/REG[31][31]_i_1/O
                         net (fo=32, routed)          4.192    13.744    CPU/Register/REG[31][31]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  CPU/Register/REG_reg[31][10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[31][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.744ns  (logic 0.996ns (7.247%)  route 12.748ns (92.753%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.168     9.226    CPU/Register/dr__14[2]
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.326     9.552 r  CPU/Register/REG[31][31]_i_1/O
                         net (fo=32, routed)          4.192    13.744    CPU/Register/REG[31][31]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  CPU/Register/REG_reg[31][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[31][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.744ns  (logic 0.996ns (7.247%)  route 12.748ns (92.753%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE                         0.000     0.000 r  CPU/instr_reg[18]/C
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/instr_reg[18]/Q
                         net (fo=129, routed)         7.388     7.906    CPU/Register/Q[18]
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.058 r  CPU/Register/REG[1][31]_i_7/O
                         net (fo=32, routed)          1.168     9.226    CPU/Register/dr__14[2]
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.326     9.552 r  CPU/Register/REG[31][31]_i_1/O
                         net (fo=32, routed)          4.192    13.744    CPU/Register/REG[31][31]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  CPU/Register/REG_reg[31][5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  CPU/FSM_sequential_state_reg[2]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CPU/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.111     0.252    CPU/Register/state[2]
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.045     0.297 r  CPU/Register/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.297    CPU/Register_n_150
    SLICE_X6Y41          FDRE                                         r  CPU/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.793%)  route 0.147ns (44.207%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  CPU/FSM_sequential_state_reg[2]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CPU/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.147     0.288    CPU/state[2]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.045     0.333 r  CPU/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    CPU/FSM_sequential_state[2]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  CPU/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE                         0.000     0.000 r  CPU/FSM_sequential_state_reg[1]/C
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          0.168     0.309    CPU/Register/state[1]
    SLICE_X1Y38          LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  CPU/Register/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    CPU/Register_n_149
    SLICE_X1Y38          FDRE                                         r  CPU/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/alu_or_mem_save_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/alu_or_mem_save_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE                         0.000     0.000 r  CPU/alu_or_mem_save_reg/C
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/alu_or_mem_save_reg/Q
                         net (fo=33, routed)          0.168     0.309    CPU/alu_or_mem_save
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  CPU/alu_or_mem_save_i_1/O
                         net (fo=1, routed)           0.000     0.354    CPU/alu_or_mem_save_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  CPU/alu_or_mem_save_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/ReadReg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.393%)  route 0.191ns (50.607%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE                         0.000     0.000 r  CPU/Register/ReadReg1_reg[0]/C
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/ReadReg1_reg[0]/Q
                         net (fo=11, routed)          0.191     0.332    CPU/Register/ReadReg1_reg[30]_0[0]
    SLICE_X4Y42          LUT5 (Prop_lut5_I3_O)        0.045     0.377 r  CPU/Register/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    CPU/Register_n_82
    SLICE_X4Y42          FDRE                                         r  CPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/ReadReg1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/pc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.749%)  route 0.204ns (52.251%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE                         0.000     0.000 r  CPU/Register/ReadReg1_reg[3]/C
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/ReadReg1_reg[3]/Q
                         net (fo=11, routed)          0.204     0.345    CPU/Register/ReadReg1_reg[30]_0[3]
    SLICE_X7Y40          LUT5 (Prop_lut5_I3_O)        0.045     0.390 r  CPU/Register/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    CPU/Register_n_79
    SLICE_X7Y40          FDRE                                         r  CPU/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/alu_result_save_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[20][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.432%)  route 0.242ns (56.568%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE                         0.000     0.000 r  CPU/alu_result_save_reg[11]/C
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/alu_result_save_reg[11]/Q
                         net (fo=1, routed)           0.087     0.228    CPU/Register/alu_result_save[11]
    SLICE_X10Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.273 r  CPU/Register/REG[1][11]_i_1/O
                         net (fo=32, routed)          0.155     0.428    CPU/Register/reg_in[11]
    SLICE_X13Y47         FDRE                                         r  CPU/Register/REG_reg[20][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/ReadReg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.209ns (48.441%)  route 0.222ns (51.559%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE                         0.000     0.000 r  CPU/Register/ReadReg1_reg[1]/C
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/Register/ReadReg1_reg[1]/Q
                         net (fo=11, routed)          0.222     0.386    CPU/Register/ReadReg1_reg[30]_0[1]
    SLICE_X4Y42          LUT5 (Prop_lut5_I3_O)        0.045     0.431 r  CPU/Register/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     0.431    CPU/Register_n_81
    SLICE_X4Y42          FDRE                                         r  CPU/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/alu_result_save_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[15][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.189ns (41.353%)  route 0.268ns (58.647%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE                         0.000     0.000 r  CPU/alu_result_save_reg[24]/C
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/alu_result_save_reg[24]/Q
                         net (fo=1, routed)           0.132     0.273    CPU/Register/alu_result_save[24]
    SLICE_X6Y53          LUT3 (Prop_lut3_I1_O)        0.048     0.321 r  CPU/Register/REG[1][24]_i_1/O
                         net (fo=32, routed)          0.136     0.457    CPU/Register/reg_in[24]
    SLICE_X5Y54          FDRE                                         r  CPU/Register/REG_reg[15][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/reg_or_imm_save_reg_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.127%)  route 0.289ns (60.873%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE                         0.000     0.000 r  CPU/instr_reg[31]/C
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/instr_reg[31]/Q
                         net (fo=19, routed)          0.289     0.430    CPU/instr_reg_n_0_[31]
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.475 r  CPU/reg_or_imm_save_rep_i_1/O
                         net (fo=1, routed)           0.000     0.475    CPU/reg_or_imm_save_rep_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  CPU/reg_or_imm_save_reg_rep/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          1066 Endpoints
Min Delay          1066 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[23][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 2.728ns (35.642%)  route 4.926ns (64.358%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[2]
                         net (fo=1, routed)           0.822    13.409    CPU/Register/data_out[20]
    SLICE_X10Y45         LUT4 (Prop_lut4_I2_O)        0.124    13.533 r  CPU/Register/RAM_reg_i_36/O
                         net (fo=3, routed)           0.947    14.480    CPU/Register/p_1_in[20]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.150    14.630 r  CPU/Register/REG[1][20]_i_1/O
                         net (fo=32, routed)          3.157    17.787    CPU/Register/reg_in[20]
    SLICE_X8Y60          FDRE                                         r  CPU/Register/REG_reg[23][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[29][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.643ns  (logic 2.702ns (35.353%)  route 4.941ns (64.647%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.588 r  MEM/RAM_reg/DOADO[5]
                         net (fo=1, routed)           1.163    13.751    CPU/Register/data_out[5]
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.875 r  CPU/Register/RAM_reg_i_19/O
                         net (fo=3, routed)           1.422    15.297    CPU/Register/p_1_in[5]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.124    15.421 r  CPU/Register/REG[1][5]_i_1/O
                         net (fo=33, routed)          2.356    17.777    CPU/Register/reg_in[5]
    SLICE_X15Y37         FDRE                                         r  CPU/Register/REG_reg[29][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[28][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 2.702ns (35.586%)  route 4.891ns (64.414%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.588 r  MEM/RAM_reg/DOADO[5]
                         net (fo=1, routed)           1.163    13.751    CPU/Register/data_out[5]
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.875 r  CPU/Register/RAM_reg_i_19/O
                         net (fo=3, routed)           1.422    15.297    CPU/Register/p_1_in[5]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.124    15.421 r  CPU/Register/REG[1][5]_i_1/O
                         net (fo=33, routed)          2.305    17.727    CPU/Register/reg_in[5]
    SLICE_X12Y43         FDRE                                         r  CPU/Register/REG_reg[28][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[20][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 2.698ns (35.825%)  route 4.833ns (64.175%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[0]
                         net (fo=1, routed)           1.151    13.738    CPU/Register/data_out[18]
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.862 r  CPU/Register/RAM_reg_i_38/O
                         net (fo=3, routed)           0.628    14.490    CPU/Register/p_1_in[18]
    SLICE_X11Y51         LUT3 (Prop_lut3_I0_O)        0.120    14.610 r  CPU/Register/REG[1][18]_i_1/O
                         net (fo=32, routed)          3.054    17.664    CPU/Register/reg_in[18]
    SLICE_X14Y59         FDRE                                         r  CPU/Register/REG_reg[20][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[5][22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 2.697ns (35.813%)  route 4.834ns (64.187%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[4]
                         net (fo=1, routed)           0.773    13.360    CPU/Register/data_out[22]
    SLICE_X10Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.484 r  CPU/Register/RAM_reg_i_34/O
                         net (fo=4, routed)           1.632    15.116    CPU/Register/p_1_in[22]
    SLICE_X7Y54          LUT3 (Prop_lut3_I0_O)        0.119    15.235 r  CPU/Register/REG[1][22]_i_1/O
                         net (fo=32, routed)          2.428    17.663    CPU/Register/reg_in[22]
    SLICE_X3Y64          FDRE                                         r  CPU/Register/REG_reg[5][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 2.702ns (36.016%)  route 4.800ns (63.984%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.613    10.134    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454    12.588 r  MEM/RAM_reg/DOADO[5]
                         net (fo=1, routed)           1.163    13.751    CPU/Register/data_out[5]
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.875 r  CPU/Register/RAM_reg_i_19/O
                         net (fo=3, routed)           1.422    15.297    CPU/Register/p_1_in[5]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.124    15.421 r  CPU/Register/REG[1][5]_i_1/O
                         net (fo=33, routed)          2.215    17.636    CPU/Register/reg_in[5]
    SLICE_X14Y36         FDRE                                         r  CPU/Register/REG_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[24][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 2.698ns (35.979%)  route 4.801ns (64.021%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[0]
                         net (fo=1, routed)           1.151    13.738    CPU/Register/data_out[18]
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.862 r  CPU/Register/RAM_reg_i_38/O
                         net (fo=3, routed)           0.628    14.490    CPU/Register/p_1_in[18]
    SLICE_X11Y51         LUT3 (Prop_lut3_I0_O)        0.120    14.610 r  CPU/Register/REG[1][18]_i_1/O
                         net (fo=32, routed)          3.022    17.632    CPU/Register/reg_in[18]
    SLICE_X14Y57         FDRE                                         r  CPU/Register/REG_reg[24][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[31][22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 2.697ns (36.042%)  route 4.786ns (63.958%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[4]
                         net (fo=1, routed)           0.773    13.360    CPU/Register/data_out[22]
    SLICE_X10Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.484 r  CPU/Register/RAM_reg_i_34/O
                         net (fo=4, routed)           1.632    15.116    CPU/Register/p_1_in[22]
    SLICE_X7Y54          LUT3 (Prop_lut3_I0_O)        0.119    15.235 r  CPU/Register/REG[1][22]_i_1/O
                         net (fo=32, routed)          2.381    17.616    CPU/Register/reg_in[22]
    SLICE_X15Y61         FDRE                                         r  CPU/Register/REG_reg[31][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[12][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 2.702ns (36.303%)  route 4.741ns (63.697%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[1]
                         net (fo=1, routed)           1.035    13.622    CPU/Register/data_out[19]
    SLICE_X8Y45          LUT4 (Prop_lut4_I2_O)        0.124    13.746 r  CPU/Register/RAM_reg_i_37/O
                         net (fo=3, routed)           1.324    15.070    CPU/Register/p_1_in[19]
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.124    15.194 r  CPU/Register/REG[1][19]_i_1/O
                         net (fo=32, routed)          2.382    17.576    CPU/Register/reg_in[19]
    SLICE_X4Y61          FDRE                                         r  CPU/Register/REG_reg[12][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/Register/REG_reg[1][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 2.728ns (36.769%)  route 4.691ns (63.231%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.612    10.133    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    12.587 r  MEM/RAM_reg/DOBDO[6]
                         net (fo=1, routed)           1.017    13.604    CPU/Register/data_out[24]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.124    13.728 r  CPU/Register/RAM_reg_i_32/O
                         net (fo=3, routed)           1.296    15.024    CPU/Register/p_1_in[24]
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.150    15.174 r  CPU/Register/REG[1][24]_i_1/O
                         net (fo=32, routed)          2.378    17.552    CPU/Register/reg_in[24]
    SLICE_X2Y62          FDRE                                         r  CPU/Register/REG_reg[1][24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.107ns  (logic 0.630ns (56.923%)  route 0.477ns (43.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.609     6.493    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     7.078 r  MEM/RAM_reg/DOADO[4]
                         net (fo=1, routed)           0.286     7.364    CPU/Register/data_out[4]
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.045     7.409 r  CPU/Register/RAM_reg_i_20/O
                         net (fo=3, routed)           0.191     7.599    CPU/p_1_in[4]
    SLICE_X9Y44          FDRE                                         r  CPU/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.109ns  (logic 0.630ns (56.828%)  route 0.479ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.609     6.493    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     7.078 r  MEM/RAM_reg/DOADO[10]
                         net (fo=1, routed)           0.347     7.425    CPU/Register/data_out[10]
    SLICE_X9Y45          LUT4 (Prop_lut4_I2_O)        0.045     7.470 r  CPU/Register/RAM_reg_i_14/O
                         net (fo=3, routed)           0.132     7.601    CPU/p_1_in[10]
    SLICE_X9Y44          FDRE                                         r  CPU/instr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[21]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.128ns  (logic 0.630ns (55.841%)  route 0.498ns (44.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.608     6.492    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     7.077 r  MEM/RAM_reg/DOBDO[3]
                         net (fo=1, routed)           0.266     7.343    CPU/Register/data_out[21]
    SLICE_X8Y45          LUT4 (Prop_lut4_I2_O)        0.045     7.388 r  CPU/Register/RAM_reg_i_35/O
                         net (fo=4, routed)           0.232     7.620    CPU/p_1_in[21]
    SLICE_X8Y47          FDRE                                         r  CPU/instr_reg[21]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.630ns (55.490%)  route 0.505ns (44.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.609     6.493    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.585     7.078 r  MEM/RAM_reg/DOADO[6]
                         net (fo=1, routed)           0.367     7.445    CPU/Register/data_out[6]
    SLICE_X10Y46         LUT4 (Prop_lut4_I2_O)        0.045     7.490 r  CPU/Register/RAM_reg_i_18/O
                         net (fo=3, routed)           0.138     7.628    CPU/p_1_in[6]
    SLICE_X9Y46          FDRE                                         r  CPU/instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.630ns (55.377%)  route 0.508ns (44.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.609     6.493    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     7.078 r  MEM/RAM_reg/DOADO[13]
                         net (fo=1, routed)           0.375     7.453    CPU/Register/data_out[13]
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.045     7.498 r  CPU/Register/RAM_reg_i_11/O
                         net (fo=3, routed)           0.133     7.630    CPU/p_1_in[13]
    SLICE_X10Y47         FDRE                                         r  CPU/instr_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.630ns (53.474%)  route 0.548ns (46.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.609     6.493    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     7.078 r  MEM/RAM_reg/DOADO[3]
                         net (fo=1, routed)           0.411     7.489    CPU/Register/data_out[3]
    SLICE_X10Y45         LUT4 (Prop_lut4_I2_O)        0.045     7.534 r  CPU/Register/RAM_reg_i_21/O
                         net (fo=3, routed)           0.137     7.671    CPU/p_1_in[3]
    SLICE_X9Y44          FDRE                                         r  CPU/instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.630ns (53.322%)  route 0.551ns (46.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.609     6.493    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.585     7.078 r  MEM/RAM_reg/DOADO[2]
                         net (fo=1, routed)           0.249     7.327    CPU/Register/data_out[2]
    SLICE_X8Y44          LUT4 (Prop_lut4_I2_O)        0.045     7.372 r  CPU/Register/RAM_reg_i_22/O
                         net (fo=3, routed)           0.302     7.674    CPU/p_1_in[2]
    SLICE_X8Y46          FDRE                                         r  CPU/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.183ns  (logic 0.630ns (53.260%)  route 0.553ns (46.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.608     6.492    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     7.077 r  MEM/RAM_reg/DOBDO[8]
                         net (fo=1, routed)           0.268     7.345    CPU/Register/data_out[26]
    SLICE_X8Y45          LUT4 (Prop_lut4_I2_O)        0.045     7.390 r  CPU/Register/RAM_reg_i_30/O
                         net (fo=3, routed)           0.285     7.674    CPU/p_1_in[26]
    SLICE_X7Y46          FDRE                                         r  CPU/instr_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.196ns  (logic 0.630ns (52.659%)  route 0.566ns (47.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.608     6.492    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     7.077 r  MEM/RAM_reg/DOBDO[7]
                         net (fo=1, routed)           0.349     7.426    CPU/Register/data_out[25]
    SLICE_X9Y47          LUT4 (Prop_lut4_I2_O)        0.045     7.471 r  CPU/Register/RAM_reg_i_31/O
                         net (fo=3, routed)           0.217     7.688    CPU/p_1_in[25]
    SLICE_X8Y47          FDRE                                         r  CPU/instr_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM/RAM_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instr_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.213ns  (logic 0.630ns (51.934%)  route 0.583ns (48.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.608     6.492    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      0.585     7.077 r  MEM/RAM_reg/DOBDO[13]
                         net (fo=1, routed)           0.211     7.288    CPU/Register/data_out[31]
    SLICE_X9Y46          LUT4 (Prop_lut4_I2_O)        0.045     7.333 r  CPU/Register/RAM_reg_i_25/O
                         net (fo=3, routed)           0.372     7.705    CPU/p_1_in[31]
    SLICE_X7Y43          FDRE                                         r  CPU/instr_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIBDI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.359ns  (logic 1.833ns (21.931%)  route 6.526ns (78.069%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 9.834 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          1.902     7.277    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.401 r  CPU/Register/RAM_reg_i_26/O
                         net (fo=3, routed)           0.958     8.359    MEM/p_1_in[30]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.493     9.834    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIBDI[7]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.048ns  (logic 1.833ns (22.780%)  route 6.215ns (77.220%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 9.834 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          2.038     7.413    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  CPU/Register/RAM_reg_i_31/O
                         net (fo=3, routed)           0.511     8.048    MEM/p_1_in[25]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.493     9.834    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIADI[14]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.039ns  (logic 1.833ns (22.805%)  route 6.206ns (77.195%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 9.835 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          1.882     7.257    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X14Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.381 r  CPU/Register/RAM_reg_i_10/O
                         net (fo=3, routed)           0.658     8.039    MEM/p_1_in[14]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494     9.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIBDI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.004ns  (logic 1.833ns (22.905%)  route 6.171ns (77.095%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 9.834 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          1.714     7.088    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.212 r  CPU/Register/RAM_reg_i_34/O
                         net (fo=4, routed)           0.792     8.004    MEM/p_1_in[22]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.493     9.834    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIADI[5]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.004ns  (logic 1.833ns (22.905%)  route 6.171ns (77.095%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 9.835 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          1.888     7.263    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X12Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.387 r  CPU/Register/RAM_reg_i_19/O
                         net (fo=3, routed)           0.618     8.004    MEM/p_1_in[5]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494     9.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIBDI[11]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.861ns  (logic 1.833ns (23.321%)  route 6.028ns (76.679%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 9.834 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          1.884     7.259    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.383 r  CPU/Register/RAM_reg_i_27/O
                         net (fo=3, routed)           0.478     7.861    MEM/p_1_in[29]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.493     9.834    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIADI[7]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.834ns  (logic 1.833ns (23.403%)  route 6.000ns (76.597%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 9.835 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          1.870     7.245    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.124     7.369 r  CPU/Register/RAM_reg_i_17/O
                         net (fo=3, routed)           0.465     7.834    MEM/p_1_in[7]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494     9.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIPADIP[1]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.825ns  (logic 1.833ns (23.428%)  route 5.992ns (76.572%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 9.835 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          1.475     6.849    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X11Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.973 r  CPU/Register/RAM_reg_i_39/O
                         net (fo=3, routed)           0.852     7.825    MEM/p_1_in[17]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494     9.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIPADIP[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.732ns  (logic 1.833ns (23.710%)  route 5.899ns (76.290%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 9.835 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          1.733     7.107    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.231 r  CPU/Register/RAM_reg_i_40/O
                         net (fo=3, routed)           0.501     7.732    MEM/p_1_in[16]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494     9.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 HALT
                            (input port)
  Destination:            MEM/RAM_reg/DIADI[8]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.833ns (23.916%)  route 5.832ns (76.084%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 9.835 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  HALT (IN)
                         net (fo=0)                   0.000     0.000    HALT
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  HALT_IBUF_inst/O
                         net (fo=10, routed)          2.990     4.451    CPU/HALT_IBUF
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.124     4.575 r  CPU/RAM_reg_i_45/O
                         net (fo=2, routed)           0.676     5.251    CPU/Register/CS
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.375 r  CPU/Register/RAM_reg_i_42/O
                         net (fo=32, routed)          1.461     6.836    CPU/Register/RAM_reg_i_42_n_0
    SLICE_X10Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.960 r  CPU/Register/RAM_reg_i_16/O
                         net (fo=3, routed)           0.706     7.666    MEM/p_1_in[8]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.494     9.835    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/Register/ReadReg2_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/DIPADIP[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.192%)  route 0.451ns (70.808%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE                         0.000     0.000 r  CPU/Register/ReadReg2_reg[16]/C
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/ReadReg2_reg[16]/Q
                         net (fo=10, routed)          0.228     0.369    CPU/Register/readreg2[16]
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.414 r  CPU/Register/RAM_reg_i_40/O
                         net (fo=3, routed)           0.223     0.637    MEM/p_1_in[16]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.879     7.007    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 CPU/alu_result_save_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.447%)  route 0.492ns (72.553%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  CPU/alu_result_save_reg[1]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/alu_result_save_reg[1]/Q
                         net (fo=2, routed)           0.155     0.296    CPU/alu_result_save[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  CPU/RAM_reg_i_7/O
                         net (fo=2, routed)           0.337     0.678    MEM/ADDR[1]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.878     7.006    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 CPU/alu_result_save_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.383%)  route 0.493ns (72.617%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE                         0.000     0.000 r  CPU/alu_result_save_reg[1]/C
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/alu_result_save_reg[1]/Q
                         net (fo=2, routed)           0.155     0.296    CPU/alu_result_save[1]
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  CPU/RAM_reg_i_7/O
                         net (fo=2, routed)           0.339     0.679    MEM/ADDR[1]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.879     7.007    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 CPU/Register/ReadReg2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.209ns (30.203%)  route 0.483ns (69.797%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE                         0.000     0.000 r  CPU/Register/ReadReg2_reg[2]/C
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/Register/ReadReg2_reg[2]/Q
                         net (fo=10, routed)          0.300     0.464    CPU/Register/ReadReg2_reg[7]_0[2]
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.045     0.509 r  CPU/Register/RAM_reg_i_22/O
                         net (fo=3, routed)           0.183     0.692    MEM/p_1_in[2]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.879     7.007    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.536%)  route 0.515ns (73.464%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE                         0.000     0.000 r  CPU/pc_reg[6]/C
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/pc_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    CPU/pc[6]
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.308 r  CPU/RAM_reg_i_2/O
                         net (fo=2, routed)           0.393     0.701    MEM/ADDR[6]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.879     7.007    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 CPU/pc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.186ns (26.536%)  route 0.515ns (73.464%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE                         0.000     0.000 r  CPU/pc_reg[6]/C
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/pc_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    CPU/pc[6]
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.308 r  CPU/RAM_reg_i_2/O
                         net (fo=2, routed)           0.393     0.701    MEM/ADDR[6]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.878     7.006    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 CPU/alu_result_save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.077%)  route 0.510ns (70.923%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE                         0.000     0.000 r  CPU/alu_result_save_reg[0]/C
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/alu_result_save_reg[0]/Q
                         net (fo=2, routed)           0.149     0.313    CPU/alu_result_save[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.358 r  CPU/RAM_reg_i_8/O
                         net (fo=2, routed)           0.360     0.719    MEM/ADDR[0]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.878     7.006    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 CPU/alu_result_save_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.209ns (29.014%)  route 0.511ns (70.986%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE                         0.000     0.000 r  CPU/alu_result_save_reg[0]/C
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/alu_result_save_reg[0]/Q
                         net (fo=2, routed)           0.149     0.313    CPU/alu_result_save[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.358 r  CPU/RAM_reg_i_8/O
                         net (fo=2, routed)           0.362     0.720    MEM/ADDR[0]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.879     7.007    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 CPU/Register/ReadReg2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/DIADI[5]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.389%)  route 0.527ns (71.611%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE                         0.000     0.000 r  CPU/Register/ReadReg2_reg[5]/C
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CPU/Register/ReadReg2_reg[5]/Q
                         net (fo=7, routed)           0.277     0.441    CPU/Register/ReadReg2_reg[7]_0[5]
    SLICE_X12Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.486 r  CPU/Register/RAM_reg_i_19/O
                         net (fo=3, routed)           0.251     0.736    MEM/p_1_in[5]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.879     7.007    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 CPU/Register/ReadReg2_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM/RAM_reg/DIADI[14]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.512%)  route 0.573ns (75.488%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE                         0.000     0.000 r  CPU/Register/ReadReg2_reg[14]/C
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/ReadReg2_reg[14]/Q
                         net (fo=9, routed)           0.314     0.455    CPU/Register/readreg2[14]
    SLICE_X14Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.500 r  CPU/Register/RAM_reg_i_10/O
                         net (fo=3, routed)           0.258     0.759    MEM/p_1_in[14]
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  CLK_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.879     7.007    MEM/RAM_reg_0
    RAMB18_X0Y18         RAMB18E1                                     r  MEM/RAM_reg/CLKARDCLK  (IS_INVERTED)





