Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Sep  9 12:42:53 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Error_correction_wrapper_control_sets_placed.rpt
| Design       : Error_correction_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |              27 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              88 |           21 |
| Yes          | No                    | Yes                    |             147 |           38 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                         Enable Signal                         |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  sysclk_IBUF_BUFG |                                                               | Error_correction_i/Write4_0/U0/write_complete_i_2_n_0 |                2 |              3 |         1.50 |
|  sysclk_IBUF_BUFG | Error_correction_i/Read4_0/U0/FSM_sequential_state[3]_i_1_n_0 | Error_correction_i/Read4_0/U0/read_complete_i_2_n_0   |                1 |              4 |         4.00 |
|  sysclk_IBUF_BUFG | Error_correction_i/Write4_0/U0/FSM_onehot_state[4]_i_1_n_0    | Error_correction_i/Write4_0/U0/write_complete_i_2_n_0 |                2 |              5 |         2.50 |
|  sysclk_IBUF_BUFG |                                                               | Error_correction_i/Read4_0/U0/read_complete_i_2_n_0   |                4 |              6 |         1.50 |
|  sysclk_IBUF_BUFG | Error_correction_i/UART_TXmod_0/U0/r_Clk_Count_1              | Error_correction_i/UART_TXmod_0/U0/r_Clk_Count0       |                2 |              7 |         3.50 |
|  sysclk_IBUF_BUFG | Error_correction_i/UART_TXmod_0/U0/r_TX_Data_0                |                                                       |                1 |              8 |         8.00 |
|  sysclk_IBUF_BUFG | Error_correction_i/Read4_0/U0/o_TX_data0                      |                                                       |                3 |              8 |         2.67 |
|  sysclk_IBUF_BUFG |                                                               |                                                       |                7 |             13 |         1.86 |
|  sysclk_IBUF_BUFG | Error_correction_i/Read4_0/U0/A_buf[15]_i_1_n_0               | Error_correction_i/Read4_0/U0/read_complete_i_2_n_0   |                5 |             16 |         3.20 |
|  sysclk_IBUF_BUFG | Error_correction_i/Read4_0/U0/data_buf0                       |                                                       |                5 |             16 |         3.20 |
|  sysclk_IBUF_BUFG | Error_correction_i/Write4_0/U0/write_data_buf0                |                                                       |                4 |             16 |         4.00 |
|  sysclk_IBUF_BUFG |                                                               | Error_correction_i/RW_ROUTER4_0/U0/p_0_in             |                7 |             18 |         2.57 |
|  sysclk_IBUF_BUFG | Error_correction_i/Read4_0/U0/A[21]_i_1_n_0                   | Error_correction_i/Read4_0/U0/read_complete_i_2_n_0   |                6 |             23 |         3.83 |
|  sysclk_IBUF_BUFG | Error_correction_i/Write4_0/U0/write_active_0                 | Error_correction_i/Write4_0/U0/write_complete_i_2_n_0 |                5 |             23 |         4.60 |
|  sysclk_IBUF_BUFG | Error_correction_i/Read4_0/U0/addr_cnt                        | Error_correction_i/Read4_0/U0/read_complete_i_2_n_0   |               11 |             38 |         3.45 |
|  sysclk_IBUF_BUFG | Error_correction_i/Write4_0/U0/addr_cnt                       | Error_correction_i/Write4_0/U0/write_complete_i_2_n_0 |                8 |             38 |         4.75 |
|  sysclk_IBUF_BUFG | Error_correction_i/Switchmod_0/U0/led0                        |                                                       |                8 |             40 |         5.00 |
+-------------------+---------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


