INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.srcs/sim_1/new/adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_test
