# vsim -c TESTS/cpu_tb.cpu_tb 
# Start time: 14:25:03 on Mar 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: designs/RED_Unit.v(41): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_first_level_1'.  Expected 11, found 7.
# ** Warning: designs/RED_Unit.v(41): (vopt-2718) [TFMPC] - Missing connection for port 'G_group'.
# ** Warning: designs/RED_Unit.v(41): (vopt-2718) [TFMPC] - Missing connection for port 'P_group'.
# ** Warning: designs/RED_Unit.v(41): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(41): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(44): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_first_level_2'.  Expected 11, found 7.
# ** Warning: designs/RED_Unit.v(44): (vopt-2718) [TFMPC] - Missing connection for port 'G_group'.
# ** Warning: designs/RED_Unit.v(44): (vopt-2718) [TFMPC] - Missing connection for port 'P_group'.
# ** Warning: designs/RED_Unit.v(44): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(44): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(47): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_first_level_3'.  Expected 11, found 7.
# ** Warning: designs/RED_Unit.v(47): (vopt-2718) [TFMPC] - Missing connection for port 'G_group'.
# ** Warning: designs/RED_Unit.v(47): (vopt-2718) [TFMPC] - Missing connection for port 'P_group'.
# ** Warning: designs/RED_Unit.v(47): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(47): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(50): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_first_level_4'.  Expected 11, found 7.
# ** Warning: designs/RED_Unit.v(50): (vopt-2718) [TFMPC] - Missing connection for port 'G_group'.
# ** Warning: designs/RED_Unit.v(50): (vopt-2718) [TFMPC] - Missing connection for port 'P_group'.
# ** Warning: designs/RED_Unit.v(50): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(50): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(68): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_second_level_1'.  Expected 8, found 4.
# ** Warning: designs/RED_Unit.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'Ovfl'.
# ** Warning: designs/RED_Unit.v(68): (vopt-2718) [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: designs/RED_Unit.v(71): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_second_level_2'.  Expected 8, found 4.
# ** Warning: designs/RED_Unit.v(71): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(71): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(71): (vopt-2718) [TFMPC] - Missing connection for port 'Ovfl'.
# ** Warning: designs/RED_Unit.v(71): (vopt-2718) [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: designs/RED_Unit.v(77): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA_third_level'.  Expected 8, found 4.
# ** Warning: designs/RED_Unit.v(77): (vopt-2718) [TFMPC] - Missing connection for port 'neg_Ovfl'.
# ** Warning: designs/RED_Unit.v(77): (vopt-2718) [TFMPC] - Missing connection for port 'pos_Ovfl'.
# ** Warning: designs/RED_Unit.v(77): (vopt-2718) [TFMPC] - Missing connection for port 'Ovfl'.
# ** Warning: designs/RED_Unit.v(77): (vopt-2718) [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: designs/ALU.v(67): (vopt-2685) [TFMPC] - Too few port connections for 'iPSA'.  Expected 4, found 3.
# ** Warning: designs/ALU.v(67): (vopt-2718) [TFMPC] - Missing connection for port 'Error'.
# ** Warning: designs/PSA_16bit.v(32): (vopt-2685) [TFMPC] - Too few port connections for 'iCLA'.  Expected 11, found 10.
# ** Warning: designs/PSA_16bit.v(32): (vopt-2718) [TFMPC] - Missing connection for port 'Cout'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=40.
# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Verification_tasks(fast)
# Loading work.ALU_tasks(fast)
# Loading work.Model_tasks(fast)
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.PC_Register(fast)
# Loading work.PC_control(fast)
# Loading work.CLA_16bit(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.Shifter(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ControlUnit(fast)
# Loading work.ALU(fast)
# Loading work.PSA_16bit(fast)
# Loading work.RED_Unit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.flag_register(fast)
# Loading work.dff(fast__1)
# Loading work.dff(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Initializing CPU Testbench...
# CPU Testbench initialized successfully.
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0000: 0xa102
# DUT Fetched instruction at PC = 0x0000: 0xa102
# Model Decoded instruction: Opcode = 0b1010, Instr: LLB, rd = 0x1, imm = 0x0002.
# DUT Decoded instruction: Opcode = 0b1010, Instr: LLB, rd = 0x1, imm = 0x0002.
# Model Executed instruction: Opcode = 0b1010, Instr: LLB, Input_A = 0x0000, Input_B = 0x0002, Result = 0x0002, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1010, Instr: LLB, Input_A = 0x0000, Input_B = 0x0002, Result = 0x0002, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x1 with data 0x0002.
# DUT wrote back to register 0x1 with data 0x0002
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0002: 0xb100
# DUT Fetched instruction at PC = 0x0002: 0xb100
# Model Decoded instruction: Opcode = 0b1011, Instr: LHB, rd = 0x1, imm = 0x0000.
# DUT Decoded instruction: Opcode = 0b1011, Instr: LHB, rd = 0x1, imm = 0x0000.
# Model Executed instruction: Opcode = 0b1011, Instr: LHB, Input_A = 0x0002, Input_B = 0x0000, Result = 0x0002, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1011, Instr: LHB, Input_A = 0x0002, Input_B = 0x0000, Result = 0x0002, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x1 with data 0x0002.
# DUT wrote back to register 0x1 with data 0x0002
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0004: 0xa203
# DUT Fetched instruction at PC = 0x0004: 0xa203
# Model Decoded instruction: Opcode = 0b1010, Instr: LLB, rd = 0x2, imm = 0x0003.
# DUT Decoded instruction: Opcode = 0b1010, Instr: LLB, rd = 0x2, imm = 0x0003.
# Model Executed instruction: Opcode = 0b1010, Instr: LLB, Input_A = 0x0000, Input_B = 0x0003, Result = 0x0003, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1010, Instr: LLB, Input_A = 0x0000, Input_B = 0x0003, Result = 0x0003, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x2 with data 0x0003.
# DUT wrote back to register 0x2 with data 0x0003
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0006: 0xb200
# DUT Fetched instruction at PC = 0x0006: 0xb200
# Model Decoded instruction: Opcode = 0b1011, Instr: LHB, rd = 0x2, imm = 0x0000.
# DUT Decoded instruction: Opcode = 0b1011, Instr: LHB, rd = 0x2, imm = 0x0000.
# Model Executed instruction: Opcode = 0b1011, Instr: LHB, Input_A = 0x0003, Input_B = 0x0000, Result = 0x0003, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1011, Instr: LHB, Input_A = 0x0003, Input_B = 0x0000, Result = 0x0003, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x2 with data 0x0003.
# DUT wrote back to register 0x2 with data 0x0003
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0008: 0xa304
# DUT Fetched instruction at PC = 0x0008: 0xa304
# Model Decoded instruction: Opcode = 0b1010, Instr: LLB, rd = 0x3, imm = 0x0004.
# DUT Decoded instruction: Opcode = 0b1010, Instr: LLB, rd = 0x3, imm = 0x0004.
# Model Executed instruction: Opcode = 0b1010, Instr: LLB, Input_A = 0x0000, Input_B = 0x0004, Result = 0x0004, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1010, Instr: LLB, Input_A = 0x0000, Input_B = 0x0004, Result = 0x0004, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x3 with data 0x0004.
# DUT wrote back to register 0x3 with data 0x0004
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x000a: 0xb300
# DUT Fetched instruction at PC = 0x000a: 0xb300
# Model Decoded instruction: Opcode = 0b1011, Instr: LHB, rd = 0x3, imm = 0x0000.
# DUT Decoded instruction: Opcode = 0b1011, Instr: LHB, rd = 0x3, imm = 0x0000.
# Model Executed instruction: Opcode = 0b1011, Instr: LHB, Input_A = 0x0004, Input_B = 0x0000, Result = 0x0004, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1011, Instr: LHB, Input_A = 0x0004, Input_B = 0x0000, Result = 0x0004, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x3 with data 0x0004.
# DUT wrote back to register 0x3 with data 0x0004
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x000c: 0x0412
# DUT Fetched instruction at PC = 0x000c: 0x0412
# Model Decoded instruction: Opcode = 0b0000, Instr: ADD, rs = 0x1, rt = 0x2, rd = 0x4.
# DUT Decoded instruction: Opcode = 0b0000, Instr: ADD, rs = 0x1, rt = 0x2, rd = 0x4.
# Model Executed instruction: Opcode = 0b0000, Instr: ADD, Input_A = 0x0002, Input_B = 0x0003, Result = 0x0005, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b0000, Instr: ADD, Input_A = 0x0002, Input_B = 0x0003, Result = 0x0005, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x4 with data 0x0005.
# DUT wrote back to register 0x4 with data 0x0005
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x000e: 0x1531
# DUT Fetched instruction at PC = 0x000e: 0x1531
# Model Decoded instruction: Opcode = 0b0001, Instr: SUB, rs = 0x3, rt = 0x1, rd = 0x5.
# DUT Decoded instruction: Opcode = 0b0001, Instr: SUB, rs = 0x3, rt = 0x1, rd = 0x5.
# Model Executed instruction: Opcode = 0b0001, Instr: SUB, Input_A = 0x0004, Input_B = 0x0002, Result = 0x0002, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b0001, Instr: SUB, Input_A = 0x0004, Input_B = 0x0002, Result = 0x0002, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x5 with data 0x0002.
# DUT wrote back to register 0x5 with data 0x0002
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0010: 0x2645
# DUT Fetched instruction at PC = 0x0010: 0x2645
# Model Decoded instruction: Opcode = 0b0010, Instr: XOR, rs = 0x4, rt = 0x5, rd = 0x6.
# DUT Decoded instruction: Opcode = 0b0010, Instr: XOR, rs = 0x4, rt = 0x5, rd = 0x6.
# Model Executed instruction: Opcode = 0b0010, Instr: XOR, Input_A = 0x0005, Input_B = 0x0002, Result = 0x0007, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b0010, Instr: XOR, Input_A = 0x0005, Input_B = 0x0002, Result = 0x0007, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x6 with data 0x0007.
# DUT wrote back to register 0x6 with data 0x0007
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0012: 0x3760
# DUT Fetched instruction at PC = 0x0012: 0x3760
# Model Decoded instruction: Opcode = 0b0011, Instr: RED, rs = 0x6, rt = 0x0, rd = 0x7.
# DUT Decoded instruction: Opcode = 0b0011, Instr: RED, rs = 0x6, rt = 0x0, rd = 0x7.
# Model Executed instruction: Opcode = 0b0011, Instr: RED, Input_A = 0x0007, Input_B = 0x0000, Result = 0x0007, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b0011, Instr: RED, Input_A = 0x0007, Input_B = 0x0000, Result = 0x0007, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x7 with data 0x0007.
# DUT wrote back to register 0x7 with data 0x0007
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0014: 0x4822
# DUT Fetched instruction at PC = 0x0014: 0x4822
# Model Decoded instruction: Opcode = 0b0100, Instr: SLL, rs = 0x2, rd = 0x8, imm = 0x0002.
# DUT Decoded instruction: Opcode = 0b0100, Instr: SLL, rs = 0x2, rd = 0x8, imm = 0x0002.
# Model Executed instruction: Opcode = 0b0100, Instr: SLL, Input_A = 0x0003, Input_B = 0x0002, Result = 0x000c, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b0100, Instr: SLL, Input_A = 0x0003, Input_B = 0x0002, Result = 0x000c, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x8 with data 0x000c.
# DUT wrote back to register 0x8 with data 0x000c
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0016: 0x5931
# DUT Fetched instruction at PC = 0x0016: 0x5931
# Model Decoded instruction: Opcode = 0b0101, Instr: SRA, rs = 0x3, rd = 0x9, imm = 0x0001.
# DUT Decoded instruction: Opcode = 0b0101, Instr: SRA, rs = 0x3, rd = 0x9, imm = 0x0001.
# Model Executed instruction: Opcode = 0b0101, Instr: SRA, Input_A = 0x0004, Input_B = 0x0001, Result = 0x0002, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b0101, Instr: SRA, Input_A = 0x0004, Input_B = 0x0001, Result = 0x0002, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0x9 with data 0x0002.
# DUT wrote back to register 0x9 with data 0x0002
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0018: 0x6a43
# DUT Fetched instruction at PC = 0x0018: 0x6a43
# Model Decoded instruction: Opcode = 0b0110, Instr: ROR, rs = 0x4, rd = 0xa, imm = 0x0003.
# DUT Decoded instruction: Opcode = 0b0110, Instr: ROR, rs = 0x4, rd = 0xa, imm = 0x0003.
# Model Executed instruction: Opcode = 0b0110, Instr: ROR, Input_A = 0x0005, Input_B = 0x0003, Result = 0xa000, Z_set = 0b0, V_set = 0b0, N_set = 0b1.
# DUT Executed instruction: Opcode = 0b0110, Instr: ROR, Input_A = 0x0005, Input_B = 0x0003, Result = 0xa000, Z_set = 0b0, V_set = 0b0, N_set = 0b1.
# Model wrote back to register 0xa with data 0xa000.
# DUT wrote back to register 0xa with data 0xa000
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x001a: 0x7b13
# DUT Fetched instruction at PC = 0x001a: 0x7b13
# Model Decoded instruction: Opcode = 0b0111, Instr: PADDSB, rs = 0x1, rt = 0x3, rd = 0xb.
# DUT Decoded instruction: Opcode = 0b0111, Instr: PADDSB, rs = 0x1, rt = 0x3, rd = 0xb.
# Model Executed instruction: Opcode = 0b0111, Instr: PADDSB, Input_A = 0x0002, Input_B = 0x0004, Result = 0x0006, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b0111, Instr: PADDSB, Input_A = 0x0002, Input_B = 0x0004, Result = 0x0006, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0xb with data 0x0006.
# DUT wrote back to register 0xb with data 0x0006
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x001c: 0xac10
# DUT Fetched instruction at PC = 0x001c: 0xac10
# Model Decoded instruction: Opcode = 0b1010, Instr: LLB, rd = 0xc, imm = 0x0010.
# DUT Decoded instruction: Opcode = 0b1010, Instr: LLB, rd = 0xc, imm = 0x0010.
# Model Executed instruction: Opcode = 0b1010, Instr: LLB, Input_A = 0x0000, Input_B = 0x0010, Result = 0x0010, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1010, Instr: LLB, Input_A = 0x0000, Input_B = 0x0010, Result = 0x0010, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0xc with data 0x0010.
# DUT wrote back to register 0xc with data 0x0010
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x001e: 0xbc00
# DUT Fetched instruction at PC = 0x001e: 0xbc00
# Model Decoded instruction: Opcode = 0b1011, Instr: LHB, rd = 0xc, imm = 0x0000.
# DUT Decoded instruction: Opcode = 0b1011, Instr: LHB, rd = 0xc, imm = 0x0000.
# Model Executed instruction: Opcode = 0b1011, Instr: LHB, Input_A = 0x0010, Input_B = 0x0000, Result = 0x0010, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1011, Instr: LHB, Input_A = 0x0010, Input_B = 0x0000, Result = 0x0010, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model wrote back to register 0xc with data 0x0010.
# DUT wrote back to register 0xc with data 0x0010
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0020: 0x94c0
# DUT Fetched instruction at PC = 0x0020: 0x94c0
# Model Decoded instruction: Opcode = 0b1001, Instr: SW, rs = 0xc, rd = 0x4, imm = 0x0000.
# DUT Decoded instruction: Opcode = 0b1001, Instr: SW, rs = 0xc, rd = 0x4, imm = 0x0000.
# Model Executed instruction: Opcode = 0b1001, Instr: SW, Input_A = 0x0010, Input_B = 0x0000, Result = 0x0010, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1001, Instr: SW, Input_A = 0x0010, Input_B = 0x0000, Result = 0x0010, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model acessed data memory at address: 0x0010 and wrote data: 0x0005.
# DUT accessed data memory at address: 0x0010 and wrote data: 0x0005
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0022: 0x8dc0
# DUT Fetched instruction at PC = 0x0022: 0x8dc0
# Model Decoded instruction: Opcode = 0b1000, Instr: LW, rs = 0xc, rd = 0xd, imm = 0x0000.
# DUT Decoded instruction: Opcode = 0b1000, Instr: LW, rs = 0xc, rd = 0xd, imm = 0x0000.
# Model Executed instruction: Opcode = 0b1000, Instr: LW, Input_A = 0x0010, Input_B = 0x0000, Result = 0x0010, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# DUT Executed instruction: Opcode = 0b1000, Instr: LW, Input_A = 0x0010, Input_B = 0x0000, Result = 0x0010, Z_set = 0b0, V_set = 0b0, N_set = 0b0.
# Model acessed data memory at address: 0x0010 and read data: 0x0005.
# DUT accessed data memory at address: 0x0010 and read data: 0x0005
# Model wrote back to register 0xd with data 0x0005.
# DUT wrote back to register 0xd with data 0x0005
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b0.
# Model Fetched instruction at PC = 0x0024: 0x1e12
# DUT Fetched instruction at PC = 0x0024: 0x1e12
# Model Decoded instruction: Opcode = 0b0001, Instr: SUB, rs = 0x1, rt = 0x2, rd = 0xe.
# DUT Decoded instruction: Opcode = 0b0001, Instr: SUB, rs = 0x1, rt = 0x2, rd = 0xe.
# Model Executed instruction: Opcode = 0b0001, Instr: SUB, Input_A = 0x0002, Input_B = 0x0003, Result = 0xffff, Z_set = 0b0, V_set = 0b0, N_set = 0b1.
# DUT Executed instruction: Opcode = 0b0001, Instr: SUB, Input_A = 0x0002, Input_B = 0x0003, Result = 0xffff, Z_set = 0b0, V_set = 0b0, N_set = 0b1.
# Model wrote back to register 0xe with data 0xffff.
# DUT wrote back to register 0xe with data 0xffff
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# Model Fetched instruction at PC = 0x0026: 0xc601
# DUT Fetched instruction at PC = 0x0026: 0xc601
# Model Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b011, imm = 0x0001.
# DUT Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b011, imm = 0x0001, ZF = 0b0, VF = 0b0, NF = 0b1.
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# Model Fetched instruction at PC = 0x002a: 0xc201
# DUT Fetched instruction at PC = 0x002a: 0xc201
# Model Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b001, imm = 0x0001.
# DUT Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b001, imm = 0x0001, ZF = 0b0, VF = 0b0, NF = 0b1.
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# Model Fetched instruction at PC = 0x002c: 0xc002
# DUT Fetched instruction at PC = 0x002c: 0xc002
# Model Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b000, imm = 0x0002.
# DUT Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b000, imm = 0x0002, ZF = 0b0, VF = 0b0, NF = 0b1.
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# Model Fetched instruction at PC = 0x0032: 0xc801
# DUT Fetched instruction at PC = 0x0032: 0xc801
# Model Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b100, imm = 0x0001.
# DUT Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b100, imm = 0x0001, ZF = 0b0, VF = 0b0, NF = 0b1.
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# Model Fetched instruction at PC = 0x0034: 0xca01
# DUT Fetched instruction at PC = 0x0034: 0xca01
# Model Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b101, imm = 0x0001.
# DUT Decoded instruction: Opcode = 0b1100, Instr: B, CC: 0b101, imm = 0x0001, ZF = 0b0, VF = 0b0, NF = 0b1.
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# Model Fetched instruction at PC = 0x0038: 0xee00
# DUT Fetched instruction at PC = 0x0038: 0xee00
# Model Decoded instruction: Opcode = 0b1110, Instr: PCS, rd = 0xe.
# DUT Decoded instruction: Opcode = 0b1110, Instr: PCS, rd = 0xe.
# Model wrote back to register 0xe with data 0x003a.
# DUT wrote back to register 0xe with data 0x003a
# 
# 
# Model flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# DUT flag register state: ZF = 0b0, VF = 0b0, NF = 0b1.
# Model Fetched instruction at PC = 0x003a: 0xf000
# DUT Fetched instruction at PC = 0x003a: 0xf000
# Model Decoded instruction: Opcode = 0b1111, Instr: HLT.
# DUT Decoded instruction: Opcode = 0b1111, Instr: HLT.
# HLT instruction encountered. Stopping simulation.
# 
# YAHOO!! All tests passed.
# ** Note: $stop    : tests/cpu_tb.sv(184)
#    Time: 285 ns  Iteration: 1  Instance: /cpu_tb
# Break in Module cpu_tb at tests/cpu_tb.sv line 184
# Stopped at tests/cpu_tb.sv line 184
