
CRSF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005238  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08005418  08005418  00015418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800551c  0800551c  00020170  2**0
                  CONTENTS
  4 .ARM          00000008  0800551c  0800551c  0001551c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005524  08005524  00020170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005524  08005524  00015524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005528  08005528  00015528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000170  20000000  0800552c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000170  0800569c  00020170  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  0800569c  00020430  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020170  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ed89  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023bf  00000000  00000000  0002ef29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  000312e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a90  00000000  00000000  00031e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e0eb  00000000  00000000  000328f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e3a5  00000000  00000000  000509db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b8585  00000000  00000000  0005ed80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00117305  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003574  00000000  00000000  00117358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000170 	.word	0x20000170
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005400 	.word	0x08005400

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000174 	.word	0x20000174
 800021c:	08005400 	.word	0x08005400

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d013      	beq.n	8000604 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d00b      	beq.n	8000604 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005ec:	e000      	b.n	80005f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0f9      	beq.n	80005ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	b2d2      	uxtb	r2, r2
 8000602:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000604:	687b      	ldr	r3, [r7, #4]
}
 8000606:	4618      	mov	r0, r3
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr

08000612 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000612:	b580      	push	{r7, lr}
 8000614:	b086      	sub	sp, #24
 8000616:	af00      	add	r7, sp, #0
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	e009      	b.n	8000638 <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	1c5a      	adds	r2, r3, #1
 8000628:	60ba      	str	r2, [r7, #8]
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	4618      	mov	r0, r3
 800062e:	f7ff ffc9 	bl	80005c4 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3301      	adds	r3, #1
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	697a      	ldr	r2, [r7, #20]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	429a      	cmp	r2, r3
 800063e:	dbf1      	blt.n	8000624 <_write+0x12>
		}
		return len;
 8000640:	687b      	ldr	r3, [r7, #4]
	}
 8000642:	4618      	mov	r0, r3
 8000644:	3718      	adds	r7, #24
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}

0800064a <TICKS_TO_US>:
RC_BatterySensorsFrame RC_Frame;
RC_LinkStatistics RC_Link;
unsigned int RC_Channals[16];

int TICKS_TO_US (int x)
{
 800064a:	b480      	push	{r7}
 800064c:	b083      	sub	sp, #12
 800064e:	af00      	add	r7, sp, #0
 8000650:	6078      	str	r0, [r7, #4]
	return ((x - 992) * 5 / 8 + 1500);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	f5a3 7278 	sub.w	r2, r3, #992	; 0x3e0
 8000658:	4613      	mov	r3, r2
 800065a:	009b      	lsls	r3, r3, #2
 800065c:	4413      	add	r3, r2
 800065e:	2b00      	cmp	r3, #0
 8000660:	da00      	bge.n	8000664 <TICKS_TO_US+0x1a>
 8000662:	3307      	adds	r3, #7
 8000664:	10db      	asrs	r3, r3, #3
 8000666:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
}
 800066a:	4618      	mov	r0, r3
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
	...

08000678 <crc8>:
    0xD6, 0x03, 0xA9, 0x7C, 0x28, 0xFD, 0x57, 0x82, 0xFF, 0x2A, 0x80, 0x55, 0x01, 0xD4, 0x7E, 0xAB,
    0x84, 0x51, 0xFB, 0x2E, 0x7A, 0xAF, 0x05, 0xD0, 0xAD, 0x78, 0xD2, 0x07, 0x53, 0x86, 0x2C, 0xF9};


uint8_t crc8(uint8_t * ptr, uint8_t len)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0;
 8000684:	2300      	movs	r3, #0
 8000686:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i=2; i<=len; i++)
 8000688:	2302      	movs	r3, #2
 800068a:	73bb      	strb	r3, [r7, #14]
 800068c:	e00d      	b.n	80006aa <crc8+0x32>
        crc = crc8tab[crc ^ ptr[i]];
 800068e:	7bbb      	ldrb	r3, [r7, #14]
 8000690:	687a      	ldr	r2, [r7, #4]
 8000692:	4413      	add	r3, r2
 8000694:	781a      	ldrb	r2, [r3, #0]
 8000696:	7bfb      	ldrb	r3, [r7, #15]
 8000698:	4053      	eors	r3, r2
 800069a:	b2db      	uxtb	r3, r3
 800069c:	461a      	mov	r2, r3
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <crc8+0x48>)
 80006a0:	5c9b      	ldrb	r3, [r3, r2]
 80006a2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i=2; i<=len; i++)
 80006a4:	7bbb      	ldrb	r3, [r7, #14]
 80006a6:	3301      	adds	r3, #1
 80006a8:	73bb      	strb	r3, [r7, #14]
 80006aa:	7bba      	ldrb	r2, [r7, #14]
 80006ac:	78fb      	ldrb	r3, [r7, #3]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	d9ed      	bls.n	800068e <crc8+0x16>
    return crc;
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	20000000 	.word	0x20000000

080006c4 <processLink_Statistics>:

void processLink_Statistics()
{
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
	RC_LinkStatistics *ls = (RC_LinkStatistics *)&RC_RxBuf[3];
 80006ca:	4b19      	ldr	r3, [pc, #100]	; (8000730 <processLink_Statistics+0x6c>)
 80006cc:	607b      	str	r3, [r7, #4]

	RC_Link.up_rssi_ant1 = ls->up_rssi_ant1;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	781a      	ldrb	r2, [r3, #0]
 80006d2:	4b18      	ldr	r3, [pc, #96]	; (8000734 <processLink_Statistics+0x70>)
 80006d4:	701a      	strb	r2, [r3, #0]
	RC_Link.up_rssi_ant2 = ls->up_rssi_ant2;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	785a      	ldrb	r2, [r3, #1]
 80006da:	4b16      	ldr	r3, [pc, #88]	; (8000734 <processLink_Statistics+0x70>)
 80006dc:	705a      	strb	r2, [r3, #1]
	RC_Link.up_link_quality = ls->up_link_quality;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	789a      	ldrb	r2, [r3, #2]
 80006e2:	4b14      	ldr	r3, [pc, #80]	; (8000734 <processLink_Statistics+0x70>)
 80006e4:	709a      	strb	r2, [r3, #2]
	RC_Link.up_snr = ls->up_snr;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	f993 2003 	ldrsb.w	r2, [r3, #3]
 80006ec:	4b11      	ldr	r3, [pc, #68]	; (8000734 <processLink_Statistics+0x70>)
 80006ee:	70da      	strb	r2, [r3, #3]
	RC_Link.active_antenna = ls->active_antenna;
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	791a      	ldrb	r2, [r3, #4]
 80006f4:	4b0f      	ldr	r3, [pc, #60]	; (8000734 <processLink_Statistics+0x70>)
 80006f6:	711a      	strb	r2, [r3, #4]
	RC_Link.rf_profile = ls->rf_profile;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	795a      	ldrb	r2, [r3, #5]
 80006fc:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <processLink_Statistics+0x70>)
 80006fe:	715a      	strb	r2, [r3, #5]
	RC_Link.up_rf_power = ls->up_rf_power;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	799a      	ldrb	r2, [r3, #6]
 8000704:	4b0b      	ldr	r3, [pc, #44]	; (8000734 <processLink_Statistics+0x70>)
 8000706:	719a      	strb	r2, [r3, #6]

	RC_Link.down_rssi = ls->down_rssi;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	79da      	ldrb	r2, [r3, #7]
 800070c:	4b09      	ldr	r3, [pc, #36]	; (8000734 <processLink_Statistics+0x70>)
 800070e:	71da      	strb	r2, [r3, #7]
	RC_Link.down_link_quality = ls->down_link_quality;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	7a1a      	ldrb	r2, [r3, #8]
 8000714:	4b07      	ldr	r3, [pc, #28]	; (8000734 <processLink_Statistics+0x70>)
 8000716:	721a      	strb	r2, [r3, #8]
	RC_Link.down_snr = ls->down_snr;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f993 2009 	ldrsb.w	r2, [r3, #9]
 800071e:	4b05      	ldr	r3, [pc, #20]	; (8000734 <processLink_Statistics+0x70>)
 8000720:	725a      	strb	r2, [r3, #9]
}
 8000722:	bf00      	nop
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	20000193 	.word	0x20000193
 8000734:	200001e0 	.word	0x200001e0

08000738 <processLink_RC_Channels>:

void processLink_RC_Channels()
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
	RC_Channels *ch = (RC_Channels *)&RC_RxBuf[3];
 800073e:	4b8d      	ldr	r3, [pc, #564]	; (8000974 <processLink_RC_Channels+0x23c>)
 8000740:	607b      	str	r3, [r7, #4]

	RC_Channals[0] = TICKS_TO_US(ch->channel_01);
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	781a      	ldrb	r2, [r3, #0]
 8000746:	785b      	ldrb	r3, [r3, #1]
 8000748:	f003 0307 	and.w	r3, r3, #7
 800074c:	021b      	lsls	r3, r3, #8
 800074e:	4313      	orrs	r3, r2
 8000750:	b29b      	uxth	r3, r3
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff ff79 	bl	800064a <TICKS_TO_US>
 8000758:	4603      	mov	r3, r0
 800075a:	461a      	mov	r2, r3
 800075c:	4b86      	ldr	r3, [pc, #536]	; (8000978 <processLink_RC_Channels+0x240>)
 800075e:	601a      	str	r2, [r3, #0]
	RC_Channals[1] = TICKS_TO_US(ch->channel_02);
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	785a      	ldrb	r2, [r3, #1]
 8000764:	08d2      	lsrs	r2, r2, #3
 8000766:	b2d2      	uxtb	r2, r2
 8000768:	789b      	ldrb	r3, [r3, #2]
 800076a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800076e:	015b      	lsls	r3, r3, #5
 8000770:	4313      	orrs	r3, r2
 8000772:	b29b      	uxth	r3, r3
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ff68 	bl	800064a <TICKS_TO_US>
 800077a:	4603      	mov	r3, r0
 800077c:	461a      	mov	r2, r3
 800077e:	4b7e      	ldr	r3, [pc, #504]	; (8000978 <processLink_RC_Channels+0x240>)
 8000780:	605a      	str	r2, [r3, #4]
	RC_Channals[2] = TICKS_TO_US(ch->channel_03);
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	789a      	ldrb	r2, [r3, #2]
 8000786:	0992      	lsrs	r2, r2, #6
 8000788:	b2d2      	uxtb	r2, r2
 800078a:	78d9      	ldrb	r1, [r3, #3]
 800078c:	0089      	lsls	r1, r1, #2
 800078e:	430a      	orrs	r2, r1
 8000790:	791b      	ldrb	r3, [r3, #4]
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	029b      	lsls	r3, r3, #10
 8000798:	4313      	orrs	r3, r2
 800079a:	b29b      	uxth	r3, r3
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff ff54 	bl	800064a <TICKS_TO_US>
 80007a2:	4603      	mov	r3, r0
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b74      	ldr	r3, [pc, #464]	; (8000978 <processLink_RC_Channels+0x240>)
 80007a8:	609a      	str	r2, [r3, #8]
	RC_Channals[3] = TICKS_TO_US(ch->channel_04);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	791a      	ldrb	r2, [r3, #4]
 80007ae:	0852      	lsrs	r2, r2, #1
 80007b0:	b2d2      	uxtb	r2, r2
 80007b2:	795b      	ldrb	r3, [r3, #5]
 80007b4:	f003 030f 	and.w	r3, r3, #15
 80007b8:	01db      	lsls	r3, r3, #7
 80007ba:	4313      	orrs	r3, r2
 80007bc:	b29b      	uxth	r3, r3
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff ff43 	bl	800064a <TICKS_TO_US>
 80007c4:	4603      	mov	r3, r0
 80007c6:	461a      	mov	r2, r3
 80007c8:	4b6b      	ldr	r3, [pc, #428]	; (8000978 <processLink_RC_Channels+0x240>)
 80007ca:	60da      	str	r2, [r3, #12]
	RC_Channals[4] = TICKS_TO_US(ch->channel_05);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	795a      	ldrb	r2, [r3, #5]
 80007d0:	0912      	lsrs	r2, r2, #4
 80007d2:	b2d2      	uxtb	r2, r2
 80007d4:	799b      	ldrb	r3, [r3, #6]
 80007d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80007da:	011b      	lsls	r3, r3, #4
 80007dc:	4313      	orrs	r3, r2
 80007de:	b29b      	uxth	r3, r3
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff32 	bl	800064a <TICKS_TO_US>
 80007e6:	4603      	mov	r3, r0
 80007e8:	461a      	mov	r2, r3
 80007ea:	4b63      	ldr	r3, [pc, #396]	; (8000978 <processLink_RC_Channels+0x240>)
 80007ec:	611a      	str	r2, [r3, #16]
	RC_Channals[5] = TICKS_TO_US(ch->channel_06);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	799a      	ldrb	r2, [r3, #6]
 80007f2:	09d2      	lsrs	r2, r2, #7
 80007f4:	b2d2      	uxtb	r2, r2
 80007f6:	79d9      	ldrb	r1, [r3, #7]
 80007f8:	0049      	lsls	r1, r1, #1
 80007fa:	430a      	orrs	r2, r1
 80007fc:	7a1b      	ldrb	r3, [r3, #8]
 80007fe:	f003 0303 	and.w	r3, r3, #3
 8000802:	025b      	lsls	r3, r3, #9
 8000804:	4313      	orrs	r3, r2
 8000806:	b29b      	uxth	r3, r3
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff ff1e 	bl	800064a <TICKS_TO_US>
 800080e:	4603      	mov	r3, r0
 8000810:	461a      	mov	r2, r3
 8000812:	4b59      	ldr	r3, [pc, #356]	; (8000978 <processLink_RC_Channels+0x240>)
 8000814:	615a      	str	r2, [r3, #20]
	RC_Channals[6] = TICKS_TO_US(ch->channel_07);
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	7a1a      	ldrb	r2, [r3, #8]
 800081a:	0892      	lsrs	r2, r2, #2
 800081c:	b2d2      	uxtb	r2, r2
 800081e:	7a5b      	ldrb	r3, [r3, #9]
 8000820:	f003 031f 	and.w	r3, r3, #31
 8000824:	019b      	lsls	r3, r3, #6
 8000826:	4313      	orrs	r3, r2
 8000828:	b29b      	uxth	r3, r3
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff ff0d 	bl	800064a <TICKS_TO_US>
 8000830:	4603      	mov	r3, r0
 8000832:	461a      	mov	r2, r3
 8000834:	4b50      	ldr	r3, [pc, #320]	; (8000978 <processLink_RC_Channels+0x240>)
 8000836:	619a      	str	r2, [r3, #24]
	RC_Channals[7] = TICKS_TO_US(ch->channel_08);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	7a5a      	ldrb	r2, [r3, #9]
 800083c:	0952      	lsrs	r2, r2, #5
 800083e:	b2d2      	uxtb	r2, r2
 8000840:	7a9b      	ldrb	r3, [r3, #10]
 8000842:	00db      	lsls	r3, r3, #3
 8000844:	4313      	orrs	r3, r2
 8000846:	b29b      	uxth	r3, r3
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fefe 	bl	800064a <TICKS_TO_US>
 800084e:	4603      	mov	r3, r0
 8000850:	461a      	mov	r2, r3
 8000852:	4b49      	ldr	r3, [pc, #292]	; (8000978 <processLink_RC_Channels+0x240>)
 8000854:	61da      	str	r2, [r3, #28]
	RC_Channals[8] = TICKS_TO_US(ch->channel_09);
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	7ada      	ldrb	r2, [r3, #11]
 800085a:	7b1b      	ldrb	r3, [r3, #12]
 800085c:	f003 0307 	and.w	r3, r3, #7
 8000860:	021b      	lsls	r3, r3, #8
 8000862:	4313      	orrs	r3, r2
 8000864:	b29b      	uxth	r3, r3
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff feef 	bl	800064a <TICKS_TO_US>
 800086c:	4603      	mov	r3, r0
 800086e:	461a      	mov	r2, r3
 8000870:	4b41      	ldr	r3, [pc, #260]	; (8000978 <processLink_RC_Channels+0x240>)
 8000872:	621a      	str	r2, [r3, #32]
	RC_Channals[9] = TICKS_TO_US(ch->channel_10);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	7b1a      	ldrb	r2, [r3, #12]
 8000878:	08d2      	lsrs	r2, r2, #3
 800087a:	b2d2      	uxtb	r2, r2
 800087c:	7b5b      	ldrb	r3, [r3, #13]
 800087e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000882:	015b      	lsls	r3, r3, #5
 8000884:	4313      	orrs	r3, r2
 8000886:	b29b      	uxth	r3, r3
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff fede 	bl	800064a <TICKS_TO_US>
 800088e:	4603      	mov	r3, r0
 8000890:	461a      	mov	r2, r3
 8000892:	4b39      	ldr	r3, [pc, #228]	; (8000978 <processLink_RC_Channels+0x240>)
 8000894:	625a      	str	r2, [r3, #36]	; 0x24
	RC_Channals[10] = TICKS_TO_US(ch->channel_11);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	7b5a      	ldrb	r2, [r3, #13]
 800089a:	0992      	lsrs	r2, r2, #6
 800089c:	b2d2      	uxtb	r2, r2
 800089e:	7b99      	ldrb	r1, [r3, #14]
 80008a0:	0089      	lsls	r1, r1, #2
 80008a2:	430a      	orrs	r2, r1
 80008a4:	7bdb      	ldrb	r3, [r3, #15]
 80008a6:	f003 0301 	and.w	r3, r3, #1
 80008aa:	029b      	lsls	r3, r3, #10
 80008ac:	4313      	orrs	r3, r2
 80008ae:	b29b      	uxth	r3, r3
 80008b0:	4618      	mov	r0, r3
 80008b2:	f7ff feca 	bl	800064a <TICKS_TO_US>
 80008b6:	4603      	mov	r3, r0
 80008b8:	461a      	mov	r2, r3
 80008ba:	4b2f      	ldr	r3, [pc, #188]	; (8000978 <processLink_RC_Channels+0x240>)
 80008bc:	629a      	str	r2, [r3, #40]	; 0x28
	RC_Channals[11] = TICKS_TO_US(ch->channel_12);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	7bda      	ldrb	r2, [r3, #15]
 80008c2:	0852      	lsrs	r2, r2, #1
 80008c4:	b2d2      	uxtb	r2, r2
 80008c6:	7c1b      	ldrb	r3, [r3, #16]
 80008c8:	f003 030f 	and.w	r3, r3, #15
 80008cc:	01db      	lsls	r3, r3, #7
 80008ce:	4313      	orrs	r3, r2
 80008d0:	b29b      	uxth	r3, r3
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff feb9 	bl	800064a <TICKS_TO_US>
 80008d8:	4603      	mov	r3, r0
 80008da:	461a      	mov	r2, r3
 80008dc:	4b26      	ldr	r3, [pc, #152]	; (8000978 <processLink_RC_Channels+0x240>)
 80008de:	62da      	str	r2, [r3, #44]	; 0x2c
	RC_Channals[12] = TICKS_TO_US(ch->channel_13);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	7c1a      	ldrb	r2, [r3, #16]
 80008e4:	0912      	lsrs	r2, r2, #4
 80008e6:	b2d2      	uxtb	r2, r2
 80008e8:	7c5b      	ldrb	r3, [r3, #17]
 80008ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008ee:	011b      	lsls	r3, r3, #4
 80008f0:	4313      	orrs	r3, r2
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff fea8 	bl	800064a <TICKS_TO_US>
 80008fa:	4603      	mov	r3, r0
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b1e      	ldr	r3, [pc, #120]	; (8000978 <processLink_RC_Channels+0x240>)
 8000900:	631a      	str	r2, [r3, #48]	; 0x30
	RC_Channals[13] = TICKS_TO_US(ch->channel_14);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	7c5a      	ldrb	r2, [r3, #17]
 8000906:	09d2      	lsrs	r2, r2, #7
 8000908:	b2d2      	uxtb	r2, r2
 800090a:	7c99      	ldrb	r1, [r3, #18]
 800090c:	0049      	lsls	r1, r1, #1
 800090e:	430a      	orrs	r2, r1
 8000910:	7cdb      	ldrb	r3, [r3, #19]
 8000912:	f003 0303 	and.w	r3, r3, #3
 8000916:	025b      	lsls	r3, r3, #9
 8000918:	4313      	orrs	r3, r2
 800091a:	b29b      	uxth	r3, r3
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff fe94 	bl	800064a <TICKS_TO_US>
 8000922:	4603      	mov	r3, r0
 8000924:	461a      	mov	r2, r3
 8000926:	4b14      	ldr	r3, [pc, #80]	; (8000978 <processLink_RC_Channels+0x240>)
 8000928:	635a      	str	r2, [r3, #52]	; 0x34
	RC_Channals[14] = TICKS_TO_US(ch->channel_15);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	7cda      	ldrb	r2, [r3, #19]
 800092e:	0892      	lsrs	r2, r2, #2
 8000930:	b2d2      	uxtb	r2, r2
 8000932:	7d1b      	ldrb	r3, [r3, #20]
 8000934:	f003 031f 	and.w	r3, r3, #31
 8000938:	019b      	lsls	r3, r3, #6
 800093a:	4313      	orrs	r3, r2
 800093c:	b29b      	uxth	r3, r3
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fe83 	bl	800064a <TICKS_TO_US>
 8000944:	4603      	mov	r3, r0
 8000946:	461a      	mov	r2, r3
 8000948:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <processLink_RC_Channels+0x240>)
 800094a:	639a      	str	r2, [r3, #56]	; 0x38
	RC_Channals[15] = TICKS_TO_US(ch->channel_16);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	7d1a      	ldrb	r2, [r3, #20]
 8000950:	0952      	lsrs	r2, r2, #5
 8000952:	b2d2      	uxtb	r2, r2
 8000954:	7d5b      	ldrb	r3, [r3, #21]
 8000956:	00db      	lsls	r3, r3, #3
 8000958:	4313      	orrs	r3, r2
 800095a:	b29b      	uxth	r3, r3
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fe74 	bl	800064a <TICKS_TO_US>
 8000962:	4603      	mov	r3, r0
 8000964:	461a      	mov	r2, r3
 8000966:	4b04      	ldr	r3, [pc, #16]	; (8000978 <processLink_RC_Channels+0x240>)
 8000968:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	20000193 	.word	0x20000193
 8000978:	200001ec 	.word	0x200001ec

0800097c <checkValidPakage>:

void checkValidPakage()
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
	uint8_t crc;
	uint8_t crc_frame;

	if (RxBufPos > 5) {
 8000982:	4b1a      	ldr	r3, [pc, #104]	; (80009ec <checkValidPakage+0x70>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	2b05      	cmp	r3, #5
 8000988:	d92b      	bls.n	80009e2 <checkValidPakage+0x66>
		if (RC_RxBuf[0] == SYNC_BYTE) {
 800098a:	4b19      	ldr	r3, [pc, #100]	; (80009f0 <checkValidPakage+0x74>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	2bc8      	cmp	r3, #200	; 0xc8
 8000990:	d127      	bne.n	80009e2 <checkValidPakage+0x66>
			if (RC_RxBuf[FRAME_LENGTH_BYTE]+2 == RxBufPos) {
 8000992:	4b17      	ldr	r3, [pc, #92]	; (80009f0 <checkValidPakage+0x74>)
 8000994:	785b      	ldrb	r3, [r3, #1]
 8000996:	3302      	adds	r3, #2
 8000998:	4a14      	ldr	r2, [pc, #80]	; (80009ec <checkValidPakage+0x70>)
 800099a:	7812      	ldrb	r2, [r2, #0]
 800099c:	4293      	cmp	r3, r2
 800099e:	d120      	bne.n	80009e2 <checkValidPakage+0x66>

				crc = crc8((uint8_t * )&RC_RxBuf, RC_RxBuf[FRAME_LENGTH_BYTE]);
 80009a0:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <checkValidPakage+0x74>)
 80009a2:	785b      	ldrb	r3, [r3, #1]
 80009a4:	4619      	mov	r1, r3
 80009a6:	4812      	ldr	r0, [pc, #72]	; (80009f0 <checkValidPakage+0x74>)
 80009a8:	f7ff fe66 	bl	8000678 <crc8>
 80009ac:	4603      	mov	r3, r0
 80009ae:	71fb      	strb	r3, [r7, #7]
				crc_frame = RC_RxBuf[RxBufPos-1];
 80009b0:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <checkValidPakage+0x70>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	3b01      	subs	r3, #1
 80009b6:	4a0e      	ldr	r2, [pc, #56]	; (80009f0 <checkValidPakage+0x74>)
 80009b8:	5cd3      	ldrb	r3, [r2, r3]
 80009ba:	71bb      	strb	r3, [r7, #6]

				if (crc == crc_frame) {
 80009bc:	79fa      	ldrb	r2, [r7, #7]
 80009be:	79bb      	ldrb	r3, [r7, #6]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d10e      	bne.n	80009e2 <checkValidPakage+0x66>
					// Process Pakage
					if (RC_RxBuf[FRAME_TYPE_BYTE] == FRAME_TYPE_Link_Statistics) {
 80009c4:	4b0a      	ldr	r3, [pc, #40]	; (80009f0 <checkValidPakage+0x74>)
 80009c6:	789b      	ldrb	r3, [r3, #2]
 80009c8:	2b14      	cmp	r3, #20
 80009ca:	d101      	bne.n	80009d0 <checkValidPakage+0x54>
						processLink_Statistics();
 80009cc:	f7ff fe7a 	bl	80006c4 <processLink_Statistics>
					}

					if (RC_RxBuf[FRAME_TYPE_BYTE] == FRAME_TYPE_RC_Channels) {
 80009d0:	4b07      	ldr	r3, [pc, #28]	; (80009f0 <checkValidPakage+0x74>)
 80009d2:	789b      	ldrb	r3, [r3, #2]
 80009d4:	2b16      	cmp	r3, #22
 80009d6:	d101      	bne.n	80009dc <checkValidPakage+0x60>
						processLink_RC_Channels();
 80009d8:	f7ff feae 	bl	8000738 <processLink_RC_Channels>
					}

					// Reset Buffer
					RxBufPos = 0;
 80009dc:	4b03      	ldr	r3, [pc, #12]	; (80009ec <checkValidPakage+0x70>)
 80009de:	2200      	movs	r2, #0
 80009e0:	701a      	strb	r2, [r3, #0]
			}
		}
	} else {
		//ErrorPakageCounter++;
	}
}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	200001d0 	.word	0x200001d0
 80009f0:	20000190 	.word	0x20000190

080009f4 <HAL_UARTEx_RxEventCallback>:

uint8_t UART_Counter = 0;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	460b      	mov	r3, r1
 80009fe:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a14      	ldr	r2, [pc, #80]	; (8000a58 <HAL_UARTEx_RxEventCallback+0x64>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d122      	bne.n	8000a50 <HAL_UARTEx_RxEventCallback+0x5c>
	{
		if ((RxBufPos == 0) && (RC_RxChar[0] != SYNC_BYTE )) {
 8000a0a:	4b14      	ldr	r3, [pc, #80]	; (8000a5c <HAL_UARTEx_RxEventCallback+0x68>)
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d103      	bne.n	8000a1a <HAL_UARTEx_RxEventCallback+0x26>
 8000a12:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <HAL_UARTEx_RxEventCallback+0x6c>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	2bc8      	cmp	r3, #200	; 0xc8
 8000a18:	d119      	bne.n	8000a4e <HAL_UARTEx_RxEventCallback+0x5a>
			return;
		}

		RC_RxBuf[RxBufPos] = RC_RxChar[0];
 8000a1a:	4b10      	ldr	r3, [pc, #64]	; (8000a5c <HAL_UARTEx_RxEventCallback+0x68>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	4b0f      	ldr	r3, [pc, #60]	; (8000a60 <HAL_UARTEx_RxEventCallback+0x6c>)
 8000a22:	7819      	ldrb	r1, [r3, #0]
 8000a24:	4b0f      	ldr	r3, [pc, #60]	; (8000a64 <HAL_UARTEx_RxEventCallback+0x70>)
 8000a26:	5499      	strb	r1, [r3, r2]
		RxBufPos++;
 8000a28:	4b0c      	ldr	r3, [pc, #48]	; (8000a5c <HAL_UARTEx_RxEventCallback+0x68>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	b2da      	uxtb	r2, r3
 8000a30:	4b0a      	ldr	r3, [pc, #40]	; (8000a5c <HAL_UARTEx_RxEventCallback+0x68>)
 8000a32:	701a      	strb	r2, [r3, #0]
		if (RxBufPos > BUFFER_LENGTH-1) {
 8000a34:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <HAL_UARTEx_RxEventCallback+0x68>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	2b3f      	cmp	r3, #63	; 0x3f
 8000a3a:	d902      	bls.n	8000a42 <HAL_UARTEx_RxEventCallback+0x4e>
			RxBufPos = 0;
 8000a3c:	4b07      	ldr	r3, [pc, #28]	; (8000a5c <HAL_UARTEx_RxEventCallback+0x68>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	701a      	strb	r2, [r3, #0]
		}

		checkValidPakage();
 8000a42:	f7ff ff9b 	bl	800097c <checkValidPakage>

		UART_Counter = 0;
 8000a46:	4b08      	ldr	r3, [pc, #32]	; (8000a68 <HAL_UARTEx_RxEventCallback+0x74>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]
 8000a4c:	e000      	b.n	8000a50 <HAL_UARTEx_RxEventCallback+0x5c>
			return;
 8000a4e:	bf00      	nop
	}
}
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40004400 	.word	0x40004400
 8000a5c:	200001d0 	.word	0x200001d0
 8000a60:	2000018c 	.word	0x2000018c
 8000a64:	20000190 	.word	0x20000190
 8000a68:	2000022c 	.word	0x2000022c

08000a6c <CRSF_StartReceive>:

void CRSF_StartReceive() {
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	RxBufPos = 0;
 8000a70:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <CRSF_StartReceive+0x30>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	701a      	strb	r2, [r3, #0]

	HAL_UART_DMAStop(&huart2);
 8000a76:	480a      	ldr	r0, [pc, #40]	; (8000aa0 <CRSF_StartReceive+0x34>)
 8000a78:	f002 fb4a 	bl	8003110 <HAL_UART_DMAStop>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RC_RxChar, 1);
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	4909      	ldr	r1, [pc, #36]	; (8000aa4 <CRSF_StartReceive+0x38>)
 8000a80:	4807      	ldr	r0, [pc, #28]	; (8000aa0 <CRSF_StartReceive+0x34>)
 8000a82:	f003 fbe5 	bl	8004250 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8000a86:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <CRSF_StartReceive+0x3c>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <CRSF_StartReceive+0x3c>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	f022 0204 	bic.w	r2, r2, #4
 8000a94:	601a      	str	r2, [r3, #0]
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	200001d0 	.word	0x200001d0
 8000aa0:	200002c4 	.word	0x200002c4
 8000aa4:	2000018c 	.word	0x2000018c
 8000aa8:	20000358 	.word	0x20000358

08000aac <CRSF_StartSendFrame>:


void CRSF_StartSendFrame() {
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
	huart2.gState = HAL_UART_STATE_READY;
 8000ab0:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <CRSF_StartSendFrame+0x1c>)
 8000ab2:	2220      	movs	r2, #32
 8000ab4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	HAL_UART_Transmit_DMA(&huart2, (uint8_t *) &RC_Frame, 12);
 8000ab8:	220c      	movs	r2, #12
 8000aba:	4904      	ldr	r1, [pc, #16]	; (8000acc <CRSF_StartSendFrame+0x20>)
 8000abc:	4802      	ldr	r0, [pc, #8]	; (8000ac8 <CRSF_StartSendFrame+0x1c>)
 8000abe:	f002 faa7 	bl	8003010 <HAL_UART_Transmit_DMA>
}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	200002c4 	.word	0x200002c4
 8000acc:	200001d4 	.word	0x200001d4

08000ad0 <CRSF_MakeFrame>:


void CRSF_MakeFrame() {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
	uint8_t crc;
	uint16_t voltage;

	//voltage = ADC_GetVoltage();
	voltage = 3300;
 8000ad6:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000ada:	80fb      	strh	r3, [r7, #6]

	voltage = (voltage << 8) | (voltage >> 8);
 8000adc:	88fb      	ldrh	r3, [r7, #6]
 8000ade:	021b      	lsls	r3, r3, #8
 8000ae0:	b21a      	sxth	r2, r3
 8000ae2:	88fb      	ldrh	r3, [r7, #6]
 8000ae4:	0a1b      	lsrs	r3, r3, #8
 8000ae6:	b29b      	uxth	r3, r3
 8000ae8:	b21b      	sxth	r3, r3
 8000aea:	4313      	orrs	r3, r2
 8000aec:	b21b      	sxth	r3, r3
 8000aee:	80fb      	strh	r3, [r7, #6]

	RC_Frame.sync_byte = SYNC_BYTE;
 8000af0:	4b14      	ldr	r3, [pc, #80]	; (8000b44 <CRSF_MakeFrame+0x74>)
 8000af2:	22c8      	movs	r2, #200	; 0xc8
 8000af4:	701a      	strb	r2, [r3, #0]
	RC_Frame.length = 10;
 8000af6:	4b13      	ldr	r3, [pc, #76]	; (8000b44 <CRSF_MakeFrame+0x74>)
 8000af8:	220a      	movs	r2, #10
 8000afa:	705a      	strb	r2, [r3, #1]
	RC_Frame.type = FRAME_TYPE_Battery_Sensor;
 8000afc:	4b11      	ldr	r3, [pc, #68]	; (8000b44 <CRSF_MakeFrame+0x74>)
 8000afe:	2208      	movs	r2, #8
 8000b00:	709a      	strb	r2, [r3, #2]

	RC_Frame.voltage = voltage;
 8000b02:	4b10      	ldr	r3, [pc, #64]	; (8000b44 <CRSF_MakeFrame+0x74>)
 8000b04:	88fa      	ldrh	r2, [r7, #6]
 8000b06:	f8a3 2003 	strh.w	r2, [r3, #3]
	RC_Frame.current = 0;
 8000b0a:	4b0e      	ldr	r3, [pc, #56]	; (8000b44 <CRSF_MakeFrame+0x74>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	715a      	strb	r2, [r3, #5]
 8000b10:	2200      	movs	r2, #0
 8000b12:	719a      	strb	r2, [r3, #6]
	RC_Frame.capacity = 0;
 8000b14:	4b0b      	ldr	r3, [pc, #44]	; (8000b44 <CRSF_MakeFrame+0x74>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	71da      	strb	r2, [r3, #7]
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	721a      	strb	r2, [r3, #8]
 8000b1e:	2200      	movs	r2, #0
 8000b20:	725a      	strb	r2, [r3, #9]
	RC_Frame.remaining = 0;
 8000b22:	4b08      	ldr	r3, [pc, #32]	; (8000b44 <CRSF_MakeFrame+0x74>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	729a      	strb	r2, [r3, #10]

	crc = crc8((uint8_t * )&RC_Frame, 10);
 8000b28:	210a      	movs	r1, #10
 8000b2a:	4806      	ldr	r0, [pc, #24]	; (8000b44 <CRSF_MakeFrame+0x74>)
 8000b2c:	f7ff fda4 	bl	8000678 <crc8>
 8000b30:	4603      	mov	r3, r0
 8000b32:	717b      	strb	r3, [r7, #5]
	RC_Frame.crc = crc;
 8000b34:	4a03      	ldr	r2, [pc, #12]	; (8000b44 <CRSF_MakeFrame+0x74>)
 8000b36:	797b      	ldrb	r3, [r7, #5]
 8000b38:	72d3      	strb	r3, [r2, #11]
}
 8000b3a:	bf00      	nop
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	200001d4 	.word	0x200001d4

08000b48 <CRSF_GetChannel>:

unsigned int CRSF_GetChannel(uint8_t ch) {
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	71fb      	strb	r3, [r7, #7]
	return RC_Channals[ch];
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	4a04      	ldr	r2, [pc, #16]	; (8000b68 <CRSF_GetChannel+0x20>)
 8000b56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	200001ec 	.word	0x200001ec

08000b6c <CRSF_IncCounter>:

void CRSF_IncCounter(void) {
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
	if (UART_Counter < 100) {
 8000b70:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <CRSF_IncCounter+0x24>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b63      	cmp	r3, #99	; 0x63
 8000b76:	d805      	bhi.n	8000b84 <CRSF_IncCounter+0x18>
		UART_Counter++;
 8000b78:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <CRSF_IncCounter+0x24>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	4b03      	ldr	r3, [pc, #12]	; (8000b90 <CRSF_IncCounter+0x24>)
 8000b82:	701a      	strb	r2, [r3, #0]
	}
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	2000022c 	.word	0x2000022c

08000b94 <CRSF_GetCounter>:

uint8_t CRSF_GetCounter(void) {
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
	return UART_Counter;
 8000b98:	4b03      	ldr	r3, [pc, #12]	; (8000ba8 <CRSF_GetCounter+0x14>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	2000022c 	.word	0x2000022c

08000bac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bac:	b598      	push	{r3, r4, r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bb0:	f000 fbf7 	bl	80013a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb4:	f000 f83e 	bl	8000c34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb8:	f000 f952 	bl	8000e60 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bbc:	f000 f91e 	bl	8000dfc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000bc0:	f000 f882 	bl	8000cc8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000bc4:	f000 f8cc 	bl	8000d60 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  CRSF_StartReceive();
 8000bc8:	f7ff ff50 	bl	8000a6c <CRSF_StartReceive>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if ((RC_Link.up_link_quality > 0) & (CRSF_GetCounter() < 10)) { // ELRS connection checking
 8000bcc:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <main+0x78>)
 8000bce:	789b      	ldrb	r3, [r3, #2]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	bf14      	ite	ne
 8000bd4:	2301      	movne	r3, #1
 8000bd6:	2300      	moveq	r3, #0
 8000bd8:	b2dc      	uxtb	r4, r3
 8000bda:	f7ff ffdb 	bl	8000b94 <CRSF_GetCounter>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b09      	cmp	r3, #9
 8000be2:	bf94      	ite	ls
 8000be4:	2301      	movls	r3, #1
 8000be6:	2300      	movhi	r3, #0
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	4023      	ands	r3, r4
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d011      	beq.n	8000c16 <main+0x6a>
			printf("OK\r\n");
 8000bf2:	480d      	ldr	r0, [pc, #52]	; (8000c28 <main+0x7c>)
 8000bf4:	f003 fc86 	bl	8004504 <puts>
			printf("Channel 2 :%d\r\n", CRSF_GetChannel(2));
 8000bf8:	2002      	movs	r0, #2
 8000bfa:	f7ff ffa5 	bl	8000b48 <CRSF_GetChannel>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	4619      	mov	r1, r3
 8000c02:	480a      	ldr	r0, [pc, #40]	; (8000c2c <main+0x80>)
 8000c04:	f003 fbf8 	bl	80043f8 <iprintf>
			CRSF_MakeFrame();
 8000c08:	f7ff ff62 	bl	8000ad0 <CRSF_MakeFrame>
			CRSF_StartSendFrame();
 8000c0c:	f7ff ff4e 	bl	8000aac <CRSF_StartSendFrame>
			CRSF_IncCounter();
 8000c10:	f7ff ffac 	bl	8000b6c <CRSF_IncCounter>
 8000c14:	e002      	b.n	8000c1c <main+0x70>


		} else {
			printf("ELRS connection lost\r\n");
 8000c16:	4806      	ldr	r0, [pc, #24]	; (8000c30 <main+0x84>)
 8000c18:	f003 fc74 	bl	8004504 <puts>
		}


		HAL_Delay(10);
 8000c1c:	200a      	movs	r0, #10
 8000c1e:	f000 fc31 	bl	8001484 <HAL_Delay>
		if ((RC_Link.up_link_quality > 0) & (CRSF_GetCounter() < 10)) { // ELRS connection checking
 8000c22:	e7d3      	b.n	8000bcc <main+0x20>
 8000c24:	200001e0 	.word	0x200001e0
 8000c28:	08005418 	.word	0x08005418
 8000c2c:	0800541c 	.word	0x0800541c
 8000c30:	0800542c 	.word	0x0800542c

08000c34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b094      	sub	sp, #80	; 0x50
 8000c38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3a:	f107 0318 	add.w	r3, r7, #24
 8000c3e:	2238      	movs	r2, #56	; 0x38
 8000c40:	2100      	movs	r1, #0
 8000c42:	4618      	mov	r0, r3
 8000c44:	f003 fbd0 	bl	80043e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c48:	1d3b      	adds	r3, r7, #4
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
 8000c54:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000c56:	2000      	movs	r0, #0
 8000c58:	f001 f9b8 	bl	8001fcc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c64:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c66:	2302      	movs	r3, #2
 8000c68:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000c72:	2355      	movs	r3, #85	; 0x55
 8000c74:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c76:	2302      	movs	r3, #2
 8000c78:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c82:	f107 0318 	add.w	r3, r7, #24
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 fa54 	bl	8002134 <HAL_RCC_OscConfig>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000c92:	f000 f949 	bl	8000f28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c96:	230f      	movs	r3, #15
 8000c98:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	2104      	movs	r1, #4
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f001 fd52 	bl	8002758 <HAL_RCC_ClockConfig>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000cba:	f000 f935 	bl	8000f28 <Error_Handler>
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	3750      	adds	r7, #80	; 0x50
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ccc:	4b22      	ldr	r3, [pc, #136]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000cce:	4a23      	ldr	r2, [pc, #140]	; (8000d5c <MX_USART1_UART_Init+0x94>)
 8000cd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000cd2:	4b21      	ldr	r3, [pc, #132]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000cd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000cda:	4b1f      	ldr	r3, [pc, #124]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ce0:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ce6:	4b1c      	ldr	r3, [pc, #112]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000cec:	4b1a      	ldr	r3, [pc, #104]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000cee:	220c      	movs	r2, #12
 8000cf0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cf2:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cf8:	4b17      	ldr	r3, [pc, #92]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cfe:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d04:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d0a:	4b13      	ldr	r3, [pc, #76]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d10:	4811      	ldr	r0, [pc, #68]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000d12:	f002 f92d 	bl	8002f70 <HAL_UART_Init>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000d1c:	f000 f904 	bl	8000f28 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d20:	2100      	movs	r1, #0
 8000d22:	480d      	ldr	r0, [pc, #52]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000d24:	f003 fa18 	bl	8004158 <HAL_UARTEx_SetTxFifoThreshold>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000d2e:	f000 f8fb 	bl	8000f28 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d32:	2100      	movs	r1, #0
 8000d34:	4808      	ldr	r0, [pc, #32]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000d36:	f003 fa4d 	bl	80041d4 <HAL_UARTEx_SetRxFifoThreshold>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000d40:	f000 f8f2 	bl	8000f28 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000d44:	4804      	ldr	r0, [pc, #16]	; (8000d58 <MX_USART1_UART_Init+0x90>)
 8000d46:	f003 f9ce 	bl	80040e6 <HAL_UARTEx_DisableFifoMode>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000d50:	f000 f8ea 	bl	8000f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000230 	.word	0x20000230
 8000d5c:	40013800 	.word	0x40013800

08000d60 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d64:	4b22      	ldr	r3, [pc, #136]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d66:	4a23      	ldr	r2, [pc, #140]	; (8000df4 <MX_USART2_UART_Init+0x94>)
 8000d68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 420000;
 8000d6a:	4b21      	ldr	r3, [pc, #132]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d6c:	4a22      	ldr	r2, [pc, #136]	; (8000df8 <MX_USART2_UART_Init+0x98>)
 8000d6e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d70:	4b1f      	ldr	r3, [pc, #124]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d76:	4b1e      	ldr	r3, [pc, #120]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d7c:	4b1c      	ldr	r3, [pc, #112]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d82:	4b1b      	ldr	r3, [pc, #108]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d84:	220c      	movs	r2, #12
 8000d86:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d88:	4b19      	ldr	r3, [pc, #100]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d8e:	4b18      	ldr	r3, [pc, #96]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d94:	4b16      	ldr	r3, [pc, #88]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d9a:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000da0:	4b13      	ldr	r3, [pc, #76]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000da6:	4812      	ldr	r0, [pc, #72]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000da8:	f002 f8e2 	bl	8002f70 <HAL_UART_Init>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8000db2:	f000 f8b9 	bl	8000f28 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000db6:	2100      	movs	r1, #0
 8000db8:	480d      	ldr	r0, [pc, #52]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000dba:	f003 f9cd 	bl	8004158 <HAL_UARTEx_SetTxFifoThreshold>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8000dc4:	f000 f8b0 	bl	8000f28 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4809      	ldr	r0, [pc, #36]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000dcc:	f003 fa02 	bl	80041d4 <HAL_UARTEx_SetRxFifoThreshold>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8000dd6:	f000 f8a7 	bl	8000f28 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000dda:	4805      	ldr	r0, [pc, #20]	; (8000df0 <MX_USART2_UART_Init+0x90>)
 8000ddc:	f003 f983 	bl	80040e6 <HAL_UARTEx_DisableFifoMode>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8000de6:	f000 f89f 	bl	8000f28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	200002c4 	.word	0x200002c4
 8000df4:	40004400 	.word	0x40004400
 8000df8:	000668a0 	.word	0x000668a0

08000dfc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000e02:	4b16      	ldr	r3, [pc, #88]	; (8000e5c <MX_DMA_Init+0x60>)
 8000e04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e06:	4a15      	ldr	r2, [pc, #84]	; (8000e5c <MX_DMA_Init+0x60>)
 8000e08:	f043 0304 	orr.w	r3, r3, #4
 8000e0c:	6493      	str	r3, [r2, #72]	; 0x48
 8000e0e:	4b13      	ldr	r3, [pc, #76]	; (8000e5c <MX_DMA_Init+0x60>)
 8000e10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e12:	f003 0304 	and.w	r3, r3, #4
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e1a:	4b10      	ldr	r3, [pc, #64]	; (8000e5c <MX_DMA_Init+0x60>)
 8000e1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e1e:	4a0f      	ldr	r2, [pc, #60]	; (8000e5c <MX_DMA_Init+0x60>)
 8000e20:	f043 0301 	orr.w	r3, r3, #1
 8000e24:	6493      	str	r3, [r2, #72]	; 0x48
 8000e26:	4b0d      	ldr	r3, [pc, #52]	; (8000e5c <MX_DMA_Init+0x60>)
 8000e28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	603b      	str	r3, [r7, #0]
 8000e30:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2100      	movs	r1, #0
 8000e36:	200b      	movs	r0, #11
 8000e38:	f000 fc21 	bl	800167e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e3c:	200b      	movs	r0, #11
 8000e3e:	f000 fc38 	bl	80016b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000e42:	2200      	movs	r2, #0
 8000e44:	2100      	movs	r1, #0
 8000e46:	200c      	movs	r0, #12
 8000e48:	f000 fc19 	bl	800167e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000e4c:	200c      	movs	r0, #12
 8000e4e:	f000 fc30 	bl	80016b2 <HAL_NVIC_EnableIRQ>

}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40021000 	.word	0x40021000

08000e60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08a      	sub	sp, #40	; 0x28
 8000e64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
 8000e74:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e76:	4b2a      	ldr	r3, [pc, #168]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7a:	4a29      	ldr	r2, [pc, #164]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000e7c:	f043 0304 	orr.w	r3, r3, #4
 8000e80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e82:	4b27      	ldr	r3, [pc, #156]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e86:	f003 0304 	and.w	r3, r3, #4
 8000e8a:	613b      	str	r3, [r7, #16]
 8000e8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e8e:	4b24      	ldr	r3, [pc, #144]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e92:	4a23      	ldr	r2, [pc, #140]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000e94:	f043 0320 	orr.w	r3, r3, #32
 8000e98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e9a:	4b21      	ldr	r3, [pc, #132]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9e:	f003 0320 	and.w	r3, r3, #32
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea6:	4b1e      	ldr	r3, [pc, #120]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eaa:	4a1d      	ldr	r2, [pc, #116]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eb2:	4b1b      	ldr	r3, [pc, #108]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eb6:	f003 0301 	and.w	r3, r3, #1
 8000eba:	60bb      	str	r3, [r7, #8]
 8000ebc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ebe:	4b18      	ldr	r3, [pc, #96]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec2:	4a17      	ldr	r2, [pc, #92]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000ec4:	f043 0302 	orr.w	r3, r3, #2
 8000ec8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eca:	4b15      	ldr	r3, [pc, #84]	; (8000f20 <MX_GPIO_Init+0xc0>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	607b      	str	r3, [r7, #4]
 8000ed4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2140      	movs	r1, #64	; 0x40
 8000eda:	4812      	ldr	r0, [pc, #72]	; (8000f24 <MX_GPIO_Init+0xc4>)
 8000edc:	f001 f85e 	bl	8001f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000ee0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ee4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000eea:	2302      	movs	r3, #2
 8000eec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	480b      	ldr	r0, [pc, #44]	; (8000f24 <MX_GPIO_Init+0xc4>)
 8000ef6:	f000 fecf 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000efa:	2340      	movs	r3, #64	; 0x40
 8000efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efe:	2301      	movs	r3, #1
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4804      	ldr	r0, [pc, #16]	; (8000f24 <MX_GPIO_Init+0xc4>)
 8000f12:	f000 fec1 	bl	8001c98 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f16:	bf00      	nop
 8000f18:	3728      	adds	r7, #40	; 0x28
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40021000 	.word	0x40021000
 8000f24:	48000800 	.word	0x48000800

08000f28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f2c:	b672      	cpsid	i
}
 8000f2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f30:	e7fe      	b.n	8000f30 <Error_Handler+0x8>
	...

08000f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3a:	4b0f      	ldr	r3, [pc, #60]	; (8000f78 <HAL_MspInit+0x44>)
 8000f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f3e:	4a0e      	ldr	r2, [pc, #56]	; (8000f78 <HAL_MspInit+0x44>)
 8000f40:	f043 0301 	orr.w	r3, r3, #1
 8000f44:	6613      	str	r3, [r2, #96]	; 0x60
 8000f46:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <HAL_MspInit+0x44>)
 8000f48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <HAL_MspInit+0x44>)
 8000f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f56:	4a08      	ldr	r2, [pc, #32]	; (8000f78 <HAL_MspInit+0x44>)
 8000f58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f5c:	6593      	str	r3, [r2, #88]	; 0x58
 8000f5e:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <HAL_MspInit+0x44>)
 8000f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f66:	603b      	str	r3, [r7, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000f6a:	f001 f8d3 	bl	8002114 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40021000 	.word	0x40021000

08000f7c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b09e      	sub	sp, #120	; 0x78
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f94:	f107 0320 	add.w	r3, r7, #32
 8000f98:	2244      	movs	r2, #68	; 0x44
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f003 fa23 	bl	80043e8 <memset>
  if(huart->Instance==USART1)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a76      	ldr	r2, [pc, #472]	; (8001180 <HAL_UART_MspInit+0x204>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d154      	bne.n	8001056 <HAL_UART_MspInit+0xda>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000fac:	2301      	movs	r3, #1
 8000fae:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fb4:	f107 0320 	add.w	r3, r7, #32
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f001 fde9 	bl	8002b90 <HAL_RCCEx_PeriphCLKConfig>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000fc4:	f7ff ffb0 	bl	8000f28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fc8:	4b6e      	ldr	r3, [pc, #440]	; (8001184 <HAL_UART_MspInit+0x208>)
 8000fca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fcc:	4a6d      	ldr	r2, [pc, #436]	; (8001184 <HAL_UART_MspInit+0x208>)
 8000fce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fd2:	6613      	str	r3, [r2, #96]	; 0x60
 8000fd4:	4b6b      	ldr	r3, [pc, #428]	; (8001184 <HAL_UART_MspInit+0x208>)
 8000fd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fdc:	61fb      	str	r3, [r7, #28]
 8000fde:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe0:	4b68      	ldr	r3, [pc, #416]	; (8001184 <HAL_UART_MspInit+0x208>)
 8000fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe4:	4a67      	ldr	r2, [pc, #412]	; (8001184 <HAL_UART_MspInit+0x208>)
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fec:	4b65      	ldr	r3, [pc, #404]	; (8001184 <HAL_UART_MspInit+0x208>)
 8000fee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff0:	f003 0304 	and.w	r3, r3, #4
 8000ff4:	61bb      	str	r3, [r7, #24]
 8000ff6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff8:	4b62      	ldr	r3, [pc, #392]	; (8001184 <HAL_UART_MspInit+0x208>)
 8000ffa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffc:	4a61      	ldr	r2, [pc, #388]	; (8001184 <HAL_UART_MspInit+0x208>)
 8000ffe:	f043 0301 	orr.w	r3, r3, #1
 8001002:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001004:	4b5f      	ldr	r3, [pc, #380]	; (8001184 <HAL_UART_MspInit+0x208>)
 8001006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001008:	f003 0301 	and.w	r3, r3, #1
 800100c:	617b      	str	r3, [r7, #20]
 800100e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001010:	2310      	movs	r3, #16
 8001012:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001014:	2302      	movs	r3, #2
 8001016:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101c:	2300      	movs	r3, #0
 800101e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001020:	2307      	movs	r3, #7
 8001022:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001024:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001028:	4619      	mov	r1, r3
 800102a:	4857      	ldr	r0, [pc, #348]	; (8001188 <HAL_UART_MspInit+0x20c>)
 800102c:	f000 fe34 	bl	8001c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001030:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001034:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001036:	2302      	movs	r3, #2
 8001038:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103a:	2300      	movs	r3, #0
 800103c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103e:	2300      	movs	r3, #0
 8001040:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001042:	2307      	movs	r3, #7
 8001044:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001046:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800104a:	4619      	mov	r1, r3
 800104c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001050:	f000 fe22 	bl	8001c98 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001054:	e08f      	b.n	8001176 <HAL_UART_MspInit+0x1fa>
  else if(huart->Instance==USART2)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a4c      	ldr	r2, [pc, #304]	; (800118c <HAL_UART_MspInit+0x210>)
 800105c:	4293      	cmp	r3, r2
 800105e:	f040 808a 	bne.w	8001176 <HAL_UART_MspInit+0x1fa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001062:	2302      	movs	r3, #2
 8001064:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001066:	2300      	movs	r3, #0
 8001068:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800106a:	f107 0320 	add.w	r3, r7, #32
 800106e:	4618      	mov	r0, r3
 8001070:	f001 fd8e 	bl	8002b90 <HAL_RCCEx_PeriphCLKConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <HAL_UART_MspInit+0x102>
      Error_Handler();
 800107a:	f7ff ff55 	bl	8000f28 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800107e:	4b41      	ldr	r3, [pc, #260]	; (8001184 <HAL_UART_MspInit+0x208>)
 8001080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001082:	4a40      	ldr	r2, [pc, #256]	; (8001184 <HAL_UART_MspInit+0x208>)
 8001084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001088:	6593      	str	r3, [r2, #88]	; 0x58
 800108a:	4b3e      	ldr	r3, [pc, #248]	; (8001184 <HAL_UART_MspInit+0x208>)
 800108c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800108e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	4b3b      	ldr	r3, [pc, #236]	; (8001184 <HAL_UART_MspInit+0x208>)
 8001098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109a:	4a3a      	ldr	r2, [pc, #232]	; (8001184 <HAL_UART_MspInit+0x208>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a2:	4b38      	ldr	r3, [pc, #224]	; (8001184 <HAL_UART_MspInit+0x208>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010ae:	230c      	movs	r3, #12
 80010b0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b2:	2302      	movs	r3, #2
 80010b4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010be:	2307      	movs	r3, #7
 80010c0:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80010c6:	4619      	mov	r1, r3
 80010c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010cc:	f000 fde4 	bl	8001c98 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80010d0:	4b2f      	ldr	r3, [pc, #188]	; (8001190 <HAL_UART_MspInit+0x214>)
 80010d2:	4a30      	ldr	r2, [pc, #192]	; (8001194 <HAL_UART_MspInit+0x218>)
 80010d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80010d6:	4b2e      	ldr	r3, [pc, #184]	; (8001190 <HAL_UART_MspInit+0x214>)
 80010d8:	221a      	movs	r2, #26
 80010da:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010dc:	4b2c      	ldr	r3, [pc, #176]	; (8001190 <HAL_UART_MspInit+0x214>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010e2:	4b2b      	ldr	r3, [pc, #172]	; (8001190 <HAL_UART_MspInit+0x214>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010e8:	4b29      	ldr	r3, [pc, #164]	; (8001190 <HAL_UART_MspInit+0x214>)
 80010ea:	2280      	movs	r2, #128	; 0x80
 80010ec:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010ee:	4b28      	ldr	r3, [pc, #160]	; (8001190 <HAL_UART_MspInit+0x214>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010f4:	4b26      	ldr	r3, [pc, #152]	; (8001190 <HAL_UART_MspInit+0x214>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80010fa:	4b25      	ldr	r3, [pc, #148]	; (8001190 <HAL_UART_MspInit+0x214>)
 80010fc:	2220      	movs	r2, #32
 80010fe:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001100:	4b23      	ldr	r3, [pc, #140]	; (8001190 <HAL_UART_MspInit+0x214>)
 8001102:	2200      	movs	r2, #0
 8001104:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001106:	4822      	ldr	r0, [pc, #136]	; (8001190 <HAL_UART_MspInit+0x214>)
 8001108:	f000 faee 	bl	80016e8 <HAL_DMA_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <HAL_UART_MspInit+0x19a>
      Error_Handler();
 8001112:	f7ff ff09 	bl	8000f28 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a1d      	ldr	r2, [pc, #116]	; (8001190 <HAL_UART_MspInit+0x214>)
 800111a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800111e:	4a1c      	ldr	r2, [pc, #112]	; (8001190 <HAL_UART_MspInit+0x214>)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <HAL_UART_MspInit+0x21c>)
 8001126:	4a1d      	ldr	r2, [pc, #116]	; (800119c <HAL_UART_MspInit+0x220>)
 8001128:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800112a:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_UART_MspInit+0x21c>)
 800112c:	221b      	movs	r2, #27
 800112e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001130:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_UART_MspInit+0x21c>)
 8001132:	2210      	movs	r2, #16
 8001134:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001136:	4b18      	ldr	r3, [pc, #96]	; (8001198 <HAL_UART_MspInit+0x21c>)
 8001138:	2200      	movs	r2, #0
 800113a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800113c:	4b16      	ldr	r3, [pc, #88]	; (8001198 <HAL_UART_MspInit+0x21c>)
 800113e:	2280      	movs	r2, #128	; 0x80
 8001140:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <HAL_UART_MspInit+0x21c>)
 8001144:	2200      	movs	r2, #0
 8001146:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001148:	4b13      	ldr	r3, [pc, #76]	; (8001198 <HAL_UART_MspInit+0x21c>)
 800114a:	2200      	movs	r2, #0
 800114c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800114e:	4b12      	ldr	r3, [pc, #72]	; (8001198 <HAL_UART_MspInit+0x21c>)
 8001150:	2200      	movs	r2, #0
 8001152:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001154:	4b10      	ldr	r3, [pc, #64]	; (8001198 <HAL_UART_MspInit+0x21c>)
 8001156:	2200      	movs	r2, #0
 8001158:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800115a:	480f      	ldr	r0, [pc, #60]	; (8001198 <HAL_UART_MspInit+0x21c>)
 800115c:	f000 fac4 	bl	80016e8 <HAL_DMA_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <HAL_UART_MspInit+0x1ee>
      Error_Handler();
 8001166:	f7ff fedf 	bl	8000f28 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a0a      	ldr	r2, [pc, #40]	; (8001198 <HAL_UART_MspInit+0x21c>)
 800116e:	67da      	str	r2, [r3, #124]	; 0x7c
 8001170:	4a09      	ldr	r2, [pc, #36]	; (8001198 <HAL_UART_MspInit+0x21c>)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001176:	bf00      	nop
 8001178:	3778      	adds	r7, #120	; 0x78
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40013800 	.word	0x40013800
 8001184:	40021000 	.word	0x40021000
 8001188:	48000800 	.word	0x48000800
 800118c:	40004400 	.word	0x40004400
 8001190:	20000358 	.word	0x20000358
 8001194:	40020008 	.word	0x40020008
 8001198:	200003b8 	.word	0x200003b8
 800119c:	4002001c 	.word	0x4002001c

080011a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a4:	e7fe      	b.n	80011a4 <NMI_Handler+0x4>

080011a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011aa:	e7fe      	b.n	80011aa <HardFault_Handler+0x4>

080011ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b0:	e7fe      	b.n	80011b0 <MemManage_Handler+0x4>

080011b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011b2:	b480      	push	{r7}
 80011b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011b6:	e7fe      	b.n	80011b6 <BusFault_Handler+0x4>

080011b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011bc:	e7fe      	b.n	80011bc <UsageFault_Handler+0x4>

080011be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011be:	b480      	push	{r7}
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr

080011da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011da:	b480      	push	{r7}
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr

080011e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011ec:	f000 f92c 	bl	8001448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80011f8:	4802      	ldr	r0, [pc, #8]	; (8001204 <DMA1_Channel1_IRQHandler+0x10>)
 80011fa:	f000 fbf1 	bl	80019e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000358 	.word	0x20000358

08001208 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800120c:	4802      	ldr	r0, [pc, #8]	; (8001218 <DMA1_Channel2_IRQHandler+0x10>)
 800120e:	f000 fbe7 	bl	80019e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	200003b8 	.word	0x200003b8

0800121c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b086      	sub	sp, #24
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	e00a      	b.n	8001244 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800122e:	f3af 8000 	nop.w
 8001232:	4601      	mov	r1, r0
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	1c5a      	adds	r2, r3, #1
 8001238:	60ba      	str	r2, [r7, #8]
 800123a:	b2ca      	uxtb	r2, r1
 800123c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	3301      	adds	r3, #1
 8001242:	617b      	str	r3, [r7, #20]
 8001244:	697a      	ldr	r2, [r7, #20]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	429a      	cmp	r2, r3
 800124a:	dbf0      	blt.n	800122e <_read+0x12>
  }

  return len;
 800124c:	687b      	ldr	r3, [r7, #4]
}
 800124e:	4618      	mov	r0, r3
 8001250:	3718      	adds	r7, #24
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800125e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001262:	4618      	mov	r0, r3
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800127e:	605a      	str	r2, [r3, #4]
  return 0;
 8001280:	2300      	movs	r3, #0
}
 8001282:	4618      	mov	r0, r3
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <_isatty>:

int _isatty(int file)
{
 800128e:	b480      	push	{r7}
 8001290:	b083      	sub	sp, #12
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001296:	2301      	movs	r3, #1
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3714      	adds	r7, #20
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
	...

080012c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012c8:	4a14      	ldr	r2, [pc, #80]	; (800131c <_sbrk+0x5c>)
 80012ca:	4b15      	ldr	r3, [pc, #84]	; (8001320 <_sbrk+0x60>)
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012d4:	4b13      	ldr	r3, [pc, #76]	; (8001324 <_sbrk+0x64>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d102      	bne.n	80012e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012dc:	4b11      	ldr	r3, [pc, #68]	; (8001324 <_sbrk+0x64>)
 80012de:	4a12      	ldr	r2, [pc, #72]	; (8001328 <_sbrk+0x68>)
 80012e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <_sbrk+0x64>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d207      	bcs.n	8001300 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012f0:	f003 f850 	bl	8004394 <__errno>
 80012f4:	4603      	mov	r3, r0
 80012f6:	220c      	movs	r2, #12
 80012f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012fe:	e009      	b.n	8001314 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <_sbrk+0x64>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001306:	4b07      	ldr	r3, [pc, #28]	; (8001324 <_sbrk+0x64>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4413      	add	r3, r2
 800130e:	4a05      	ldr	r2, [pc, #20]	; (8001324 <_sbrk+0x64>)
 8001310:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001312:	68fb      	ldr	r3, [r7, #12]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20008000 	.word	0x20008000
 8001320:	00000400 	.word	0x00000400
 8001324:	20000418 	.word	0x20000418
 8001328:	20000430 	.word	0x20000430

0800132c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001330:	4b06      	ldr	r3, [pc, #24]	; (800134c <SystemInit+0x20>)
 8001332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001336:	4a05      	ldr	r2, [pc, #20]	; (800134c <SystemInit+0x20>)
 8001338:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800133c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	e000ed00 	.word	0xe000ed00

08001350 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001350:	480d      	ldr	r0, [pc, #52]	; (8001388 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001352:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001354:	f7ff ffea 	bl	800132c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001358:	480c      	ldr	r0, [pc, #48]	; (800138c <LoopForever+0x6>)
  ldr r1, =_edata
 800135a:	490d      	ldr	r1, [pc, #52]	; (8001390 <LoopForever+0xa>)
  ldr r2, =_sidata
 800135c:	4a0d      	ldr	r2, [pc, #52]	; (8001394 <LoopForever+0xe>)
  movs r3, #0
 800135e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001360:	e002      	b.n	8001368 <LoopCopyDataInit>

08001362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001366:	3304      	adds	r3, #4

08001368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800136a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800136c:	d3f9      	bcc.n	8001362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800136e:	4a0a      	ldr	r2, [pc, #40]	; (8001398 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001370:	4c0a      	ldr	r4, [pc, #40]	; (800139c <LoopForever+0x16>)
  movs r3, #0
 8001372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001374:	e001      	b.n	800137a <LoopFillZerobss>

08001376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001378:	3204      	adds	r2, #4

0800137a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800137a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800137c:	d3fb      	bcc.n	8001376 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800137e:	f003 f80f 	bl	80043a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001382:	f7ff fc13 	bl	8000bac <main>

08001386 <LoopForever>:

LoopForever:
    b LoopForever
 8001386:	e7fe      	b.n	8001386 <LoopForever>
  ldr   r0, =_estack
 8001388:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800138c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001390:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8001394:	0800552c 	.word	0x0800552c
  ldr r2, =_sbss
 8001398:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 800139c:	20000430 	.word	0x20000430

080013a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013a0:	e7fe      	b.n	80013a0 <ADC1_2_IRQHandler>

080013a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013a8:	2300      	movs	r3, #0
 80013aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013ac:	2003      	movs	r0, #3
 80013ae:	f000 f95b 	bl	8001668 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013b2:	200f      	movs	r0, #15
 80013b4:	f000 f80e 	bl	80013d4 <HAL_InitTick>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d002      	beq.n	80013c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	e001      	b.n	80013c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013c4:	f7ff fdb6 	bl	8000f34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013c8:	79fb      	ldrb	r3, [r7, #7]

}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
	...

080013d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80013dc:	2300      	movs	r3, #0
 80013de:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80013e0:	4b16      	ldr	r3, [pc, #88]	; (800143c <HAL_InitTick+0x68>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d022      	beq.n	800142e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80013e8:	4b15      	ldr	r3, [pc, #84]	; (8001440 <HAL_InitTick+0x6c>)
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	4b13      	ldr	r3, [pc, #76]	; (800143c <HAL_InitTick+0x68>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80013f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80013fc:	4618      	mov	r0, r3
 80013fe:	f000 f966 	bl	80016ce <HAL_SYSTICK_Config>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d10f      	bne.n	8001428 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2b0f      	cmp	r3, #15
 800140c:	d809      	bhi.n	8001422 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800140e:	2200      	movs	r2, #0
 8001410:	6879      	ldr	r1, [r7, #4]
 8001412:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001416:	f000 f932 	bl	800167e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800141a:	4a0a      	ldr	r2, [pc, #40]	; (8001444 <HAL_InitTick+0x70>)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6013      	str	r3, [r2, #0]
 8001420:	e007      	b.n	8001432 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	73fb      	strb	r3, [r7, #15]
 8001426:	e004      	b.n	8001432 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	73fb      	strb	r3, [r7, #15]
 800142c:	e001      	b.n	8001432 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001432:	7bfb      	ldrb	r3, [r7, #15]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000108 	.word	0x20000108
 8001440:	20000100 	.word	0x20000100
 8001444:	20000104 	.word	0x20000104

08001448 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800144c:	4b05      	ldr	r3, [pc, #20]	; (8001464 <HAL_IncTick+0x1c>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <HAL_IncTick+0x20>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4413      	add	r3, r2
 8001456:	4a03      	ldr	r2, [pc, #12]	; (8001464 <HAL_IncTick+0x1c>)
 8001458:	6013      	str	r3, [r2, #0]
}
 800145a:	bf00      	nop
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr
 8001464:	2000041c 	.word	0x2000041c
 8001468:	20000108 	.word	0x20000108

0800146c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return uwTick;
 8001470:	4b03      	ldr	r3, [pc, #12]	; (8001480 <HAL_GetTick+0x14>)
 8001472:	681b      	ldr	r3, [r3, #0]
}
 8001474:	4618      	mov	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	2000041c 	.word	0x2000041c

08001484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800148c:	f7ff ffee 	bl	800146c <HAL_GetTick>
 8001490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800149c:	d004      	beq.n	80014a8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800149e:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <HAL_Delay+0x40>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	4413      	add	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014a8:	bf00      	nop
 80014aa:	f7ff ffdf 	bl	800146c <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	68fa      	ldr	r2, [r7, #12]
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d8f7      	bhi.n	80014aa <HAL_Delay+0x26>
  {
  }
}
 80014ba:	bf00      	nop
 80014bc:	bf00      	nop
 80014be:	3710      	adds	r7, #16
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20000108 	.word	0x20000108

080014c8 <__NVIC_SetPriorityGrouping>:
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014d8:	4b0c      	ldr	r3, [pc, #48]	; (800150c <__NVIC_SetPriorityGrouping+0x44>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014de:	68ba      	ldr	r2, [r7, #8]
 80014e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014e4:	4013      	ands	r3, r2
 80014e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80014f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014fa:	4a04      	ldr	r2, [pc, #16]	; (800150c <__NVIC_SetPriorityGrouping+0x44>)
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	60d3      	str	r3, [r2, #12]
}
 8001500:	bf00      	nop
 8001502:	3714      	adds	r7, #20
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <__NVIC_GetPriorityGrouping>:
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001514:	4b04      	ldr	r3, [pc, #16]	; (8001528 <__NVIC_GetPriorityGrouping+0x18>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	0a1b      	lsrs	r3, r3, #8
 800151a:	f003 0307 	and.w	r3, r3, #7
}
 800151e:	4618      	mov	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	e000ed00 	.word	0xe000ed00

0800152c <__NVIC_EnableIRQ>:
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153a:	2b00      	cmp	r3, #0
 800153c:	db0b      	blt.n	8001556 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	f003 021f 	and.w	r2, r3, #31
 8001544:	4907      	ldr	r1, [pc, #28]	; (8001564 <__NVIC_EnableIRQ+0x38>)
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	095b      	lsrs	r3, r3, #5
 800154c:	2001      	movs	r0, #1
 800154e:	fa00 f202 	lsl.w	r2, r0, r2
 8001552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	e000e100 	.word	0xe000e100

08001568 <__NVIC_SetPriority>:
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	6039      	str	r1, [r7, #0]
 8001572:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001578:	2b00      	cmp	r3, #0
 800157a:	db0a      	blt.n	8001592 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	b2da      	uxtb	r2, r3
 8001580:	490c      	ldr	r1, [pc, #48]	; (80015b4 <__NVIC_SetPriority+0x4c>)
 8001582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001586:	0112      	lsls	r2, r2, #4
 8001588:	b2d2      	uxtb	r2, r2
 800158a:	440b      	add	r3, r1
 800158c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001590:	e00a      	b.n	80015a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	b2da      	uxtb	r2, r3
 8001596:	4908      	ldr	r1, [pc, #32]	; (80015b8 <__NVIC_SetPriority+0x50>)
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	f003 030f 	and.w	r3, r3, #15
 800159e:	3b04      	subs	r3, #4
 80015a0:	0112      	lsls	r2, r2, #4
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	440b      	add	r3, r1
 80015a6:	761a      	strb	r2, [r3, #24]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000e100 	.word	0xe000e100
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <NVIC_EncodePriority>:
{
 80015bc:	b480      	push	{r7}
 80015be:	b089      	sub	sp, #36	; 0x24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	f1c3 0307 	rsb	r3, r3, #7
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	bf28      	it	cs
 80015da:	2304      	movcs	r3, #4
 80015dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	3304      	adds	r3, #4
 80015e2:	2b06      	cmp	r3, #6
 80015e4:	d902      	bls.n	80015ec <NVIC_EncodePriority+0x30>
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3b03      	subs	r3, #3
 80015ea:	e000      	b.n	80015ee <NVIC_EncodePriority+0x32>
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43da      	mvns	r2, r3
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	401a      	ands	r2, r3
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001604:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	fa01 f303 	lsl.w	r3, r1, r3
 800160e:	43d9      	mvns	r1, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001614:	4313      	orrs	r3, r2
}
 8001616:	4618      	mov	r0, r3
 8001618:	3724      	adds	r7, #36	; 0x24
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
	...

08001624 <SysTick_Config>:
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3b01      	subs	r3, #1
 8001630:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001634:	d301      	bcc.n	800163a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001636:	2301      	movs	r3, #1
 8001638:	e00f      	b.n	800165a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800163a:	4a0a      	ldr	r2, [pc, #40]	; (8001664 <SysTick_Config+0x40>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3b01      	subs	r3, #1
 8001640:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001642:	210f      	movs	r1, #15
 8001644:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001648:	f7ff ff8e 	bl	8001568 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <SysTick_Config+0x40>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001652:	4b04      	ldr	r3, [pc, #16]	; (8001664 <SysTick_Config+0x40>)
 8001654:	2207      	movs	r2, #7
 8001656:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	e000e010 	.word	0xe000e010

08001668 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f7ff ff29 	bl	80014c8 <__NVIC_SetPriorityGrouping>
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b086      	sub	sp, #24
 8001682:	af00      	add	r7, sp, #0
 8001684:	4603      	mov	r3, r0
 8001686:	60b9      	str	r1, [r7, #8]
 8001688:	607a      	str	r2, [r7, #4]
 800168a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800168c:	f7ff ff40 	bl	8001510 <__NVIC_GetPriorityGrouping>
 8001690:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	68b9      	ldr	r1, [r7, #8]
 8001696:	6978      	ldr	r0, [r7, #20]
 8001698:	f7ff ff90 	bl	80015bc <NVIC_EncodePriority>
 800169c:	4602      	mov	r2, r0
 800169e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016a2:	4611      	mov	r1, r2
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff ff5f 	bl	8001568 <__NVIC_SetPriority>
}
 80016aa:	bf00      	nop
 80016ac:	3718      	adds	r7, #24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b082      	sub	sp, #8
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	4603      	mov	r3, r0
 80016ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff ff33 	bl	800152c <__NVIC_EnableIRQ>
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b082      	sub	sp, #8
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff ffa4 	bl	8001624 <SysTick_Config>
 80016dc:	4603      	mov	r3, r0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
	...

080016e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d101      	bne.n	80016fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e08d      	b.n	8001816 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	461a      	mov	r2, r3
 8001700:	4b47      	ldr	r3, [pc, #284]	; (8001820 <HAL_DMA_Init+0x138>)
 8001702:	429a      	cmp	r2, r3
 8001704:	d80f      	bhi.n	8001726 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	461a      	mov	r2, r3
 800170c:	4b45      	ldr	r3, [pc, #276]	; (8001824 <HAL_DMA_Init+0x13c>)
 800170e:	4413      	add	r3, r2
 8001710:	4a45      	ldr	r2, [pc, #276]	; (8001828 <HAL_DMA_Init+0x140>)
 8001712:	fba2 2303 	umull	r2, r3, r2, r3
 8001716:	091b      	lsrs	r3, r3, #4
 8001718:	009a      	lsls	r2, r3, #2
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a42      	ldr	r2, [pc, #264]	; (800182c <HAL_DMA_Init+0x144>)
 8001722:	641a      	str	r2, [r3, #64]	; 0x40
 8001724:	e00e      	b.n	8001744 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	461a      	mov	r2, r3
 800172c:	4b40      	ldr	r3, [pc, #256]	; (8001830 <HAL_DMA_Init+0x148>)
 800172e:	4413      	add	r3, r2
 8001730:	4a3d      	ldr	r2, [pc, #244]	; (8001828 <HAL_DMA_Init+0x140>)
 8001732:	fba2 2303 	umull	r2, r3, r2, r3
 8001736:	091b      	lsrs	r3, r3, #4
 8001738:	009a      	lsls	r2, r3, #2
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a3c      	ldr	r2, [pc, #240]	; (8001834 <HAL_DMA_Init+0x14c>)
 8001742:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2202      	movs	r2, #2
 8001748:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800175a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800175e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001768:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	691b      	ldr	r3, [r3, #16]
 800176e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001774:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001780:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a1b      	ldr	r3, [r3, #32]
 8001786:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001788:	68fa      	ldr	r2, [r7, #12]
 800178a:	4313      	orrs	r3, r2
 800178c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 fa1c 	bl	8001bd4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80017a4:	d102      	bne.n	80017ac <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685a      	ldr	r2, [r3, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80017c0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d010      	beq.n	80017ec <HAL_DMA_Init+0x104>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b04      	cmp	r3, #4
 80017d0:	d80c      	bhi.n	80017ec <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 fa3c 	bl	8001c50 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	e008      	b.n	80017fe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2200      	movs	r2, #0
 80017f0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2201      	movs	r2, #1
 8001808:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40020407 	.word	0x40020407
 8001824:	bffdfff8 	.word	0xbffdfff8
 8001828:	cccccccd 	.word	0xcccccccd
 800182c:	40020000 	.word	0x40020000
 8001830:	bffdfbf8 	.word	0xbffdfbf8
 8001834:	40020400 	.word	0x40020400

08001838 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	607a      	str	r2, [r7, #4]
 8001844:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001846:	2300      	movs	r3, #0
 8001848:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001850:	2b01      	cmp	r3, #1
 8001852:	d101      	bne.n	8001858 <HAL_DMA_Start_IT+0x20>
 8001854:	2302      	movs	r3, #2
 8001856:	e066      	b.n	8001926 <HAL_DMA_Start_IT+0xee>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2201      	movs	r2, #1
 800185c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001866:	b2db      	uxtb	r3, r3
 8001868:	2b01      	cmp	r3, #1
 800186a:	d155      	bne.n	8001918 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2202      	movs	r2, #2
 8001870:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2200      	movs	r2, #0
 8001878:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f022 0201 	bic.w	r2, r2, #1
 8001888:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	68b9      	ldr	r1, [r7, #8]
 8001890:	68f8      	ldr	r0, [r7, #12]
 8001892:	f000 f960 	bl	8001b56 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	2b00      	cmp	r3, #0
 800189c:	d008      	beq.n	80018b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f042 020e 	orr.w	r2, r2, #14
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	e00f      	b.n	80018d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 0204 	bic.w	r2, r2, #4
 80018be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f042 020a 	orr.w	r2, r2, #10
 80018ce:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d007      	beq.n	80018ee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018ec:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d007      	beq.n	8001906 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001900:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001904:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f042 0201 	orr.w	r2, r2, #1
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	e005      	b.n	8001924 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2200      	movs	r2, #0
 800191c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001920:	2302      	movs	r3, #2
 8001922:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001924:	7dfb      	ldrb	r3, [r7, #23]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800192e:	b480      	push	{r7}
 8001930:	b085      	sub	sp, #20
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001936:	2300      	movs	r3, #0
 8001938:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d005      	beq.n	8001952 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2204      	movs	r2, #4
 800194a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	e037      	b.n	80019c2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f022 020e 	bic.w	r2, r2, #14
 8001960:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800196c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001970:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f022 0201 	bic.w	r2, r2, #1
 8001980:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	f003 021f 	and.w	r2, r3, #31
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	2101      	movs	r1, #1
 8001990:	fa01 f202 	lsl.w	r2, r1, r2
 8001994:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800199e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00c      	beq.n	80019c2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019b6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80019c0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2201      	movs	r2, #1
 80019c6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80019d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fc:	f003 031f 	and.w	r3, r3, #31
 8001a00:	2204      	movs	r2, #4
 8001a02:	409a      	lsls	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	4013      	ands	r3, r2
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d026      	beq.n	8001a5a <HAL_DMA_IRQHandler+0x7a>
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	f003 0304 	and.w	r3, r3, #4
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d021      	beq.n	8001a5a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0320 	and.w	r3, r3, #32
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d107      	bne.n	8001a34 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 0204 	bic.w	r2, r2, #4
 8001a32:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a38:	f003 021f 	and.w	r2, r3, #31
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a40:	2104      	movs	r1, #4
 8001a42:	fa01 f202 	lsl.w	r2, r1, r2
 8001a46:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d071      	beq.n	8001b34 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001a58:	e06c      	b.n	8001b34 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	f003 031f 	and.w	r3, r3, #31
 8001a62:	2202      	movs	r2, #2
 8001a64:	409a      	lsls	r2, r3
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d02e      	beq.n	8001acc <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d029      	beq.n	8001acc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0320 	and.w	r3, r3, #32
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10b      	bne.n	8001a9e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f022 020a 	bic.w	r2, r2, #10
 8001a94:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	f003 021f 	and.w	r2, r3, #31
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	2102      	movs	r1, #2
 8001aac:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d038      	beq.n	8001b34 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001aca:	e033      	b.n	8001b34 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad0:	f003 031f 	and.w	r3, r3, #31
 8001ad4:	2208      	movs	r2, #8
 8001ad6:	409a      	lsls	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4013      	ands	r3, r2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d02a      	beq.n	8001b36 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	f003 0308 	and.w	r3, r3, #8
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d025      	beq.n	8001b36 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f022 020e 	bic.w	r2, r2, #14
 8001af8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afe:	f003 021f 	and.w	r2, r3, #31
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	2101      	movs	r1, #1
 8001b08:	fa01 f202 	lsl.w	r2, r1, r2
 8001b0c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2201      	movs	r2, #1
 8001b12:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d004      	beq.n	8001b36 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b34:	bf00      	nop
 8001b36:	bf00      	nop
}
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b085      	sub	sp, #20
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	60f8      	str	r0, [r7, #12]
 8001b5e:	60b9      	str	r1, [r7, #8]
 8001b60:	607a      	str	r2, [r7, #4]
 8001b62:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b68:	68fa      	ldr	r2, [r7, #12]
 8001b6a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001b6c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d004      	beq.n	8001b80 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001b7e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b84:	f003 021f 	and.w	r2, r3, #31
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b92:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	2b10      	cmp	r3, #16
 8001ba2:	d108      	bne.n	8001bb6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68ba      	ldr	r2, [r7, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001bb4:	e007      	b.n	8001bc6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68ba      	ldr	r2, [r7, #8]
 8001bbc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	60da      	str	r2, [r3, #12]
}
 8001bc6:	bf00      	nop
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
	...

08001bd4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b087      	sub	sp, #28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	461a      	mov	r2, r3
 8001be2:	4b16      	ldr	r3, [pc, #88]	; (8001c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d802      	bhi.n	8001bee <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001be8:	4b15      	ldr	r3, [pc, #84]	; (8001c40 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	e001      	b.n	8001bf2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001bf0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	3b08      	subs	r3, #8
 8001bfe:	4a12      	ldr	r2, [pc, #72]	; (8001c48 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001c00:	fba2 2303 	umull	r2, r3, r2, r3
 8001c04:	091b      	lsrs	r3, r3, #4
 8001c06:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0c:	089b      	lsrs	r3, r3, #2
 8001c0e:	009a      	lsls	r2, r3, #2
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	4413      	add	r3, r2
 8001c14:	461a      	mov	r2, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a0b      	ldr	r2, [pc, #44]	; (8001c4c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001c1e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	f003 031f 	and.w	r3, r3, #31
 8001c26:	2201      	movs	r2, #1
 8001c28:	409a      	lsls	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001c2e:	bf00      	nop
 8001c30:	371c      	adds	r7, #28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	40020407 	.word	0x40020407
 8001c40:	40020800 	.word	0x40020800
 8001c44:	40020820 	.word	0x40020820
 8001c48:	cccccccd 	.word	0xcccccccd
 8001c4c:	40020880 	.word	0x40020880

08001c50 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001c60:	68fa      	ldr	r2, [r7, #12]
 8001c62:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001c64:	4413      	add	r3, r2
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	461a      	mov	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a08      	ldr	r2, [pc, #32]	; (8001c94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001c72:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	3b01      	subs	r3, #1
 8001c78:	f003 031f 	and.w	r3, r3, #31
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	409a      	lsls	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001c84:	bf00      	nop
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	1000823f 	.word	0x1000823f
 8001c94:	40020940 	.word	0x40020940

08001c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b087      	sub	sp, #28
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001ca6:	e15a      	b.n	8001f5e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	2101      	movs	r1, #1
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 814c 	beq.w	8001f58 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 0303 	and.w	r3, r3, #3
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d005      	beq.n	8001cd8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d130      	bne.n	8001d3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	2203      	movs	r2, #3
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	4013      	ands	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d0e:	2201      	movs	r2, #1
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43db      	mvns	r3, r3
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	091b      	lsrs	r3, r3, #4
 8001d24:	f003 0201 	and.w	r2, r3, #1
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	2b03      	cmp	r3, #3
 8001d44:	d017      	beq.n	8001d76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	2203      	movs	r2, #3
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	43db      	mvns	r3, r3
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	689a      	ldr	r2, [r3, #8]
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d123      	bne.n	8001dca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	08da      	lsrs	r2, r3, #3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3208      	adds	r2, #8
 8001d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	220f      	movs	r2, #15
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	691a      	ldr	r2, [r3, #16]
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	f003 0307 	and.w	r3, r3, #7
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	08da      	lsrs	r2, r3, #3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3208      	adds	r2, #8
 8001dc4:	6939      	ldr	r1, [r7, #16]
 8001dc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	2203      	movs	r2, #3
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	4013      	ands	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 0203 	and.w	r2, r3, #3
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 80a6 	beq.w	8001f58 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0c:	4b5b      	ldr	r3, [pc, #364]	; (8001f7c <HAL_GPIO_Init+0x2e4>)
 8001e0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e10:	4a5a      	ldr	r2, [pc, #360]	; (8001f7c <HAL_GPIO_Init+0x2e4>)
 8001e12:	f043 0301 	orr.w	r3, r3, #1
 8001e16:	6613      	str	r3, [r2, #96]	; 0x60
 8001e18:	4b58      	ldr	r3, [pc, #352]	; (8001f7c <HAL_GPIO_Init+0x2e4>)
 8001e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e24:	4a56      	ldr	r2, [pc, #344]	; (8001f80 <HAL_GPIO_Init+0x2e8>)
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	089b      	lsrs	r3, r3, #2
 8001e2a:	3302      	adds	r3, #2
 8001e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	f003 0303 	and.w	r3, r3, #3
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	220f      	movs	r2, #15
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4013      	ands	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e4e:	d01f      	beq.n	8001e90 <HAL_GPIO_Init+0x1f8>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a4c      	ldr	r2, [pc, #304]	; (8001f84 <HAL_GPIO_Init+0x2ec>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d019      	beq.n	8001e8c <HAL_GPIO_Init+0x1f4>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a4b      	ldr	r2, [pc, #300]	; (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d013      	beq.n	8001e88 <HAL_GPIO_Init+0x1f0>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a4a      	ldr	r2, [pc, #296]	; (8001f8c <HAL_GPIO_Init+0x2f4>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d00d      	beq.n	8001e84 <HAL_GPIO_Init+0x1ec>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a49      	ldr	r2, [pc, #292]	; (8001f90 <HAL_GPIO_Init+0x2f8>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d007      	beq.n	8001e80 <HAL_GPIO_Init+0x1e8>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a48      	ldr	r2, [pc, #288]	; (8001f94 <HAL_GPIO_Init+0x2fc>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d101      	bne.n	8001e7c <HAL_GPIO_Init+0x1e4>
 8001e78:	2305      	movs	r3, #5
 8001e7a:	e00a      	b.n	8001e92 <HAL_GPIO_Init+0x1fa>
 8001e7c:	2306      	movs	r3, #6
 8001e7e:	e008      	b.n	8001e92 <HAL_GPIO_Init+0x1fa>
 8001e80:	2304      	movs	r3, #4
 8001e82:	e006      	b.n	8001e92 <HAL_GPIO_Init+0x1fa>
 8001e84:	2303      	movs	r3, #3
 8001e86:	e004      	b.n	8001e92 <HAL_GPIO_Init+0x1fa>
 8001e88:	2302      	movs	r3, #2
 8001e8a:	e002      	b.n	8001e92 <HAL_GPIO_Init+0x1fa>
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	e000      	b.n	8001e92 <HAL_GPIO_Init+0x1fa>
 8001e90:	2300      	movs	r3, #0
 8001e92:	697a      	ldr	r2, [r7, #20]
 8001e94:	f002 0203 	and.w	r2, r2, #3
 8001e98:	0092      	lsls	r2, r2, #2
 8001e9a:	4093      	lsls	r3, r2
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ea2:	4937      	ldr	r1, [pc, #220]	; (8001f80 <HAL_GPIO_Init+0x2e8>)
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	089b      	lsrs	r3, r3, #2
 8001ea8:	3302      	adds	r3, #2
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001eb0:	4b39      	ldr	r3, [pc, #228]	; (8001f98 <HAL_GPIO_Init+0x300>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d003      	beq.n	8001ed4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ed4:	4a30      	ldr	r2, [pc, #192]	; (8001f98 <HAL_GPIO_Init+0x300>)
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001eda:	4b2f      	ldr	r3, [pc, #188]	; (8001f98 <HAL_GPIO_Init+0x300>)
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001efe:	4a26      	ldr	r2, [pc, #152]	; (8001f98 <HAL_GPIO_Init+0x300>)
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001f04:	4b24      	ldr	r3, [pc, #144]	; (8001f98 <HAL_GPIO_Init+0x300>)
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	4013      	ands	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d003      	beq.n	8001f28 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f28:	4a1b      	ldr	r2, [pc, #108]	; (8001f98 <HAL_GPIO_Init+0x300>)
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f2e:	4b1a      	ldr	r3, [pc, #104]	; (8001f98 <HAL_GPIO_Init+0x300>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	43db      	mvns	r3, r3
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f52:	4a11      	ldr	r2, [pc, #68]	; (8001f98 <HAL_GPIO_Init+0x300>)
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	fa22 f303 	lsr.w	r3, r2, r3
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f47f ae9d 	bne.w	8001ca8 <HAL_GPIO_Init+0x10>
  }
}
 8001f6e:	bf00      	nop
 8001f70:	bf00      	nop
 8001f72:	371c      	adds	r7, #28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40010000 	.word	0x40010000
 8001f84:	48000400 	.word	0x48000400
 8001f88:	48000800 	.word	0x48000800
 8001f8c:	48000c00 	.word	0x48000c00
 8001f90:	48001000 	.word	0x48001000
 8001f94:	48001400 	.word	0x48001400
 8001f98:	40010400 	.word	0x40010400

08001f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	807b      	strh	r3, [r7, #2]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fac:	787b      	ldrb	r3, [r7, #1]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fb2:	887a      	ldrh	r2, [r7, #2]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fb8:	e002      	b.n	8001fc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fba:	887a      	ldrh	r2, [r7, #2]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d141      	bne.n	800205e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fda:	4b4b      	ldr	r3, [pc, #300]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001fe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fe6:	d131      	bne.n	800204c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fe8:	4b47      	ldr	r3, [pc, #284]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001fee:	4a46      	ldr	r2, [pc, #280]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ff0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ff4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ff8:	4b43      	ldr	r3, [pc, #268]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002000:	4a41      	ldr	r2, [pc, #260]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002006:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002008:	4b40      	ldr	r3, [pc, #256]	; (800210c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2232      	movs	r2, #50	; 0x32
 800200e:	fb02 f303 	mul.w	r3, r2, r3
 8002012:	4a3f      	ldr	r2, [pc, #252]	; (8002110 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002014:	fba2 2303 	umull	r2, r3, r2, r3
 8002018:	0c9b      	lsrs	r3, r3, #18
 800201a:	3301      	adds	r3, #1
 800201c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800201e:	e002      	b.n	8002026 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	3b01      	subs	r3, #1
 8002024:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002026:	4b38      	ldr	r3, [pc, #224]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800202e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002032:	d102      	bne.n	800203a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1f2      	bne.n	8002020 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800203a:	4b33      	ldr	r3, [pc, #204]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002042:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002046:	d158      	bne.n	80020fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e057      	b.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800204c:	4b2e      	ldr	r3, [pc, #184]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800204e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002052:	4a2d      	ldr	r2, [pc, #180]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002054:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002058:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800205c:	e04d      	b.n	80020fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002064:	d141      	bne.n	80020ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002066:	4b28      	ldr	r3, [pc, #160]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800206e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002072:	d131      	bne.n	80020d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002074:	4b24      	ldr	r3, [pc, #144]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002076:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800207a:	4a23      	ldr	r2, [pc, #140]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800207c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002080:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002084:	4b20      	ldr	r3, [pc, #128]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800208c:	4a1e      	ldr	r2, [pc, #120]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800208e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002092:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002094:	4b1d      	ldr	r3, [pc, #116]	; (800210c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2232      	movs	r2, #50	; 0x32
 800209a:	fb02 f303 	mul.w	r3, r2, r3
 800209e:	4a1c      	ldr	r2, [pc, #112]	; (8002110 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80020a0:	fba2 2303 	umull	r2, r3, r2, r3
 80020a4:	0c9b      	lsrs	r3, r3, #18
 80020a6:	3301      	adds	r3, #1
 80020a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020aa:	e002      	b.n	80020b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020b2:	4b15      	ldr	r3, [pc, #84]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020be:	d102      	bne.n	80020c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f2      	bne.n	80020ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020c6:	4b10      	ldr	r3, [pc, #64]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020d2:	d112      	bne.n	80020fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80020d4:	2303      	movs	r3, #3
 80020d6:	e011      	b.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020d8:	4b0b      	ldr	r3, [pc, #44]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020de:	4a0a      	ldr	r2, [pc, #40]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80020e8:	e007      	b.n	80020fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020ea:	4b07      	ldr	r3, [pc, #28]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020f2:	4a05      	ldr	r2, [pc, #20]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020f8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	40007000 	.word	0x40007000
 800210c:	20000100 	.word	0x20000100
 8002110:	431bde83 	.word	0x431bde83

08002114 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002118:	4b05      	ldr	r3, [pc, #20]	; (8002130 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	4a04      	ldr	r2, [pc, #16]	; (8002130 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800211e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002122:	6093      	str	r3, [r2, #8]
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	40007000 	.word	0x40007000

08002134 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b088      	sub	sp, #32
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e2fe      	b.n	8002744 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	2b00      	cmp	r3, #0
 8002150:	d075      	beq.n	800223e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002152:	4b97      	ldr	r3, [pc, #604]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f003 030c 	and.w	r3, r3, #12
 800215a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800215c:	4b94      	ldr	r3, [pc, #592]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	f003 0303 	and.w	r3, r3, #3
 8002164:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	2b0c      	cmp	r3, #12
 800216a:	d102      	bne.n	8002172 <HAL_RCC_OscConfig+0x3e>
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	2b03      	cmp	r3, #3
 8002170:	d002      	beq.n	8002178 <HAL_RCC_OscConfig+0x44>
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	2b08      	cmp	r3, #8
 8002176:	d10b      	bne.n	8002190 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002178:	4b8d      	ldr	r3, [pc, #564]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002180:	2b00      	cmp	r3, #0
 8002182:	d05b      	beq.n	800223c <HAL_RCC_OscConfig+0x108>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d157      	bne.n	800223c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e2d9      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002198:	d106      	bne.n	80021a8 <HAL_RCC_OscConfig+0x74>
 800219a:	4b85      	ldr	r3, [pc, #532]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a84      	ldr	r2, [pc, #528]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80021a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	e01d      	b.n	80021e4 <HAL_RCC_OscConfig+0xb0>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021b0:	d10c      	bne.n	80021cc <HAL_RCC_OscConfig+0x98>
 80021b2:	4b7f      	ldr	r3, [pc, #508]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a7e      	ldr	r2, [pc, #504]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80021b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021bc:	6013      	str	r3, [r2, #0]
 80021be:	4b7c      	ldr	r3, [pc, #496]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a7b      	ldr	r2, [pc, #492]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80021c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021c8:	6013      	str	r3, [r2, #0]
 80021ca:	e00b      	b.n	80021e4 <HAL_RCC_OscConfig+0xb0>
 80021cc:	4b78      	ldr	r3, [pc, #480]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a77      	ldr	r2, [pc, #476]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80021d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021d6:	6013      	str	r3, [r2, #0]
 80021d8:	4b75      	ldr	r3, [pc, #468]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a74      	ldr	r2, [pc, #464]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80021de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d013      	beq.n	8002214 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ec:	f7ff f93e 	bl	800146c <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021f4:	f7ff f93a 	bl	800146c <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b64      	cmp	r3, #100	; 0x64
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e29e      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002206:	4b6a      	ldr	r3, [pc, #424]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d0f0      	beq.n	80021f4 <HAL_RCC_OscConfig+0xc0>
 8002212:	e014      	b.n	800223e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002214:	f7ff f92a 	bl	800146c <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800221c:	f7ff f926 	bl	800146c <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b64      	cmp	r3, #100	; 0x64
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e28a      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800222e:	4b60      	ldr	r3, [pc, #384]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1f0      	bne.n	800221c <HAL_RCC_OscConfig+0xe8>
 800223a:	e000      	b.n	800223e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800223c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d075      	beq.n	8002336 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800224a:	4b59      	ldr	r3, [pc, #356]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f003 030c 	and.w	r3, r3, #12
 8002252:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002254:	4b56      	ldr	r3, [pc, #344]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	f003 0303 	and.w	r3, r3, #3
 800225c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	2b0c      	cmp	r3, #12
 8002262:	d102      	bne.n	800226a <HAL_RCC_OscConfig+0x136>
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d002      	beq.n	8002270 <HAL_RCC_OscConfig+0x13c>
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	2b04      	cmp	r3, #4
 800226e:	d11f      	bne.n	80022b0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002270:	4b4f      	ldr	r3, [pc, #316]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002278:	2b00      	cmp	r3, #0
 800227a:	d005      	beq.n	8002288 <HAL_RCC_OscConfig+0x154>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e25d      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002288:	4b49      	ldr	r3, [pc, #292]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691b      	ldr	r3, [r3, #16]
 8002294:	061b      	lsls	r3, r3, #24
 8002296:	4946      	ldr	r1, [pc, #280]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002298:	4313      	orrs	r3, r2
 800229a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800229c:	4b45      	ldr	r3, [pc, #276]	; (80023b4 <HAL_RCC_OscConfig+0x280>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff f897 	bl	80013d4 <HAL_InitTick>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d043      	beq.n	8002334 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e249      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d023      	beq.n	8002300 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022b8:	4b3d      	ldr	r3, [pc, #244]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a3c      	ldr	r2, [pc, #240]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80022be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c4:	f7ff f8d2 	bl	800146c <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022cc:	f7ff f8ce 	bl	800146c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e232      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022de:	4b34      	ldr	r3, [pc, #208]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0f0      	beq.n	80022cc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ea:	4b31      	ldr	r3, [pc, #196]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	061b      	lsls	r3, r3, #24
 80022f8:	492d      	ldr	r1, [pc, #180]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	604b      	str	r3, [r1, #4]
 80022fe:	e01a      	b.n	8002336 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002300:	4b2b      	ldr	r3, [pc, #172]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a2a      	ldr	r2, [pc, #168]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002306:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800230a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7ff f8ae 	bl	800146c <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002314:	f7ff f8aa 	bl	800146c <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e20e      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002326:	4b22      	ldr	r3, [pc, #136]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f0      	bne.n	8002314 <HAL_RCC_OscConfig+0x1e0>
 8002332:	e000      	b.n	8002336 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002334:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0308 	and.w	r3, r3, #8
 800233e:	2b00      	cmp	r3, #0
 8002340:	d041      	beq.n	80023c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d01c      	beq.n	8002384 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800234a:	4b19      	ldr	r3, [pc, #100]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 800234c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002350:	4a17      	ldr	r2, [pc, #92]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002352:	f043 0301 	orr.w	r3, r3, #1
 8002356:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800235a:	f7ff f887 	bl	800146c <HAL_GetTick>
 800235e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002360:	e008      	b.n	8002374 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002362:	f7ff f883 	bl	800146c <HAL_GetTick>
 8002366:	4602      	mov	r2, r0
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	2b02      	cmp	r3, #2
 800236e:	d901      	bls.n	8002374 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002370:	2303      	movs	r3, #3
 8002372:	e1e7      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002374:	4b0e      	ldr	r3, [pc, #56]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002376:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d0ef      	beq.n	8002362 <HAL_RCC_OscConfig+0x22e>
 8002382:	e020      	b.n	80023c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002384:	4b0a      	ldr	r3, [pc, #40]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 8002386:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800238a:	4a09      	ldr	r2, [pc, #36]	; (80023b0 <HAL_RCC_OscConfig+0x27c>)
 800238c:	f023 0301 	bic.w	r3, r3, #1
 8002390:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002394:	f7ff f86a 	bl	800146c <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800239a:	e00d      	b.n	80023b8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800239c:	f7ff f866 	bl	800146c <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d906      	bls.n	80023b8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e1ca      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
 80023ae:	bf00      	nop
 80023b0:	40021000 	.word	0x40021000
 80023b4:	20000104 	.word	0x20000104
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023b8:	4b8c      	ldr	r3, [pc, #560]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80023ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1ea      	bne.n	800239c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 0304 	and.w	r3, r3, #4
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f000 80a6 	beq.w	8002520 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023d4:	2300      	movs	r3, #0
 80023d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80023d8:	4b84      	ldr	r3, [pc, #528]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80023da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_RCC_OscConfig+0x2b4>
 80023e4:	2301      	movs	r3, #1
 80023e6:	e000      	b.n	80023ea <HAL_RCC_OscConfig+0x2b6>
 80023e8:	2300      	movs	r3, #0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d00d      	beq.n	800240a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ee:	4b7f      	ldr	r3, [pc, #508]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80023f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f2:	4a7e      	ldr	r2, [pc, #504]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80023f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023f8:	6593      	str	r3, [r2, #88]	; 0x58
 80023fa:	4b7c      	ldr	r3, [pc, #496]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80023fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002406:	2301      	movs	r3, #1
 8002408:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800240a:	4b79      	ldr	r3, [pc, #484]	; (80025f0 <HAL_RCC_OscConfig+0x4bc>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002412:	2b00      	cmp	r3, #0
 8002414:	d118      	bne.n	8002448 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002416:	4b76      	ldr	r3, [pc, #472]	; (80025f0 <HAL_RCC_OscConfig+0x4bc>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a75      	ldr	r2, [pc, #468]	; (80025f0 <HAL_RCC_OscConfig+0x4bc>)
 800241c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002420:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002422:	f7ff f823 	bl	800146c <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800242a:	f7ff f81f 	bl	800146c <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e183      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800243c:	4b6c      	ldr	r3, [pc, #432]	; (80025f0 <HAL_RCC_OscConfig+0x4bc>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0f0      	beq.n	800242a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d108      	bne.n	8002462 <HAL_RCC_OscConfig+0x32e>
 8002450:	4b66      	ldr	r3, [pc, #408]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002456:	4a65      	ldr	r2, [pc, #404]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002460:	e024      	b.n	80024ac <HAL_RCC_OscConfig+0x378>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	2b05      	cmp	r3, #5
 8002468:	d110      	bne.n	800248c <HAL_RCC_OscConfig+0x358>
 800246a:	4b60      	ldr	r3, [pc, #384]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 800246c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002470:	4a5e      	ldr	r2, [pc, #376]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002472:	f043 0304 	orr.w	r3, r3, #4
 8002476:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800247a:	4b5c      	ldr	r3, [pc, #368]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 800247c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002480:	4a5a      	ldr	r2, [pc, #360]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800248a:	e00f      	b.n	80024ac <HAL_RCC_OscConfig+0x378>
 800248c:	4b57      	ldr	r3, [pc, #348]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 800248e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002492:	4a56      	ldr	r2, [pc, #344]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002494:	f023 0301 	bic.w	r3, r3, #1
 8002498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800249c:	4b53      	ldr	r3, [pc, #332]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 800249e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024a2:	4a52      	ldr	r2, [pc, #328]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80024a4:	f023 0304 	bic.w	r3, r3, #4
 80024a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d016      	beq.n	80024e2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b4:	f7fe ffda 	bl	800146c <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024ba:	e00a      	b.n	80024d2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024bc:	f7fe ffd6 	bl	800146c <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e138      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024d2:	4b46      	ldr	r3, [pc, #280]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80024d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d0ed      	beq.n	80024bc <HAL_RCC_OscConfig+0x388>
 80024e0:	e015      	b.n	800250e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e2:	f7fe ffc3 	bl	800146c <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024e8:	e00a      	b.n	8002500 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ea:	f7fe ffbf 	bl	800146c <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e121      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002500:	4b3a      	ldr	r3, [pc, #232]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002502:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1ed      	bne.n	80024ea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800250e:	7ffb      	ldrb	r3, [r7, #31]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d105      	bne.n	8002520 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002514:	4b35      	ldr	r3, [pc, #212]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002516:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002518:	4a34      	ldr	r2, [pc, #208]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 800251a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800251e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 0320 	and.w	r3, r3, #32
 8002528:	2b00      	cmp	r3, #0
 800252a:	d03c      	beq.n	80025a6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d01c      	beq.n	800256e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002534:	4b2d      	ldr	r3, [pc, #180]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002536:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800253a:	4a2c      	ldr	r2, [pc, #176]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002544:	f7fe ff92 	bl	800146c <HAL_GetTick>
 8002548:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800254a:	e008      	b.n	800255e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800254c:	f7fe ff8e 	bl	800146c <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d901      	bls.n	800255e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e0f2      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800255e:	4b23      	ldr	r3, [pc, #140]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002560:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002564:	f003 0302 	and.w	r3, r3, #2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d0ef      	beq.n	800254c <HAL_RCC_OscConfig+0x418>
 800256c:	e01b      	b.n	80025a6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800256e:	4b1f      	ldr	r3, [pc, #124]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002570:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002574:	4a1d      	ldr	r2, [pc, #116]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 8002576:	f023 0301 	bic.w	r3, r3, #1
 800257a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800257e:	f7fe ff75 	bl	800146c <HAL_GetTick>
 8002582:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002584:	e008      	b.n	8002598 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002586:	f7fe ff71 	bl	800146c <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	2b02      	cmp	r3, #2
 8002592:	d901      	bls.n	8002598 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e0d5      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002598:	4b14      	ldr	r3, [pc, #80]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 800259a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1ef      	bne.n	8002586 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 80c9 	beq.w	8002742 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025b0:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f003 030c 	and.w	r3, r3, #12
 80025b8:	2b0c      	cmp	r3, #12
 80025ba:	f000 8083 	beq.w	80026c4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d15e      	bne.n	8002684 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025c6:	4b09      	ldr	r3, [pc, #36]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a08      	ldr	r2, [pc, #32]	; (80025ec <HAL_RCC_OscConfig+0x4b8>)
 80025cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d2:	f7fe ff4b 	bl	800146c <HAL_GetTick>
 80025d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025d8:	e00c      	b.n	80025f4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025da:	f7fe ff47 	bl	800146c <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d905      	bls.n	80025f4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e0ab      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
 80025ec:	40021000 	.word	0x40021000
 80025f0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025f4:	4b55      	ldr	r3, [pc, #340]	; (800274c <HAL_RCC_OscConfig+0x618>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d1ec      	bne.n	80025da <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002600:	4b52      	ldr	r3, [pc, #328]	; (800274c <HAL_RCC_OscConfig+0x618>)
 8002602:	68da      	ldr	r2, [r3, #12]
 8002604:	4b52      	ldr	r3, [pc, #328]	; (8002750 <HAL_RCC_OscConfig+0x61c>)
 8002606:	4013      	ands	r3, r2
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	6a11      	ldr	r1, [r2, #32]
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002610:	3a01      	subs	r2, #1
 8002612:	0112      	lsls	r2, r2, #4
 8002614:	4311      	orrs	r1, r2
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800261a:	0212      	lsls	r2, r2, #8
 800261c:	4311      	orrs	r1, r2
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002622:	0852      	lsrs	r2, r2, #1
 8002624:	3a01      	subs	r2, #1
 8002626:	0552      	lsls	r2, r2, #21
 8002628:	4311      	orrs	r1, r2
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800262e:	0852      	lsrs	r2, r2, #1
 8002630:	3a01      	subs	r2, #1
 8002632:	0652      	lsls	r2, r2, #25
 8002634:	4311      	orrs	r1, r2
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800263a:	06d2      	lsls	r2, r2, #27
 800263c:	430a      	orrs	r2, r1
 800263e:	4943      	ldr	r1, [pc, #268]	; (800274c <HAL_RCC_OscConfig+0x618>)
 8002640:	4313      	orrs	r3, r2
 8002642:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002644:	4b41      	ldr	r3, [pc, #260]	; (800274c <HAL_RCC_OscConfig+0x618>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a40      	ldr	r2, [pc, #256]	; (800274c <HAL_RCC_OscConfig+0x618>)
 800264a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800264e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002650:	4b3e      	ldr	r3, [pc, #248]	; (800274c <HAL_RCC_OscConfig+0x618>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	4a3d      	ldr	r2, [pc, #244]	; (800274c <HAL_RCC_OscConfig+0x618>)
 8002656:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800265a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265c:	f7fe ff06 	bl	800146c <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002664:	f7fe ff02 	bl	800146c <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e066      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002676:	4b35      	ldr	r3, [pc, #212]	; (800274c <HAL_RCC_OscConfig+0x618>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d0f0      	beq.n	8002664 <HAL_RCC_OscConfig+0x530>
 8002682:	e05e      	b.n	8002742 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002684:	4b31      	ldr	r3, [pc, #196]	; (800274c <HAL_RCC_OscConfig+0x618>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a30      	ldr	r2, [pc, #192]	; (800274c <HAL_RCC_OscConfig+0x618>)
 800268a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800268e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002690:	f7fe feec 	bl	800146c <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002698:	f7fe fee8 	bl	800146c <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e04c      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026aa:	4b28      	ldr	r3, [pc, #160]	; (800274c <HAL_RCC_OscConfig+0x618>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1f0      	bne.n	8002698 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80026b6:	4b25      	ldr	r3, [pc, #148]	; (800274c <HAL_RCC_OscConfig+0x618>)
 80026b8:	68da      	ldr	r2, [r3, #12]
 80026ba:	4924      	ldr	r1, [pc, #144]	; (800274c <HAL_RCC_OscConfig+0x618>)
 80026bc:	4b25      	ldr	r3, [pc, #148]	; (8002754 <HAL_RCC_OscConfig+0x620>)
 80026be:	4013      	ands	r3, r2
 80026c0:	60cb      	str	r3, [r1, #12]
 80026c2:	e03e      	b.n	8002742 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	69db      	ldr	r3, [r3, #28]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d101      	bne.n	80026d0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e039      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80026d0:	4b1e      	ldr	r3, [pc, #120]	; (800274c <HAL_RCC_OscConfig+0x618>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	f003 0203 	and.w	r2, r3, #3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a1b      	ldr	r3, [r3, #32]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d12c      	bne.n	800273e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ee:	3b01      	subs	r3, #1
 80026f0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d123      	bne.n	800273e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002700:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002702:	429a      	cmp	r2, r3
 8002704:	d11b      	bne.n	800273e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002710:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002712:	429a      	cmp	r2, r3
 8002714:	d113      	bne.n	800273e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002720:	085b      	lsrs	r3, r3, #1
 8002722:	3b01      	subs	r3, #1
 8002724:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002726:	429a      	cmp	r2, r3
 8002728:	d109      	bne.n	800273e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002734:	085b      	lsrs	r3, r3, #1
 8002736:	3b01      	subs	r3, #1
 8002738:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800273a:	429a      	cmp	r2, r3
 800273c:	d001      	beq.n	8002742 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3720      	adds	r7, #32
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40021000 	.word	0x40021000
 8002750:	019f800c 	.word	0x019f800c
 8002754:	feeefffc 	.word	0xfeeefffc

08002758 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d101      	bne.n	8002770 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e11e      	b.n	80029ae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002770:	4b91      	ldr	r3, [pc, #580]	; (80029b8 <HAL_RCC_ClockConfig+0x260>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 030f 	and.w	r3, r3, #15
 8002778:	683a      	ldr	r2, [r7, #0]
 800277a:	429a      	cmp	r2, r3
 800277c:	d910      	bls.n	80027a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277e:	4b8e      	ldr	r3, [pc, #568]	; (80029b8 <HAL_RCC_ClockConfig+0x260>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f023 020f 	bic.w	r2, r3, #15
 8002786:	498c      	ldr	r1, [pc, #560]	; (80029b8 <HAL_RCC_ClockConfig+0x260>)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	4313      	orrs	r3, r2
 800278c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800278e:	4b8a      	ldr	r3, [pc, #552]	; (80029b8 <HAL_RCC_ClockConfig+0x260>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 030f 	and.w	r3, r3, #15
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	429a      	cmp	r2, r3
 800279a:	d001      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e106      	b.n	80029ae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0301 	and.w	r3, r3, #1
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d073      	beq.n	8002894 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	d129      	bne.n	8002808 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027b4:	4b81      	ldr	r3, [pc, #516]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e0f4      	b.n	80029ae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80027c4:	f000 f99e 	bl	8002b04 <RCC_GetSysClockFreqFromPLLSource>
 80027c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	4a7c      	ldr	r2, [pc, #496]	; (80029c0 <HAL_RCC_ClockConfig+0x268>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d93f      	bls.n	8002852 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80027d2:	4b7a      	ldr	r3, [pc, #488]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d009      	beq.n	80027f2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d033      	beq.n	8002852 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d12f      	bne.n	8002852 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80027f2:	4b72      	ldr	r3, [pc, #456]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027fa:	4a70      	ldr	r2, [pc, #448]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80027fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002800:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002802:	2380      	movs	r3, #128	; 0x80
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	e024      	b.n	8002852 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b02      	cmp	r3, #2
 800280e:	d107      	bne.n	8002820 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002810:	4b6a      	ldr	r3, [pc, #424]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d109      	bne.n	8002830 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e0c6      	b.n	80029ae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002820:	4b66      	ldr	r3, [pc, #408]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002828:	2b00      	cmp	r3, #0
 800282a:	d101      	bne.n	8002830 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e0be      	b.n	80029ae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002830:	f000 f8ce 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 8002834:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	4a61      	ldr	r2, [pc, #388]	; (80029c0 <HAL_RCC_ClockConfig+0x268>)
 800283a:	4293      	cmp	r3, r2
 800283c:	d909      	bls.n	8002852 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800283e:	4b5f      	ldr	r3, [pc, #380]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002846:	4a5d      	ldr	r2, [pc, #372]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 8002848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800284c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800284e:	2380      	movs	r3, #128	; 0x80
 8002850:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002852:	4b5a      	ldr	r3, [pc, #360]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f023 0203 	bic.w	r2, r3, #3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	4957      	ldr	r1, [pc, #348]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 8002860:	4313      	orrs	r3, r2
 8002862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002864:	f7fe fe02 	bl	800146c <HAL_GetTick>
 8002868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286a:	e00a      	b.n	8002882 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800286c:	f7fe fdfe 	bl	800146c <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	f241 3288 	movw	r2, #5000	; 0x1388
 800287a:	4293      	cmp	r3, r2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e095      	b.n	80029ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002882:	4b4e      	ldr	r3, [pc, #312]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 020c 	and.w	r2, r3, #12
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	429a      	cmp	r2, r3
 8002892:	d1eb      	bne.n	800286c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0302 	and.w	r3, r3, #2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d023      	beq.n	80028e8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0304 	and.w	r3, r3, #4
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d005      	beq.n	80028b8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028ac:	4b43      	ldr	r3, [pc, #268]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	4a42      	ldr	r2, [pc, #264]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80028b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028b6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0308 	and.w	r3, r3, #8
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d007      	beq.n	80028d4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80028c4:	4b3d      	ldr	r3, [pc, #244]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80028cc:	4a3b      	ldr	r2, [pc, #236]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80028ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028d4:	4b39      	ldr	r3, [pc, #228]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	4936      	ldr	r1, [pc, #216]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	608b      	str	r3, [r1, #8]
 80028e6:	e008      	b.n	80028fa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	2b80      	cmp	r3, #128	; 0x80
 80028ec:	d105      	bne.n	80028fa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80028ee:	4b33      	ldr	r3, [pc, #204]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	4a32      	ldr	r2, [pc, #200]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 80028f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028f8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028fa:	4b2f      	ldr	r3, [pc, #188]	; (80029b8 <HAL_RCC_ClockConfig+0x260>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 030f 	and.w	r3, r3, #15
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	429a      	cmp	r2, r3
 8002906:	d21d      	bcs.n	8002944 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002908:	4b2b      	ldr	r3, [pc, #172]	; (80029b8 <HAL_RCC_ClockConfig+0x260>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f023 020f 	bic.w	r2, r3, #15
 8002910:	4929      	ldr	r1, [pc, #164]	; (80029b8 <HAL_RCC_ClockConfig+0x260>)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	4313      	orrs	r3, r2
 8002916:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002918:	f7fe fda8 	bl	800146c <HAL_GetTick>
 800291c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	e00a      	b.n	8002936 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002920:	f7fe fda4 	bl	800146c <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	f241 3288 	movw	r2, #5000	; 0x1388
 800292e:	4293      	cmp	r3, r2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e03b      	b.n	80029ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002936:	4b20      	ldr	r3, [pc, #128]	; (80029b8 <HAL_RCC_ClockConfig+0x260>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 030f 	and.w	r3, r3, #15
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	429a      	cmp	r2, r3
 8002942:	d1ed      	bne.n	8002920 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0304 	and.w	r3, r3, #4
 800294c:	2b00      	cmp	r3, #0
 800294e:	d008      	beq.n	8002962 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002950:	4b1a      	ldr	r3, [pc, #104]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	4917      	ldr	r1, [pc, #92]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 800295e:	4313      	orrs	r3, r2
 8002960:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0308 	and.w	r3, r3, #8
 800296a:	2b00      	cmp	r3, #0
 800296c:	d009      	beq.n	8002982 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800296e:	4b13      	ldr	r3, [pc, #76]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	00db      	lsls	r3, r3, #3
 800297c:	490f      	ldr	r1, [pc, #60]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 800297e:	4313      	orrs	r3, r2
 8002980:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002982:	f000 f825 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 8002986:	4602      	mov	r2, r0
 8002988:	4b0c      	ldr	r3, [pc, #48]	; (80029bc <HAL_RCC_ClockConfig+0x264>)
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	091b      	lsrs	r3, r3, #4
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	490c      	ldr	r1, [pc, #48]	; (80029c4 <HAL_RCC_ClockConfig+0x26c>)
 8002994:	5ccb      	ldrb	r3, [r1, r3]
 8002996:	f003 031f 	and.w	r3, r3, #31
 800299a:	fa22 f303 	lsr.w	r3, r2, r3
 800299e:	4a0a      	ldr	r2, [pc, #40]	; (80029c8 <HAL_RCC_ClockConfig+0x270>)
 80029a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80029a2:	4b0a      	ldr	r3, [pc, #40]	; (80029cc <HAL_RCC_ClockConfig+0x274>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fe fd14 	bl	80013d4 <HAL_InitTick>
 80029ac:	4603      	mov	r3, r0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3718      	adds	r7, #24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40022000 	.word	0x40022000
 80029bc:	40021000 	.word	0x40021000
 80029c0:	04c4b400 	.word	0x04c4b400
 80029c4:	08005444 	.word	0x08005444
 80029c8:	20000100 	.word	0x20000100
 80029cc:	20000104 	.word	0x20000104

080029d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b087      	sub	sp, #28
 80029d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80029d6:	4b2c      	ldr	r3, [pc, #176]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 030c 	and.w	r3, r3, #12
 80029de:	2b04      	cmp	r3, #4
 80029e0:	d102      	bne.n	80029e8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029e2:	4b2a      	ldr	r3, [pc, #168]	; (8002a8c <HAL_RCC_GetSysClockFreq+0xbc>)
 80029e4:	613b      	str	r3, [r7, #16]
 80029e6:	e047      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80029e8:	4b27      	ldr	r3, [pc, #156]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	f003 030c 	and.w	r3, r3, #12
 80029f0:	2b08      	cmp	r3, #8
 80029f2:	d102      	bne.n	80029fa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029f4:	4b26      	ldr	r3, [pc, #152]	; (8002a90 <HAL_RCC_GetSysClockFreq+0xc0>)
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	e03e      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80029fa:	4b23      	ldr	r3, [pc, #140]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 030c 	and.w	r3, r3, #12
 8002a02:	2b0c      	cmp	r3, #12
 8002a04:	d136      	bne.n	8002a74 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a06:	4b20      	ldr	r3, [pc, #128]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a10:	4b1d      	ldr	r3, [pc, #116]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	091b      	lsrs	r3, r3, #4
 8002a16:	f003 030f 	and.w	r3, r3, #15
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2b03      	cmp	r3, #3
 8002a22:	d10c      	bne.n	8002a3e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a24:	4a1a      	ldr	r2, [pc, #104]	; (8002a90 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2c:	4a16      	ldr	r2, [pc, #88]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a2e:	68d2      	ldr	r2, [r2, #12]
 8002a30:	0a12      	lsrs	r2, r2, #8
 8002a32:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002a36:	fb02 f303 	mul.w	r3, r2, r3
 8002a3a:	617b      	str	r3, [r7, #20]
      break;
 8002a3c:	e00c      	b.n	8002a58 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a3e:	4a13      	ldr	r2, [pc, #76]	; (8002a8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a46:	4a10      	ldr	r2, [pc, #64]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a48:	68d2      	ldr	r2, [r2, #12]
 8002a4a:	0a12      	lsrs	r2, r2, #8
 8002a4c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002a50:	fb02 f303 	mul.w	r3, r2, r3
 8002a54:	617b      	str	r3, [r7, #20]
      break;
 8002a56:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a58:	4b0b      	ldr	r3, [pc, #44]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	0e5b      	lsrs	r3, r3, #25
 8002a5e:	f003 0303 	and.w	r3, r3, #3
 8002a62:	3301      	adds	r3, #1
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a70:	613b      	str	r3, [r7, #16]
 8002a72:	e001      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002a78:	693b      	ldr	r3, [r7, #16]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	371c      	adds	r7, #28
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	00f42400 	.word	0x00f42400
 8002a90:	007a1200 	.word	0x007a1200

08002a94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a98:	4b03      	ldr	r3, [pc, #12]	; (8002aa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	20000100 	.word	0x20000100

08002aac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ab0:	f7ff fff0 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	4b06      	ldr	r3, [pc, #24]	; (8002ad0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	0a1b      	lsrs	r3, r3, #8
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	4904      	ldr	r1, [pc, #16]	; (8002ad4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ac2:	5ccb      	ldrb	r3, [r1, r3]
 8002ac4:	f003 031f 	and.w	r3, r3, #31
 8002ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	08005454 	.word	0x08005454

08002ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002adc:	f7ff ffda 	bl	8002a94 <HAL_RCC_GetHCLKFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b06      	ldr	r3, [pc, #24]	; (8002afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	0adb      	lsrs	r3, r3, #11
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	4904      	ldr	r1, [pc, #16]	; (8002b00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002aee:	5ccb      	ldrb	r3, [r1, r3]
 8002af0:	f003 031f 	and.w	r3, r3, #31
 8002af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40021000 	.word	0x40021000
 8002b00:	08005454 	.word	0x08005454

08002b04 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b0a:	4b1e      	ldr	r3, [pc, #120]	; (8002b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b14:	4b1b      	ldr	r3, [pc, #108]	; (8002b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	091b      	lsrs	r3, r3, #4
 8002b1a:	f003 030f 	and.w	r3, r3, #15
 8002b1e:	3301      	adds	r3, #1
 8002b20:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	2b03      	cmp	r3, #3
 8002b26:	d10c      	bne.n	8002b42 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b28:	4a17      	ldr	r2, [pc, #92]	; (8002b88 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b30:	4a14      	ldr	r2, [pc, #80]	; (8002b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b32:	68d2      	ldr	r2, [r2, #12]
 8002b34:	0a12      	lsrs	r2, r2, #8
 8002b36:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b3a:	fb02 f303 	mul.w	r3, r2, r3
 8002b3e:	617b      	str	r3, [r7, #20]
    break;
 8002b40:	e00c      	b.n	8002b5c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b42:	4a12      	ldr	r2, [pc, #72]	; (8002b8c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b4a:	4a0e      	ldr	r2, [pc, #56]	; (8002b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b4c:	68d2      	ldr	r2, [r2, #12]
 8002b4e:	0a12      	lsrs	r2, r2, #8
 8002b50:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b54:	fb02 f303 	mul.w	r3, r2, r3
 8002b58:	617b      	str	r3, [r7, #20]
    break;
 8002b5a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b5c:	4b09      	ldr	r3, [pc, #36]	; (8002b84 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	0e5b      	lsrs	r3, r3, #25
 8002b62:	f003 0303 	and.w	r3, r3, #3
 8002b66:	3301      	adds	r3, #1
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002b6c:	697a      	ldr	r2, [r7, #20]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b74:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002b76:	687b      	ldr	r3, [r7, #4]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	371c      	adds	r7, #28
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	40021000 	.word	0x40021000
 8002b88:	007a1200 	.word	0x007a1200
 8002b8c:	00f42400 	.word	0x00f42400

08002b90 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b086      	sub	sp, #24
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b98:	2300      	movs	r3, #0
 8002b9a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f000 8098 	beq.w	8002cde <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bb2:	4b43      	ldr	r3, [pc, #268]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10d      	bne.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bbe:	4b40      	ldr	r3, [pc, #256]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc2:	4a3f      	ldr	r2, [pc, #252]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bc8:	6593      	str	r3, [r2, #88]	; 0x58
 8002bca:	4b3d      	ldr	r3, [pc, #244]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd2:	60bb      	str	r3, [r7, #8]
 8002bd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bda:	4b3a      	ldr	r3, [pc, #232]	; (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a39      	ldr	r2, [pc, #228]	; (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002be4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002be6:	f7fe fc41 	bl	800146c <HAL_GetTick>
 8002bea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002bec:	e009      	b.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bee:	f7fe fc3d 	bl	800146c <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d902      	bls.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	74fb      	strb	r3, [r7, #19]
        break;
 8002c00:	e005      	b.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c02:	4b30      	ldr	r3, [pc, #192]	; (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d0ef      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002c0e:	7cfb      	ldrb	r3, [r7, #19]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d159      	bne.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c14:	4b2a      	ldr	r3, [pc, #168]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c1e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d01e      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2a:	697a      	ldr	r2, [r7, #20]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d019      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c30:	4b23      	ldr	r3, [pc, #140]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c3a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c3c:	4b20      	ldr	r3, [pc, #128]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c42:	4a1f      	ldr	r2, [pc, #124]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c4c:	4b1c      	ldr	r3, [pc, #112]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c52:	4a1b      	ldr	r2, [pc, #108]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c5c:	4a18      	ldr	r2, [pc, #96]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d016      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6e:	f7fe fbfd 	bl	800146c <HAL_GetTick>
 8002c72:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c74:	e00b      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c76:	f7fe fbf9 	bl	800146c <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d902      	bls.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	74fb      	strb	r3, [r7, #19]
            break;
 8002c8c:	e006      	b.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c8e:	4b0c      	ldr	r3, [pc, #48]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c94:	f003 0302 	and.w	r3, r3, #2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0ec      	beq.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002c9c:	7cfb      	ldrb	r3, [r7, #19]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10b      	bne.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ca2:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb0:	4903      	ldr	r1, [pc, #12]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002cb8:	e008      	b.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002cba:	7cfb      	ldrb	r3, [r7, #19]
 8002cbc:	74bb      	strb	r3, [r7, #18]
 8002cbe:	e005      	b.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cc8:	7cfb      	ldrb	r3, [r7, #19]
 8002cca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ccc:	7c7b      	ldrb	r3, [r7, #17]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d105      	bne.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd2:	4ba6      	ldr	r3, [pc, #664]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd6:	4aa5      	ldr	r2, [pc, #660]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cdc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00a      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cea:	4ba0      	ldr	r3, [pc, #640]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf0:	f023 0203 	bic.w	r2, r3, #3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	499c      	ldr	r1, [pc, #624]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00a      	beq.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d0c:	4b97      	ldr	r3, [pc, #604]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d12:	f023 020c 	bic.w	r2, r3, #12
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	4994      	ldr	r1, [pc, #592]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0304 	and.w	r3, r3, #4
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d00a      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d2e:	4b8f      	ldr	r3, [pc, #572]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d34:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	498b      	ldr	r1, [pc, #556]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0308 	and.w	r3, r3, #8
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00a      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d50:	4b86      	ldr	r3, [pc, #536]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d56:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	4983      	ldr	r1, [pc, #524]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0320 	and.w	r3, r3, #32
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00a      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d72:	4b7e      	ldr	r3, [pc, #504]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d78:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	497a      	ldr	r1, [pc, #488]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00a      	beq.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d94:	4b75      	ldr	r3, [pc, #468]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d9a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	4972      	ldr	r1, [pc, #456]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002da4:	4313      	orrs	r3, r2
 8002da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d00a      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002db6:	4b6d      	ldr	r3, [pc, #436]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dbc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	69db      	ldr	r3, [r3, #28]
 8002dc4:	4969      	ldr	r1, [pc, #420]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002dd8:	4b64      	ldr	r3, [pc, #400]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dde:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	4961      	ldr	r1, [pc, #388]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00a      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002dfa:	4b5c      	ldr	r3, [pc, #368]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e00:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	4958      	ldr	r1, [pc, #352]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d015      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e1c:	4b53      	ldr	r3, [pc, #332]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2a:	4950      	ldr	r1, [pc, #320]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e3a:	d105      	bne.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e3c:	4b4b      	ldr	r3, [pc, #300]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	4a4a      	ldr	r2, [pc, #296]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e46:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d015      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e54:	4b45      	ldr	r3, [pc, #276]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e5a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e62:	4942      	ldr	r1, [pc, #264]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e72:	d105      	bne.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e74:	4b3d      	ldr	r3, [pc, #244]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	4a3c      	ldr	r2, [pc, #240]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e7e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d015      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002e8c:	4b37      	ldr	r3, [pc, #220]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e92:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9a:	4934      	ldr	r1, [pc, #208]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002eaa:	d105      	bne.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002eac:	4b2f      	ldr	r3, [pc, #188]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	4a2e      	ldr	r2, [pc, #184]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eb6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d015      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ec4:	4b29      	ldr	r3, [pc, #164]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed2:	4926      	ldr	r1, [pc, #152]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ede:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ee2:	d105      	bne.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ee4:	4b21      	ldr	r3, [pc, #132]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	4a20      	ldr	r2, [pc, #128]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d015      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002efc:	4b1b      	ldr	r3, [pc, #108]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f02:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0a:	4918      	ldr	r1, [pc, #96]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f1a:	d105      	bne.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f1c:	4b13      	ldr	r3, [pc, #76]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	4a12      	ldr	r2, [pc, #72]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f26:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d015      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002f34:	4b0d      	ldr	r3, [pc, #52]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f42:	490a      	ldr	r1, [pc, #40]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f4e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f52:	d105      	bne.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002f54:	4b05      	ldr	r3, [pc, #20]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	4a04      	ldr	r2, [pc, #16]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f5e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002f60:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40021000 	.word	0x40021000

08002f70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d101      	bne.n	8002f82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e042      	b.n	8003008 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d106      	bne.n	8002f9a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f7fd fff1 	bl	8000f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2224      	movs	r2, #36	; 0x24
 8002f9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0201 	bic.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d002      	beq.n	8002fc0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 fc3c 	bl	8003838 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 f96d 	bl	80032a0 <UART_SetConfig>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e01b      	b.n	8003008 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f042 0201 	orr.w	r2, r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 fcbb 	bl	800397c <UART_CheckIdleState>
 8003006:	4603      	mov	r3, r0
}
 8003008:	4618      	mov	r0, r3
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08a      	sub	sp, #40	; 0x28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	4613      	mov	r3, r2
 800301c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003024:	2b20      	cmp	r3, #32
 8003026:	d167      	bne.n	80030f8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d002      	beq.n	8003034 <HAL_UART_Transmit_DMA+0x24>
 800302e:	88fb      	ldrh	r3, [r7, #6]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e060      	b.n	80030fa <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	68ba      	ldr	r2, [r7, #8]
 800303c:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	88fa      	ldrh	r2, [r7, #6]
 8003042:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	88fa      	ldrh	r2, [r7, #6]
 800304a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2221      	movs	r2, #33	; 0x21
 800305a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003062:	2b00      	cmp	r3, #0
 8003064:	d028      	beq.n	80030b8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800306a:	4a26      	ldr	r2, [pc, #152]	; (8003104 <HAL_UART_Transmit_DMA+0xf4>)
 800306c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003072:	4a25      	ldr	r2, [pc, #148]	; (8003108 <HAL_UART_Transmit_DMA+0xf8>)
 8003074:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800307a:	4a24      	ldr	r2, [pc, #144]	; (800310c <HAL_UART_Transmit_DMA+0xfc>)
 800307c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003082:	2200      	movs	r2, #0
 8003084:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800308e:	4619      	mov	r1, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	3328      	adds	r3, #40	; 0x28
 8003096:	461a      	mov	r2, r3
 8003098:	88fb      	ldrh	r3, [r7, #6]
 800309a:	f7fe fbcd 	bl	8001838 <HAL_DMA_Start_IT>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d009      	beq.n	80030b8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2210      	movs	r2, #16
 80030a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2220      	movs	r2, #32
 80030b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e020      	b.n	80030fa <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2240      	movs	r2, #64	; 0x40
 80030be:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	3308      	adds	r3, #8
 80030c6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	e853 3f00 	ldrex	r3, [r3]
 80030ce:	613b      	str	r3, [r7, #16]
   return(result);
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030d6:	627b      	str	r3, [r7, #36]	; 0x24
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	3308      	adds	r3, #8
 80030de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e0:	623a      	str	r2, [r7, #32]
 80030e2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030e4:	69f9      	ldr	r1, [r7, #28]
 80030e6:	6a3a      	ldr	r2, [r7, #32]
 80030e8:	e841 2300 	strex	r3, r2, [r1]
 80030ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1e5      	bne.n	80030c0 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80030f4:	2300      	movs	r3, #0
 80030f6:	e000      	b.n	80030fa <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80030f8:	2302      	movs	r3, #2
  }
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3728      	adds	r7, #40	; 0x28
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	08003e47 	.word	0x08003e47
 8003108:	08003ee1 	.word	0x08003ee1
 800310c:	08004067 	.word	0x08004067

08003110 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b090      	sub	sp, #64	; 0x40
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800311e:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003126:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003132:	2b80      	cmp	r3, #128	; 0x80
 8003134:	d139      	bne.n	80031aa <HAL_UART_DMAStop+0x9a>
 8003136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003138:	2b21      	cmp	r3, #33	; 0x21
 800313a:	d136      	bne.n	80031aa <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	3308      	adds	r3, #8
 8003142:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003144:	6a3b      	ldr	r3, [r7, #32]
 8003146:	e853 3f00 	ldrex	r3, [r3]
 800314a:	61fb      	str	r3, [r7, #28]
   return(result);
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003152:	637b      	str	r3, [r7, #52]	; 0x34
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	3308      	adds	r3, #8
 800315a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800315c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800315e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003160:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003162:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003164:	e841 2300 	strex	r3, r2, [r1]
 8003168:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800316a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1e5      	bne.n	800313c <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003174:	2b00      	cmp	r3, #0
 8003176:	d015      	beq.n	80031a4 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800317c:	4618      	mov	r0, r3
 800317e:	f7fe fbd6 	bl	800192e <HAL_DMA_Abort>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00d      	beq.n	80031a4 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800318c:	4618      	mov	r0, r3
 800318e:	f7fe fcd6 	bl	8001b3e <HAL_DMA_GetError>
 8003192:	4603      	mov	r3, r0
 8003194:	2b20      	cmp	r3, #32
 8003196:	d105      	bne.n	80031a4 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2210      	movs	r2, #16
 800319c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e047      	b.n	8003234 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 fda7 	bl	8003cf8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b4:	2b40      	cmp	r3, #64	; 0x40
 80031b6:	d13c      	bne.n	8003232 <HAL_UART_DMAStop+0x122>
 80031b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ba:	2b22      	cmp	r3, #34	; 0x22
 80031bc:	d139      	bne.n	8003232 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	3308      	adds	r3, #8
 80031c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	e853 3f00 	ldrex	r3, [r3]
 80031cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031d4:	633b      	str	r3, [r7, #48]	; 0x30
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	3308      	adds	r3, #8
 80031dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031de:	61ba      	str	r2, [r7, #24]
 80031e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031e2:	6979      	ldr	r1, [r7, #20]
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	e841 2300 	strex	r3, r2, [r1]
 80031ea:	613b      	str	r3, [r7, #16]
   return(result);
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1e5      	bne.n	80031be <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d017      	beq.n	800322c <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003202:	4618      	mov	r0, r3
 8003204:	f7fe fb93 	bl	800192e <HAL_DMA_Abort>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00e      	beq.n	800322c <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003214:	4618      	mov	r0, r3
 8003216:	f7fe fc92 	bl	8001b3e <HAL_DMA_GetError>
 800321a:	4603      	mov	r3, r0
 800321c:	2b20      	cmp	r3, #32
 800321e:	d105      	bne.n	800322c <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2210      	movs	r2, #16
 8003224:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e003      	b.n	8003234 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f000 fda4 	bl	8003d7a <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3740      	adds	r7, #64	; 0x40
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8003258:	bf00      	nop
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800326c:	bf00      	nop
 800326e:	370c      	adds	r7, #12
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr

08003278 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032a4:	b08c      	sub	sp, #48	; 0x30
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80032aa:	2300      	movs	r3, #0
 80032ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	689a      	ldr	r2, [r3, #8]
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	431a      	orrs	r2, r3
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	431a      	orrs	r2, r3
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	69db      	ldr	r3, [r3, #28]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	4bab      	ldr	r3, [pc, #684]	; (800357c <UART_SetConfig+0x2dc>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	6812      	ldr	r2, [r2, #0]
 80032d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032d8:	430b      	orrs	r3, r1
 80032da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	699b      	ldr	r3, [r3, #24]
 80032f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4aa0      	ldr	r2, [pc, #640]	; (8003580 <UART_SetConfig+0x2e0>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d004      	beq.n	800330c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	6a1b      	ldr	r3, [r3, #32]
 8003306:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003308:	4313      	orrs	r3, r2
 800330a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003316:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	6812      	ldr	r2, [r2, #0]
 800331e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003320:	430b      	orrs	r3, r1
 8003322:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332a:	f023 010f 	bic.w	r1, r3, #15
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a91      	ldr	r2, [pc, #580]	; (8003584 <UART_SetConfig+0x2e4>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d125      	bne.n	8003390 <UART_SetConfig+0xf0>
 8003344:	4b90      	ldr	r3, [pc, #576]	; (8003588 <UART_SetConfig+0x2e8>)
 8003346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800334a:	f003 0303 	and.w	r3, r3, #3
 800334e:	2b03      	cmp	r3, #3
 8003350:	d81a      	bhi.n	8003388 <UART_SetConfig+0xe8>
 8003352:	a201      	add	r2, pc, #4	; (adr r2, 8003358 <UART_SetConfig+0xb8>)
 8003354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003358:	08003369 	.word	0x08003369
 800335c:	08003379 	.word	0x08003379
 8003360:	08003371 	.word	0x08003371
 8003364:	08003381 	.word	0x08003381
 8003368:	2301      	movs	r3, #1
 800336a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800336e:	e0d6      	b.n	800351e <UART_SetConfig+0x27e>
 8003370:	2302      	movs	r3, #2
 8003372:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003376:	e0d2      	b.n	800351e <UART_SetConfig+0x27e>
 8003378:	2304      	movs	r3, #4
 800337a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800337e:	e0ce      	b.n	800351e <UART_SetConfig+0x27e>
 8003380:	2308      	movs	r3, #8
 8003382:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003386:	e0ca      	b.n	800351e <UART_SetConfig+0x27e>
 8003388:	2310      	movs	r3, #16
 800338a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800338e:	e0c6      	b.n	800351e <UART_SetConfig+0x27e>
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a7d      	ldr	r2, [pc, #500]	; (800358c <UART_SetConfig+0x2ec>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d138      	bne.n	800340c <UART_SetConfig+0x16c>
 800339a:	4b7b      	ldr	r3, [pc, #492]	; (8003588 <UART_SetConfig+0x2e8>)
 800339c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033a0:	f003 030c 	and.w	r3, r3, #12
 80033a4:	2b0c      	cmp	r3, #12
 80033a6:	d82d      	bhi.n	8003404 <UART_SetConfig+0x164>
 80033a8:	a201      	add	r2, pc, #4	; (adr r2, 80033b0 <UART_SetConfig+0x110>)
 80033aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ae:	bf00      	nop
 80033b0:	080033e5 	.word	0x080033e5
 80033b4:	08003405 	.word	0x08003405
 80033b8:	08003405 	.word	0x08003405
 80033bc:	08003405 	.word	0x08003405
 80033c0:	080033f5 	.word	0x080033f5
 80033c4:	08003405 	.word	0x08003405
 80033c8:	08003405 	.word	0x08003405
 80033cc:	08003405 	.word	0x08003405
 80033d0:	080033ed 	.word	0x080033ed
 80033d4:	08003405 	.word	0x08003405
 80033d8:	08003405 	.word	0x08003405
 80033dc:	08003405 	.word	0x08003405
 80033e0:	080033fd 	.word	0x080033fd
 80033e4:	2300      	movs	r3, #0
 80033e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033ea:	e098      	b.n	800351e <UART_SetConfig+0x27e>
 80033ec:	2302      	movs	r3, #2
 80033ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033f2:	e094      	b.n	800351e <UART_SetConfig+0x27e>
 80033f4:	2304      	movs	r3, #4
 80033f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033fa:	e090      	b.n	800351e <UART_SetConfig+0x27e>
 80033fc:	2308      	movs	r3, #8
 80033fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003402:	e08c      	b.n	800351e <UART_SetConfig+0x27e>
 8003404:	2310      	movs	r3, #16
 8003406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800340a:	e088      	b.n	800351e <UART_SetConfig+0x27e>
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a5f      	ldr	r2, [pc, #380]	; (8003590 <UART_SetConfig+0x2f0>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d125      	bne.n	8003462 <UART_SetConfig+0x1c2>
 8003416:	4b5c      	ldr	r3, [pc, #368]	; (8003588 <UART_SetConfig+0x2e8>)
 8003418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800341c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003420:	2b30      	cmp	r3, #48	; 0x30
 8003422:	d016      	beq.n	8003452 <UART_SetConfig+0x1b2>
 8003424:	2b30      	cmp	r3, #48	; 0x30
 8003426:	d818      	bhi.n	800345a <UART_SetConfig+0x1ba>
 8003428:	2b20      	cmp	r3, #32
 800342a:	d00a      	beq.n	8003442 <UART_SetConfig+0x1a2>
 800342c:	2b20      	cmp	r3, #32
 800342e:	d814      	bhi.n	800345a <UART_SetConfig+0x1ba>
 8003430:	2b00      	cmp	r3, #0
 8003432:	d002      	beq.n	800343a <UART_SetConfig+0x19a>
 8003434:	2b10      	cmp	r3, #16
 8003436:	d008      	beq.n	800344a <UART_SetConfig+0x1aa>
 8003438:	e00f      	b.n	800345a <UART_SetConfig+0x1ba>
 800343a:	2300      	movs	r3, #0
 800343c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003440:	e06d      	b.n	800351e <UART_SetConfig+0x27e>
 8003442:	2302      	movs	r3, #2
 8003444:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003448:	e069      	b.n	800351e <UART_SetConfig+0x27e>
 800344a:	2304      	movs	r3, #4
 800344c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003450:	e065      	b.n	800351e <UART_SetConfig+0x27e>
 8003452:	2308      	movs	r3, #8
 8003454:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003458:	e061      	b.n	800351e <UART_SetConfig+0x27e>
 800345a:	2310      	movs	r3, #16
 800345c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003460:	e05d      	b.n	800351e <UART_SetConfig+0x27e>
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a4b      	ldr	r2, [pc, #300]	; (8003594 <UART_SetConfig+0x2f4>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d125      	bne.n	80034b8 <UART_SetConfig+0x218>
 800346c:	4b46      	ldr	r3, [pc, #280]	; (8003588 <UART_SetConfig+0x2e8>)
 800346e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003472:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003476:	2bc0      	cmp	r3, #192	; 0xc0
 8003478:	d016      	beq.n	80034a8 <UART_SetConfig+0x208>
 800347a:	2bc0      	cmp	r3, #192	; 0xc0
 800347c:	d818      	bhi.n	80034b0 <UART_SetConfig+0x210>
 800347e:	2b80      	cmp	r3, #128	; 0x80
 8003480:	d00a      	beq.n	8003498 <UART_SetConfig+0x1f8>
 8003482:	2b80      	cmp	r3, #128	; 0x80
 8003484:	d814      	bhi.n	80034b0 <UART_SetConfig+0x210>
 8003486:	2b00      	cmp	r3, #0
 8003488:	d002      	beq.n	8003490 <UART_SetConfig+0x1f0>
 800348a:	2b40      	cmp	r3, #64	; 0x40
 800348c:	d008      	beq.n	80034a0 <UART_SetConfig+0x200>
 800348e:	e00f      	b.n	80034b0 <UART_SetConfig+0x210>
 8003490:	2300      	movs	r3, #0
 8003492:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003496:	e042      	b.n	800351e <UART_SetConfig+0x27e>
 8003498:	2302      	movs	r3, #2
 800349a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800349e:	e03e      	b.n	800351e <UART_SetConfig+0x27e>
 80034a0:	2304      	movs	r3, #4
 80034a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034a6:	e03a      	b.n	800351e <UART_SetConfig+0x27e>
 80034a8:	2308      	movs	r3, #8
 80034aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034ae:	e036      	b.n	800351e <UART_SetConfig+0x27e>
 80034b0:	2310      	movs	r3, #16
 80034b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034b6:	e032      	b.n	800351e <UART_SetConfig+0x27e>
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a30      	ldr	r2, [pc, #192]	; (8003580 <UART_SetConfig+0x2e0>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d12a      	bne.n	8003518 <UART_SetConfig+0x278>
 80034c2:	4b31      	ldr	r3, [pc, #196]	; (8003588 <UART_SetConfig+0x2e8>)
 80034c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034d0:	d01a      	beq.n	8003508 <UART_SetConfig+0x268>
 80034d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034d6:	d81b      	bhi.n	8003510 <UART_SetConfig+0x270>
 80034d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034dc:	d00c      	beq.n	80034f8 <UART_SetConfig+0x258>
 80034de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034e2:	d815      	bhi.n	8003510 <UART_SetConfig+0x270>
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d003      	beq.n	80034f0 <UART_SetConfig+0x250>
 80034e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034ec:	d008      	beq.n	8003500 <UART_SetConfig+0x260>
 80034ee:	e00f      	b.n	8003510 <UART_SetConfig+0x270>
 80034f0:	2300      	movs	r3, #0
 80034f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034f6:	e012      	b.n	800351e <UART_SetConfig+0x27e>
 80034f8:	2302      	movs	r3, #2
 80034fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034fe:	e00e      	b.n	800351e <UART_SetConfig+0x27e>
 8003500:	2304      	movs	r3, #4
 8003502:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003506:	e00a      	b.n	800351e <UART_SetConfig+0x27e>
 8003508:	2308      	movs	r3, #8
 800350a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800350e:	e006      	b.n	800351e <UART_SetConfig+0x27e>
 8003510:	2310      	movs	r3, #16
 8003512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003516:	e002      	b.n	800351e <UART_SetConfig+0x27e>
 8003518:	2310      	movs	r3, #16
 800351a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a17      	ldr	r2, [pc, #92]	; (8003580 <UART_SetConfig+0x2e0>)
 8003524:	4293      	cmp	r3, r2
 8003526:	f040 80a8 	bne.w	800367a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800352a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800352e:	2b08      	cmp	r3, #8
 8003530:	d834      	bhi.n	800359c <UART_SetConfig+0x2fc>
 8003532:	a201      	add	r2, pc, #4	; (adr r2, 8003538 <UART_SetConfig+0x298>)
 8003534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003538:	0800355d 	.word	0x0800355d
 800353c:	0800359d 	.word	0x0800359d
 8003540:	08003565 	.word	0x08003565
 8003544:	0800359d 	.word	0x0800359d
 8003548:	0800356b 	.word	0x0800356b
 800354c:	0800359d 	.word	0x0800359d
 8003550:	0800359d 	.word	0x0800359d
 8003554:	0800359d 	.word	0x0800359d
 8003558:	08003573 	.word	0x08003573
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800355c:	f7ff faa6 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 8003560:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003562:	e021      	b.n	80035a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003564:	4b0c      	ldr	r3, [pc, #48]	; (8003598 <UART_SetConfig+0x2f8>)
 8003566:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003568:	e01e      	b.n	80035a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800356a:	f7ff fa31 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 800356e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003570:	e01a      	b.n	80035a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003572:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003576:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003578:	e016      	b.n	80035a8 <UART_SetConfig+0x308>
 800357a:	bf00      	nop
 800357c:	cfff69f3 	.word	0xcfff69f3
 8003580:	40008000 	.word	0x40008000
 8003584:	40013800 	.word	0x40013800
 8003588:	40021000 	.word	0x40021000
 800358c:	40004400 	.word	0x40004400
 8003590:	40004800 	.word	0x40004800
 8003594:	40004c00 	.word	0x40004c00
 8003598:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800359c:	2300      	movs	r3, #0
 800359e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80035a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80035a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f000 812a 	beq.w	8003804 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b4:	4a9e      	ldr	r2, [pc, #632]	; (8003830 <UART_SetConfig+0x590>)
 80035b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035ba:	461a      	mov	r2, r3
 80035bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035be:	fbb3 f3f2 	udiv	r3, r3, r2
 80035c2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	4613      	mov	r3, r2
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	4413      	add	r3, r2
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d305      	bcc.n	80035e0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d903      	bls.n	80035e8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80035e6:	e10d      	b.n	8003804 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ea:	2200      	movs	r2, #0
 80035ec:	60bb      	str	r3, [r7, #8]
 80035ee:	60fa      	str	r2, [r7, #12]
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	4a8e      	ldr	r2, [pc, #568]	; (8003830 <UART_SetConfig+0x590>)
 80035f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2200      	movs	r2, #0
 80035fe:	603b      	str	r3, [r7, #0]
 8003600:	607a      	str	r2, [r7, #4]
 8003602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003606:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800360a:	f7fc fe59 	bl	80002c0 <__aeabi_uldivmod>
 800360e:	4602      	mov	r2, r0
 8003610:	460b      	mov	r3, r1
 8003612:	4610      	mov	r0, r2
 8003614:	4619      	mov	r1, r3
 8003616:	f04f 0200 	mov.w	r2, #0
 800361a:	f04f 0300 	mov.w	r3, #0
 800361e:	020b      	lsls	r3, r1, #8
 8003620:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003624:	0202      	lsls	r2, r0, #8
 8003626:	6979      	ldr	r1, [r7, #20]
 8003628:	6849      	ldr	r1, [r1, #4]
 800362a:	0849      	lsrs	r1, r1, #1
 800362c:	2000      	movs	r0, #0
 800362e:	460c      	mov	r4, r1
 8003630:	4605      	mov	r5, r0
 8003632:	eb12 0804 	adds.w	r8, r2, r4
 8003636:	eb43 0905 	adc.w	r9, r3, r5
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	469a      	mov	sl, r3
 8003642:	4693      	mov	fp, r2
 8003644:	4652      	mov	r2, sl
 8003646:	465b      	mov	r3, fp
 8003648:	4640      	mov	r0, r8
 800364a:	4649      	mov	r1, r9
 800364c:	f7fc fe38 	bl	80002c0 <__aeabi_uldivmod>
 8003650:	4602      	mov	r2, r0
 8003652:	460b      	mov	r3, r1
 8003654:	4613      	mov	r3, r2
 8003656:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003658:	6a3b      	ldr	r3, [r7, #32]
 800365a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800365e:	d308      	bcc.n	8003672 <UART_SetConfig+0x3d2>
 8003660:	6a3b      	ldr	r3, [r7, #32]
 8003662:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003666:	d204      	bcs.n	8003672 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6a3a      	ldr	r2, [r7, #32]
 800366e:	60da      	str	r2, [r3, #12]
 8003670:	e0c8      	b.n	8003804 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003678:	e0c4      	b.n	8003804 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	69db      	ldr	r3, [r3, #28]
 800367e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003682:	d167      	bne.n	8003754 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003684:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003688:	2b08      	cmp	r3, #8
 800368a:	d828      	bhi.n	80036de <UART_SetConfig+0x43e>
 800368c:	a201      	add	r2, pc, #4	; (adr r2, 8003694 <UART_SetConfig+0x3f4>)
 800368e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003692:	bf00      	nop
 8003694:	080036b9 	.word	0x080036b9
 8003698:	080036c1 	.word	0x080036c1
 800369c:	080036c9 	.word	0x080036c9
 80036a0:	080036df 	.word	0x080036df
 80036a4:	080036cf 	.word	0x080036cf
 80036a8:	080036df 	.word	0x080036df
 80036ac:	080036df 	.word	0x080036df
 80036b0:	080036df 	.word	0x080036df
 80036b4:	080036d7 	.word	0x080036d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036b8:	f7ff f9f8 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 80036bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036be:	e014      	b.n	80036ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036c0:	f7ff fa0a 	bl	8002ad8 <HAL_RCC_GetPCLK2Freq>
 80036c4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036c6:	e010      	b.n	80036ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036c8:	4b5a      	ldr	r3, [pc, #360]	; (8003834 <UART_SetConfig+0x594>)
 80036ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036cc:	e00d      	b.n	80036ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036ce:	f7ff f97f 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 80036d2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036d4:	e009      	b.n	80036ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036dc:	e005      	b.n	80036ea <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80036e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f000 8089 	beq.w	8003804 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f6:	4a4e      	ldr	r2, [pc, #312]	; (8003830 <UART_SetConfig+0x590>)
 80036f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036fc:	461a      	mov	r2, r3
 80036fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003700:	fbb3 f3f2 	udiv	r3, r3, r2
 8003704:	005a      	lsls	r2, r3, #1
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	085b      	lsrs	r3, r3, #1
 800370c:	441a      	add	r2, r3
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	fbb2 f3f3 	udiv	r3, r2, r3
 8003716:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003718:	6a3b      	ldr	r3, [r7, #32]
 800371a:	2b0f      	cmp	r3, #15
 800371c:	d916      	bls.n	800374c <UART_SetConfig+0x4ac>
 800371e:	6a3b      	ldr	r3, [r7, #32]
 8003720:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003724:	d212      	bcs.n	800374c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003726:	6a3b      	ldr	r3, [r7, #32]
 8003728:	b29b      	uxth	r3, r3
 800372a:	f023 030f 	bic.w	r3, r3, #15
 800372e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003730:	6a3b      	ldr	r3, [r7, #32]
 8003732:	085b      	lsrs	r3, r3, #1
 8003734:	b29b      	uxth	r3, r3
 8003736:	f003 0307 	and.w	r3, r3, #7
 800373a:	b29a      	uxth	r2, r3
 800373c:	8bfb      	ldrh	r3, [r7, #30]
 800373e:	4313      	orrs	r3, r2
 8003740:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	8bfa      	ldrh	r2, [r7, #30]
 8003748:	60da      	str	r2, [r3, #12]
 800374a:	e05b      	b.n	8003804 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003752:	e057      	b.n	8003804 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003754:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003758:	2b08      	cmp	r3, #8
 800375a:	d828      	bhi.n	80037ae <UART_SetConfig+0x50e>
 800375c:	a201      	add	r2, pc, #4	; (adr r2, 8003764 <UART_SetConfig+0x4c4>)
 800375e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003762:	bf00      	nop
 8003764:	08003789 	.word	0x08003789
 8003768:	08003791 	.word	0x08003791
 800376c:	08003799 	.word	0x08003799
 8003770:	080037af 	.word	0x080037af
 8003774:	0800379f 	.word	0x0800379f
 8003778:	080037af 	.word	0x080037af
 800377c:	080037af 	.word	0x080037af
 8003780:	080037af 	.word	0x080037af
 8003784:	080037a7 	.word	0x080037a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003788:	f7ff f990 	bl	8002aac <HAL_RCC_GetPCLK1Freq>
 800378c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800378e:	e014      	b.n	80037ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003790:	f7ff f9a2 	bl	8002ad8 <HAL_RCC_GetPCLK2Freq>
 8003794:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003796:	e010      	b.n	80037ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003798:	4b26      	ldr	r3, [pc, #152]	; (8003834 <UART_SetConfig+0x594>)
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800379c:	e00d      	b.n	80037ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800379e:	f7ff f917 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 80037a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80037a4:	e009      	b.n	80037ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80037ac:	e005      	b.n	80037ba <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80037b8:	bf00      	nop
    }

    if (pclk != 0U)
 80037ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d021      	beq.n	8003804 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	4a1a      	ldr	r2, [pc, #104]	; (8003830 <UART_SetConfig+0x590>)
 80037c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037ca:	461a      	mov	r2, r3
 80037cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	085b      	lsrs	r3, r3, #1
 80037d8:	441a      	add	r2, r3
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037e4:	6a3b      	ldr	r3, [r7, #32]
 80037e6:	2b0f      	cmp	r3, #15
 80037e8:	d909      	bls.n	80037fe <UART_SetConfig+0x55e>
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037f0:	d205      	bcs.n	80037fe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	60da      	str	r2, [r3, #12]
 80037fc:	e002      	b.n	8003804 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	2201      	movs	r2, #1
 8003808:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	2201      	movs	r2, #1
 8003810:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	2200      	movs	r2, #0
 8003818:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	2200      	movs	r2, #0
 800381e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003820:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003824:	4618      	mov	r0, r3
 8003826:	3730      	adds	r7, #48	; 0x30
 8003828:	46bd      	mov	sp, r7
 800382a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800382e:	bf00      	nop
 8003830:	0800545c 	.word	0x0800545c
 8003834:	00f42400 	.word	0x00f42400

08003838 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003844:	f003 0308 	and.w	r3, r3, #8
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00a      	beq.n	8003862 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00a      	beq.n	8003884 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00a      	beq.n	80038a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	430a      	orrs	r2, r1
 80038a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038aa:	f003 0304 	and.w	r3, r3, #4
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00a      	beq.n	80038c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	430a      	orrs	r2, r1
 80038c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038cc:	f003 0310 	and.w	r3, r3, #16
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d00a      	beq.n	80038ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	430a      	orrs	r2, r1
 80038e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ee:	f003 0320 	and.w	r3, r3, #32
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d00a      	beq.n	800390c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003914:	2b00      	cmp	r3, #0
 8003916:	d01a      	beq.n	800394e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	430a      	orrs	r2, r1
 800392c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003932:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003936:	d10a      	bne.n	800394e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00a      	beq.n	8003970 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	605a      	str	r2, [r3, #4]
  }
}
 8003970:	bf00      	nop
 8003972:	370c      	adds	r7, #12
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b098      	sub	sp, #96	; 0x60
 8003980:	af02      	add	r7, sp, #8
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800398c:	f7fd fd6e 	bl	800146c <HAL_GetTick>
 8003990:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	2b08      	cmp	r3, #8
 800399e:	d12f      	bne.n	8003a00 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039a8:	2200      	movs	r2, #0
 80039aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 f88e 	bl	8003ad0 <UART_WaitOnFlagUntilTimeout>
 80039b4:	4603      	mov	r3, r0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d022      	beq.n	8003a00 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039c2:	e853 3f00 	ldrex	r3, [r3]
 80039c6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80039c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039ce:	653b      	str	r3, [r7, #80]	; 0x50
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	461a      	mov	r2, r3
 80039d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039d8:	647b      	str	r3, [r7, #68]	; 0x44
 80039da:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039dc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80039de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039e0:	e841 2300 	strex	r3, r2, [r1]
 80039e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80039e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1e6      	bne.n	80039ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2220      	movs	r2, #32
 80039f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e063      	b.n	8003ac8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0304 	and.w	r3, r3, #4
 8003a0a:	2b04      	cmp	r3, #4
 8003a0c:	d149      	bne.n	8003aa2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a0e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a16:	2200      	movs	r2, #0
 8003a18:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 f857 	bl	8003ad0 <UART_WaitOnFlagUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d03c      	beq.n	8003aa2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a30:	e853 3f00 	ldrex	r3, [r3]
 8003a34:	623b      	str	r3, [r7, #32]
   return(result);
 8003a36:	6a3b      	ldr	r3, [r7, #32]
 8003a38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a46:	633b      	str	r3, [r7, #48]	; 0x30
 8003a48:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a4e:	e841 2300 	strex	r3, r2, [r1]
 8003a52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1e6      	bne.n	8003a28 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3308      	adds	r3, #8
 8003a60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	e853 3f00 	ldrex	r3, [r3]
 8003a68:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f023 0301 	bic.w	r3, r3, #1
 8003a70:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	3308      	adds	r3, #8
 8003a78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a7a:	61fa      	str	r2, [r7, #28]
 8003a7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a7e:	69b9      	ldr	r1, [r7, #24]
 8003a80:	69fa      	ldr	r2, [r7, #28]
 8003a82:	e841 2300 	strex	r3, r2, [r1]
 8003a86:	617b      	str	r3, [r7, #20]
   return(result);
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1e5      	bne.n	8003a5a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2220      	movs	r2, #32
 8003a92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e012      	b.n	8003ac8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2220      	movs	r2, #32
 8003aa6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2220      	movs	r2, #32
 8003aae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3758      	adds	r7, #88	; 0x58
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	603b      	str	r3, [r7, #0]
 8003adc:	4613      	mov	r3, r2
 8003ade:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ae0:	e04f      	b.n	8003b82 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ae8:	d04b      	beq.n	8003b82 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aea:	f7fd fcbf 	bl	800146c <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d302      	bcc.n	8003b00 <UART_WaitOnFlagUntilTimeout+0x30>
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e04e      	b.n	8003ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0304 	and.w	r3, r3, #4
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d037      	beq.n	8003b82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	2b80      	cmp	r3, #128	; 0x80
 8003b16:	d034      	beq.n	8003b82 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	2b40      	cmp	r3, #64	; 0x40
 8003b1c:	d031      	beq.n	8003b82 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	69db      	ldr	r3, [r3, #28]
 8003b24:	f003 0308 	and.w	r3, r3, #8
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d110      	bne.n	8003b4e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2208      	movs	r2, #8
 8003b32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b34:	68f8      	ldr	r0, [r7, #12]
 8003b36:	f000 f920 	bl	8003d7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2208      	movs	r2, #8
 8003b3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e029      	b.n	8003ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b5c:	d111      	bne.n	8003b82 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 f906 	bl	8003d7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2220      	movs	r2, #32
 8003b72:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e00f      	b.n	8003ba2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	69da      	ldr	r2, [r3, #28]
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	bf0c      	ite	eq
 8003b92:	2301      	moveq	r3, #1
 8003b94:	2300      	movne	r3, #0
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	461a      	mov	r2, r3
 8003b9a:	79fb      	ldrb	r3, [r7, #7]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d0a0      	beq.n	8003ae2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3710      	adds	r7, #16
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
	...

08003bac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b096      	sub	sp, #88	; 0x58
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	88fa      	ldrh	r2, [r7, #6]
 8003bc4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2222      	movs	r2, #34	; 0x22
 8003bd4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  if (huart->hdmarx != NULL)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d02d      	beq.n	8003c3e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003be8:	4a40      	ldr	r2, [pc, #256]	; (8003cec <UART_Start_Receive_DMA+0x140>)
 8003bea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bf2:	4a3f      	ldr	r2, [pc, #252]	; (8003cf0 <UART_Start_Receive_DMA+0x144>)
 8003bf4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bfc:	4a3d      	ldr	r2, [pc, #244]	; (8003cf4 <UART_Start_Receive_DMA+0x148>)
 8003bfe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c06:	2200      	movs	r2, #0
 8003c08:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	3324      	adds	r3, #36	; 0x24
 8003c16:	4619      	mov	r1, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	88fb      	ldrh	r3, [r7, #6]
 8003c20:	f7fd fe0a 	bl	8001838 <HAL_DMA_Start_IT>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d009      	beq.n	8003c3e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2210      	movs	r2, #16
 8003c2e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2220      	movs	r2, #32
 8003c36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e051      	b.n	8003ce2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d018      	beq.n	8003c78 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c4e:	e853 3f00 	ldrex	r3, [r3]
 8003c52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c5a:	657b      	str	r3, [r7, #84]	; 0x54
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	461a      	mov	r2, r3
 8003c62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c64:	64bb      	str	r3, [r7, #72]	; 0x48
 8003c66:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c68:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003c6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c6c:	e841 2300 	strex	r3, r2, [r1]
 8003c70:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003c72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1e6      	bne.n	8003c46 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	3308      	adds	r3, #8
 8003c7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c82:	e853 3f00 	ldrex	r3, [r3]
 8003c86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8a:	f043 0301 	orr.w	r3, r3, #1
 8003c8e:	653b      	str	r3, [r7, #80]	; 0x50
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	3308      	adds	r3, #8
 8003c96:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003c98:	637a      	str	r2, [r7, #52]	; 0x34
 8003c9a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c9e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ca0:	e841 2300 	strex	r3, r2, [r1]
 8003ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1e5      	bne.n	8003c78 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	3308      	adds	r3, #8
 8003cb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	e853 3f00 	ldrex	r3, [r3]
 8003cba:	613b      	str	r3, [r7, #16]
   return(result);
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	3308      	adds	r3, #8
 8003cca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003ccc:	623a      	str	r2, [r7, #32]
 8003cce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd0:	69f9      	ldr	r1, [r7, #28]
 8003cd2:	6a3a      	ldr	r2, [r7, #32]
 8003cd4:	e841 2300 	strex	r3, r2, [r1]
 8003cd8:	61bb      	str	r3, [r7, #24]
   return(result);
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d1e5      	bne.n	8003cac <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3758      	adds	r7, #88	; 0x58
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	08003efd 	.word	0x08003efd
 8003cf0:	08004029 	.word	0x08004029
 8003cf4:	08004067 	.word	0x08004067

08003cf8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b08f      	sub	sp, #60	; 0x3c
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d06:	6a3b      	ldr	r3, [r7, #32]
 8003d08:	e853 3f00 	ldrex	r3, [r3]
 8003d0c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003d14:	637b      	str	r3, [r7, #52]	; 0x34
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d20:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d22:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d26:	e841 2300 	strex	r3, r2, [r1]
 8003d2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1e6      	bne.n	8003d00 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	3308      	adds	r3, #8
 8003d38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	e853 3f00 	ldrex	r3, [r3]
 8003d40:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003d48:	633b      	str	r3, [r7, #48]	; 0x30
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	3308      	adds	r3, #8
 8003d50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d52:	61ba      	str	r2, [r7, #24]
 8003d54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d56:	6979      	ldr	r1, [r7, #20]
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	e841 2300 	strex	r3, r2, [r1]
 8003d5e:	613b      	str	r3, [r7, #16]
   return(result);
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d1e5      	bne.n	8003d32 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8003d6e:	bf00      	nop
 8003d70:	373c      	adds	r7, #60	; 0x3c
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b095      	sub	sp, #84	; 0x54
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d8a:	e853 3f00 	ldrex	r3, [r3]
 8003d8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003da0:	643b      	str	r3, [r7, #64]	; 0x40
 8003da2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003da6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003da8:	e841 2300 	strex	r3, r2, [r1]
 8003dac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1e6      	bne.n	8003d82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	3308      	adds	r3, #8
 8003dba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dbc:	6a3b      	ldr	r3, [r7, #32]
 8003dbe:	e853 3f00 	ldrex	r3, [r3]
 8003dc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dca:	f023 0301 	bic.w	r3, r3, #1
 8003dce:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	3308      	adds	r3, #8
 8003dd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003dd8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003dda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ddc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003de0:	e841 2300 	strex	r3, r2, [r1]
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1e3      	bne.n	8003db4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d118      	bne.n	8003e26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	e853 3f00 	ldrex	r3, [r3]
 8003e00:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	f023 0310 	bic.w	r3, r3, #16
 8003e08:	647b      	str	r3, [r7, #68]	; 0x44
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e12:	61bb      	str	r3, [r7, #24]
 8003e14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e16:	6979      	ldr	r1, [r7, #20]
 8003e18:	69ba      	ldr	r2, [r7, #24]
 8003e1a:	e841 2300 	strex	r3, r2, [r1]
 8003e1e:	613b      	str	r3, [r7, #16]
   return(result);
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1e6      	bne.n	8003df4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003e3a:	bf00      	nop
 8003e3c:	3754      	adds	r7, #84	; 0x54
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b090      	sub	sp, #64	; 0x40
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e52:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0320 	and.w	r3, r3, #32
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d137      	bne.n	8003ed2 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8003e62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e64:	2200      	movs	r2, #0
 8003e66:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003e6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	3308      	adds	r3, #8
 8003e70:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e74:	e853 3f00 	ldrex	r3, [r3]
 8003e78:	623b      	str	r3, [r7, #32]
   return(result);
 8003e7a:	6a3b      	ldr	r3, [r7, #32]
 8003e7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e80:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	3308      	adds	r3, #8
 8003e88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e8a:	633a      	str	r2, [r7, #48]	; 0x30
 8003e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003e90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e92:	e841 2300 	strex	r3, r2, [r1]
 8003e96:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1e5      	bne.n	8003e6a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	e853 3f00 	ldrex	r3, [r3]
 8003eaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eb2:	637b      	str	r3, [r7, #52]	; 0x34
 8003eb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	461a      	mov	r2, r3
 8003eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ebc:	61fb      	str	r3, [r7, #28]
 8003ebe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec0:	69b9      	ldr	r1, [r7, #24]
 8003ec2:	69fa      	ldr	r2, [r7, #28]
 8003ec4:	e841 2300 	strex	r3, r2, [r1]
 8003ec8:	617b      	str	r3, [r7, #20]
   return(result);
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d1e6      	bne.n	8003e9e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003ed0:	e002      	b.n	8003ed8 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8003ed2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003ed4:	f7ff f9b2 	bl	800323c <HAL_UART_TxCpltCallback>
}
 8003ed8:	bf00      	nop
 8003eda:	3740      	adds	r7, #64	; 0x40
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eec:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f7ff f9ae 	bl	8003250 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ef4:	bf00      	nop
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b09c      	sub	sp, #112	; 0x70
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f08:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0320 	and.w	r3, r3, #32
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d171      	bne.n	8003ffc <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8003f18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f28:	e853 3f00 	ldrex	r3, [r3]
 8003f2c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f34:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f3e:	65bb      	str	r3, [r7, #88]	; 0x58
 8003f40:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f42:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003f44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003f46:	e841 2300 	strex	r3, r2, [r1]
 8003f4a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d1e6      	bne.n	8003f20 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	3308      	adds	r3, #8
 8003f58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f5c:	e853 3f00 	ldrex	r3, [r3]
 8003f60:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f64:	f023 0301 	bic.w	r3, r3, #1
 8003f68:	667b      	str	r3, [r7, #100]	; 0x64
 8003f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3308      	adds	r3, #8
 8003f70:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003f72:	647a      	str	r2, [r7, #68]	; 0x44
 8003f74:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f76:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f7a:	e841 2300 	strex	r3, r2, [r1]
 8003f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1e5      	bne.n	8003f52 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	3308      	adds	r3, #8
 8003f8c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f90:	e853 3f00 	ldrex	r3, [r3]
 8003f94:	623b      	str	r3, [r7, #32]
   return(result);
 8003f96:	6a3b      	ldr	r3, [r7, #32]
 8003f98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f9c:	663b      	str	r3, [r7, #96]	; 0x60
 8003f9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	3308      	adds	r3, #8
 8003fa4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003fa6:	633a      	str	r2, [r7, #48]	; 0x30
 8003fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003faa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003fac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fae:	e841 2300 	strex	r3, r2, [r1]
 8003fb2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1e5      	bne.n	8003f86 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003fba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d118      	bne.n	8003ffc <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	e853 3f00 	ldrex	r3, [r3]
 8003fd6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f023 0310 	bic.w	r3, r3, #16
 8003fde:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003fe0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fe8:	61fb      	str	r3, [r7, #28]
 8003fea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fec:	69b9      	ldr	r1, [r7, #24]
 8003fee:	69fa      	ldr	r2, [r7, #28]
 8003ff0:	e841 2300 	strex	r3, r2, [r1]
 8003ff4:	617b      	str	r3, [r7, #20]
   return(result);
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1e6      	bne.n	8003fca <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ffe:	2200      	movs	r2, #0
 8004000:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004004:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004006:	2b01      	cmp	r3, #1
 8004008:	d107      	bne.n	800401a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800400a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800400c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004010:	4619      	mov	r1, r3
 8004012:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004014:	f7fc fcee 	bl	80009f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004018:	e002      	b.n	8004020 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800401a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800401c:	f7ff f922 	bl	8003264 <HAL_UART_RxCpltCallback>
}
 8004020:	bf00      	nop
 8004022:	3770      	adds	r7, #112	; 0x70
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004034:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2201      	movs	r2, #1
 800403a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004040:	2b01      	cmp	r3, #1
 8004042:	d109      	bne.n	8004058 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800404a:	085b      	lsrs	r3, r3, #1
 800404c:	b29b      	uxth	r3, r3
 800404e:	4619      	mov	r1, r3
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f7fc fccf 	bl	80009f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004056:	e002      	b.n	800405e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f7ff f90d 	bl	8003278 <HAL_UART_RxHalfCpltCallback>
}
 800405e:	bf00      	nop
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b086      	sub	sp, #24
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004072:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800407a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004082:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800408e:	2b80      	cmp	r3, #128	; 0x80
 8004090:	d109      	bne.n	80040a6 <UART_DMAError+0x40>
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	2b21      	cmp	r3, #33	; 0x21
 8004096:	d106      	bne.n	80040a6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	2200      	movs	r2, #0
 800409c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80040a0:	6978      	ldr	r0, [r7, #20]
 80040a2:	f7ff fe29 	bl	8003cf8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040b0:	2b40      	cmp	r3, #64	; 0x40
 80040b2:	d109      	bne.n	80040c8 <UART_DMAError+0x62>
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b22      	cmp	r3, #34	; 0x22
 80040b8:	d106      	bne.n	80040c8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	2200      	movs	r2, #0
 80040be:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80040c2:	6978      	ldr	r0, [r7, #20]
 80040c4:	f7ff fe59 	bl	8003d7a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ce:	f043 0210 	orr.w	r2, r3, #16
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040d8:	6978      	ldr	r0, [r7, #20]
 80040da:	f7ff f8d7 	bl	800328c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040de:	bf00      	nop
 80040e0:	3718      	adds	r7, #24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b085      	sub	sp, #20
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d101      	bne.n	80040fc <HAL_UARTEx_DisableFifoMode+0x16>
 80040f8:	2302      	movs	r3, #2
 80040fa:	e027      	b.n	800414c <HAL_UARTEx_DisableFifoMode+0x66>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2224      	movs	r2, #36	; 0x24
 8004108:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0201 	bic.w	r2, r2, #1
 8004122:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800412a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2220      	movs	r2, #32
 800413e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3714      	adds	r7, #20
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004168:	2b01      	cmp	r3, #1
 800416a:	d101      	bne.n	8004170 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800416c:	2302      	movs	r3, #2
 800416e:	e02d      	b.n	80041cc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2224      	movs	r2, #36	; 0x24
 800417c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0201 	bic.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	430a      	orrs	r2, r1
 80041aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 f8a3 	bl	80042f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2220      	movs	r2, #32
 80041be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d101      	bne.n	80041ec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80041e8:	2302      	movs	r3, #2
 80041ea:	e02d      	b.n	8004248 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2224      	movs	r2, #36	; 0x24
 80041f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 0201 	bic.w	r2, r2, #1
 8004212:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f865 	bl	80042f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2220      	movs	r2, #32
 800423a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}

08004250 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b08c      	sub	sp, #48	; 0x30
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	4613      	mov	r3, r2
 800425c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004264:	2b20      	cmp	r3, #32
 8004266:	d142      	bne.n	80042ee <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d002      	beq.n	8004274 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800426e:	88fb      	ldrh	r3, [r7, #6]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d101      	bne.n	8004278 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e03b      	b.n	80042f0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2201      	movs	r2, #1
 800427c:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004284:	88fb      	ldrh	r3, [r7, #6]
 8004286:	461a      	mov	r2, r3
 8004288:	68b9      	ldr	r1, [r7, #8]
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	f7ff fc8e 	bl	8003bac <UART_Start_Receive_DMA>
 8004290:	4603      	mov	r3, r0
 8004292:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004296:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800429a:	2b00      	cmp	r3, #0
 800429c:	d124      	bne.n	80042e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d11d      	bne.n	80042e2 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2210      	movs	r2, #16
 80042ac:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	e853 3f00 	ldrex	r3, [r3]
 80042ba:	617b      	str	r3, [r7, #20]
   return(result);
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	f043 0310 	orr.w	r3, r3, #16
 80042c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	461a      	mov	r2, r3
 80042ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
 80042ce:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d0:	6a39      	ldr	r1, [r7, #32]
 80042d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042d4:	e841 2300 	strex	r3, r2, [r1]
 80042d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d1e6      	bne.n	80042ae <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80042e0:	e002      	b.n	80042e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80042e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80042ec:	e000      	b.n	80042f0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80042ee:	2302      	movs	r3, #2
  }
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3730      	adds	r7, #48	; 0x30
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b085      	sub	sp, #20
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004304:	2b00      	cmp	r3, #0
 8004306:	d108      	bne.n	800431a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004318:	e031      	b.n	800437e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800431a:	2308      	movs	r3, #8
 800431c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800431e:	2308      	movs	r3, #8
 8004320:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	0e5b      	lsrs	r3, r3, #25
 800432a:	b2db      	uxtb	r3, r3
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	0f5b      	lsrs	r3, r3, #29
 800433a:	b2db      	uxtb	r3, r3
 800433c:	f003 0307 	and.w	r3, r3, #7
 8004340:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004342:	7bbb      	ldrb	r3, [r7, #14]
 8004344:	7b3a      	ldrb	r2, [r7, #12]
 8004346:	4911      	ldr	r1, [pc, #68]	; (800438c <UARTEx_SetNbDataToProcess+0x94>)
 8004348:	5c8a      	ldrb	r2, [r1, r2]
 800434a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800434e:	7b3a      	ldrb	r2, [r7, #12]
 8004350:	490f      	ldr	r1, [pc, #60]	; (8004390 <UARTEx_SetNbDataToProcess+0x98>)
 8004352:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004354:	fb93 f3f2 	sdiv	r3, r3, r2
 8004358:	b29a      	uxth	r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004360:	7bfb      	ldrb	r3, [r7, #15]
 8004362:	7b7a      	ldrb	r2, [r7, #13]
 8004364:	4909      	ldr	r1, [pc, #36]	; (800438c <UARTEx_SetNbDataToProcess+0x94>)
 8004366:	5c8a      	ldrb	r2, [r1, r2]
 8004368:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800436c:	7b7a      	ldrb	r2, [r7, #13]
 800436e:	4908      	ldr	r1, [pc, #32]	; (8004390 <UARTEx_SetNbDataToProcess+0x98>)
 8004370:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004372:	fb93 f3f2 	sdiv	r3, r3, r2
 8004376:	b29a      	uxth	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800437e:	bf00      	nop
 8004380:	3714      	adds	r7, #20
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	08005474 	.word	0x08005474
 8004390:	0800547c 	.word	0x0800547c

08004394 <__errno>:
 8004394:	4b01      	ldr	r3, [pc, #4]	; (800439c <__errno+0x8>)
 8004396:	6818      	ldr	r0, [r3, #0]
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	2000010c 	.word	0x2000010c

080043a0 <__libc_init_array>:
 80043a0:	b570      	push	{r4, r5, r6, lr}
 80043a2:	4d0d      	ldr	r5, [pc, #52]	; (80043d8 <__libc_init_array+0x38>)
 80043a4:	4c0d      	ldr	r4, [pc, #52]	; (80043dc <__libc_init_array+0x3c>)
 80043a6:	1b64      	subs	r4, r4, r5
 80043a8:	10a4      	asrs	r4, r4, #2
 80043aa:	2600      	movs	r6, #0
 80043ac:	42a6      	cmp	r6, r4
 80043ae:	d109      	bne.n	80043c4 <__libc_init_array+0x24>
 80043b0:	4d0b      	ldr	r5, [pc, #44]	; (80043e0 <__libc_init_array+0x40>)
 80043b2:	4c0c      	ldr	r4, [pc, #48]	; (80043e4 <__libc_init_array+0x44>)
 80043b4:	f001 f824 	bl	8005400 <_init>
 80043b8:	1b64      	subs	r4, r4, r5
 80043ba:	10a4      	asrs	r4, r4, #2
 80043bc:	2600      	movs	r6, #0
 80043be:	42a6      	cmp	r6, r4
 80043c0:	d105      	bne.n	80043ce <__libc_init_array+0x2e>
 80043c2:	bd70      	pop	{r4, r5, r6, pc}
 80043c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80043c8:	4798      	blx	r3
 80043ca:	3601      	adds	r6, #1
 80043cc:	e7ee      	b.n	80043ac <__libc_init_array+0xc>
 80043ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80043d2:	4798      	blx	r3
 80043d4:	3601      	adds	r6, #1
 80043d6:	e7f2      	b.n	80043be <__libc_init_array+0x1e>
 80043d8:	08005524 	.word	0x08005524
 80043dc:	08005524 	.word	0x08005524
 80043e0:	08005524 	.word	0x08005524
 80043e4:	08005528 	.word	0x08005528

080043e8 <memset>:
 80043e8:	4402      	add	r2, r0
 80043ea:	4603      	mov	r3, r0
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d100      	bne.n	80043f2 <memset+0xa>
 80043f0:	4770      	bx	lr
 80043f2:	f803 1b01 	strb.w	r1, [r3], #1
 80043f6:	e7f9      	b.n	80043ec <memset+0x4>

080043f8 <iprintf>:
 80043f8:	b40f      	push	{r0, r1, r2, r3}
 80043fa:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <iprintf+0x2c>)
 80043fc:	b513      	push	{r0, r1, r4, lr}
 80043fe:	681c      	ldr	r4, [r3, #0]
 8004400:	b124      	cbz	r4, 800440c <iprintf+0x14>
 8004402:	69a3      	ldr	r3, [r4, #24]
 8004404:	b913      	cbnz	r3, 800440c <iprintf+0x14>
 8004406:	4620      	mov	r0, r4
 8004408:	f000 fa5e 	bl	80048c8 <__sinit>
 800440c:	ab05      	add	r3, sp, #20
 800440e:	9a04      	ldr	r2, [sp, #16]
 8004410:	68a1      	ldr	r1, [r4, #8]
 8004412:	9301      	str	r3, [sp, #4]
 8004414:	4620      	mov	r0, r4
 8004416:	f000 fc67 	bl	8004ce8 <_vfiprintf_r>
 800441a:	b002      	add	sp, #8
 800441c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004420:	b004      	add	sp, #16
 8004422:	4770      	bx	lr
 8004424:	2000010c 	.word	0x2000010c

08004428 <_puts_r>:
 8004428:	b570      	push	{r4, r5, r6, lr}
 800442a:	460e      	mov	r6, r1
 800442c:	4605      	mov	r5, r0
 800442e:	b118      	cbz	r0, 8004438 <_puts_r+0x10>
 8004430:	6983      	ldr	r3, [r0, #24]
 8004432:	b90b      	cbnz	r3, 8004438 <_puts_r+0x10>
 8004434:	f000 fa48 	bl	80048c8 <__sinit>
 8004438:	69ab      	ldr	r3, [r5, #24]
 800443a:	68ac      	ldr	r4, [r5, #8]
 800443c:	b913      	cbnz	r3, 8004444 <_puts_r+0x1c>
 800443e:	4628      	mov	r0, r5
 8004440:	f000 fa42 	bl	80048c8 <__sinit>
 8004444:	4b2c      	ldr	r3, [pc, #176]	; (80044f8 <_puts_r+0xd0>)
 8004446:	429c      	cmp	r4, r3
 8004448:	d120      	bne.n	800448c <_puts_r+0x64>
 800444a:	686c      	ldr	r4, [r5, #4]
 800444c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800444e:	07db      	lsls	r3, r3, #31
 8004450:	d405      	bmi.n	800445e <_puts_r+0x36>
 8004452:	89a3      	ldrh	r3, [r4, #12]
 8004454:	0598      	lsls	r0, r3, #22
 8004456:	d402      	bmi.n	800445e <_puts_r+0x36>
 8004458:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800445a:	f000 fad3 	bl	8004a04 <__retarget_lock_acquire_recursive>
 800445e:	89a3      	ldrh	r3, [r4, #12]
 8004460:	0719      	lsls	r1, r3, #28
 8004462:	d51d      	bpl.n	80044a0 <_puts_r+0x78>
 8004464:	6923      	ldr	r3, [r4, #16]
 8004466:	b1db      	cbz	r3, 80044a0 <_puts_r+0x78>
 8004468:	3e01      	subs	r6, #1
 800446a:	68a3      	ldr	r3, [r4, #8]
 800446c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004470:	3b01      	subs	r3, #1
 8004472:	60a3      	str	r3, [r4, #8]
 8004474:	bb39      	cbnz	r1, 80044c6 <_puts_r+0x9e>
 8004476:	2b00      	cmp	r3, #0
 8004478:	da38      	bge.n	80044ec <_puts_r+0xc4>
 800447a:	4622      	mov	r2, r4
 800447c:	210a      	movs	r1, #10
 800447e:	4628      	mov	r0, r5
 8004480:	f000 f848 	bl	8004514 <__swbuf_r>
 8004484:	3001      	adds	r0, #1
 8004486:	d011      	beq.n	80044ac <_puts_r+0x84>
 8004488:	250a      	movs	r5, #10
 800448a:	e011      	b.n	80044b0 <_puts_r+0x88>
 800448c:	4b1b      	ldr	r3, [pc, #108]	; (80044fc <_puts_r+0xd4>)
 800448e:	429c      	cmp	r4, r3
 8004490:	d101      	bne.n	8004496 <_puts_r+0x6e>
 8004492:	68ac      	ldr	r4, [r5, #8]
 8004494:	e7da      	b.n	800444c <_puts_r+0x24>
 8004496:	4b1a      	ldr	r3, [pc, #104]	; (8004500 <_puts_r+0xd8>)
 8004498:	429c      	cmp	r4, r3
 800449a:	bf08      	it	eq
 800449c:	68ec      	ldreq	r4, [r5, #12]
 800449e:	e7d5      	b.n	800444c <_puts_r+0x24>
 80044a0:	4621      	mov	r1, r4
 80044a2:	4628      	mov	r0, r5
 80044a4:	f000 f888 	bl	80045b8 <__swsetup_r>
 80044a8:	2800      	cmp	r0, #0
 80044aa:	d0dd      	beq.n	8004468 <_puts_r+0x40>
 80044ac:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80044b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044b2:	07da      	lsls	r2, r3, #31
 80044b4:	d405      	bmi.n	80044c2 <_puts_r+0x9a>
 80044b6:	89a3      	ldrh	r3, [r4, #12]
 80044b8:	059b      	lsls	r3, r3, #22
 80044ba:	d402      	bmi.n	80044c2 <_puts_r+0x9a>
 80044bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044be:	f000 faa2 	bl	8004a06 <__retarget_lock_release_recursive>
 80044c2:	4628      	mov	r0, r5
 80044c4:	bd70      	pop	{r4, r5, r6, pc}
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	da04      	bge.n	80044d4 <_puts_r+0xac>
 80044ca:	69a2      	ldr	r2, [r4, #24]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	dc06      	bgt.n	80044de <_puts_r+0xb6>
 80044d0:	290a      	cmp	r1, #10
 80044d2:	d004      	beq.n	80044de <_puts_r+0xb6>
 80044d4:	6823      	ldr	r3, [r4, #0]
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	6022      	str	r2, [r4, #0]
 80044da:	7019      	strb	r1, [r3, #0]
 80044dc:	e7c5      	b.n	800446a <_puts_r+0x42>
 80044de:	4622      	mov	r2, r4
 80044e0:	4628      	mov	r0, r5
 80044e2:	f000 f817 	bl	8004514 <__swbuf_r>
 80044e6:	3001      	adds	r0, #1
 80044e8:	d1bf      	bne.n	800446a <_puts_r+0x42>
 80044ea:	e7df      	b.n	80044ac <_puts_r+0x84>
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	250a      	movs	r5, #10
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	6022      	str	r2, [r4, #0]
 80044f4:	701d      	strb	r5, [r3, #0]
 80044f6:	e7db      	b.n	80044b0 <_puts_r+0x88>
 80044f8:	080054a8 	.word	0x080054a8
 80044fc:	080054c8 	.word	0x080054c8
 8004500:	08005488 	.word	0x08005488

08004504 <puts>:
 8004504:	4b02      	ldr	r3, [pc, #8]	; (8004510 <puts+0xc>)
 8004506:	4601      	mov	r1, r0
 8004508:	6818      	ldr	r0, [r3, #0]
 800450a:	f7ff bf8d 	b.w	8004428 <_puts_r>
 800450e:	bf00      	nop
 8004510:	2000010c 	.word	0x2000010c

08004514 <__swbuf_r>:
 8004514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004516:	460e      	mov	r6, r1
 8004518:	4614      	mov	r4, r2
 800451a:	4605      	mov	r5, r0
 800451c:	b118      	cbz	r0, 8004526 <__swbuf_r+0x12>
 800451e:	6983      	ldr	r3, [r0, #24]
 8004520:	b90b      	cbnz	r3, 8004526 <__swbuf_r+0x12>
 8004522:	f000 f9d1 	bl	80048c8 <__sinit>
 8004526:	4b21      	ldr	r3, [pc, #132]	; (80045ac <__swbuf_r+0x98>)
 8004528:	429c      	cmp	r4, r3
 800452a:	d12b      	bne.n	8004584 <__swbuf_r+0x70>
 800452c:	686c      	ldr	r4, [r5, #4]
 800452e:	69a3      	ldr	r3, [r4, #24]
 8004530:	60a3      	str	r3, [r4, #8]
 8004532:	89a3      	ldrh	r3, [r4, #12]
 8004534:	071a      	lsls	r2, r3, #28
 8004536:	d52f      	bpl.n	8004598 <__swbuf_r+0x84>
 8004538:	6923      	ldr	r3, [r4, #16]
 800453a:	b36b      	cbz	r3, 8004598 <__swbuf_r+0x84>
 800453c:	6923      	ldr	r3, [r4, #16]
 800453e:	6820      	ldr	r0, [r4, #0]
 8004540:	1ac0      	subs	r0, r0, r3
 8004542:	6963      	ldr	r3, [r4, #20]
 8004544:	b2f6      	uxtb	r6, r6
 8004546:	4283      	cmp	r3, r0
 8004548:	4637      	mov	r7, r6
 800454a:	dc04      	bgt.n	8004556 <__swbuf_r+0x42>
 800454c:	4621      	mov	r1, r4
 800454e:	4628      	mov	r0, r5
 8004550:	f000 f926 	bl	80047a0 <_fflush_r>
 8004554:	bb30      	cbnz	r0, 80045a4 <__swbuf_r+0x90>
 8004556:	68a3      	ldr	r3, [r4, #8]
 8004558:	3b01      	subs	r3, #1
 800455a:	60a3      	str	r3, [r4, #8]
 800455c:	6823      	ldr	r3, [r4, #0]
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	6022      	str	r2, [r4, #0]
 8004562:	701e      	strb	r6, [r3, #0]
 8004564:	6963      	ldr	r3, [r4, #20]
 8004566:	3001      	adds	r0, #1
 8004568:	4283      	cmp	r3, r0
 800456a:	d004      	beq.n	8004576 <__swbuf_r+0x62>
 800456c:	89a3      	ldrh	r3, [r4, #12]
 800456e:	07db      	lsls	r3, r3, #31
 8004570:	d506      	bpl.n	8004580 <__swbuf_r+0x6c>
 8004572:	2e0a      	cmp	r6, #10
 8004574:	d104      	bne.n	8004580 <__swbuf_r+0x6c>
 8004576:	4621      	mov	r1, r4
 8004578:	4628      	mov	r0, r5
 800457a:	f000 f911 	bl	80047a0 <_fflush_r>
 800457e:	b988      	cbnz	r0, 80045a4 <__swbuf_r+0x90>
 8004580:	4638      	mov	r0, r7
 8004582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004584:	4b0a      	ldr	r3, [pc, #40]	; (80045b0 <__swbuf_r+0x9c>)
 8004586:	429c      	cmp	r4, r3
 8004588:	d101      	bne.n	800458e <__swbuf_r+0x7a>
 800458a:	68ac      	ldr	r4, [r5, #8]
 800458c:	e7cf      	b.n	800452e <__swbuf_r+0x1a>
 800458e:	4b09      	ldr	r3, [pc, #36]	; (80045b4 <__swbuf_r+0xa0>)
 8004590:	429c      	cmp	r4, r3
 8004592:	bf08      	it	eq
 8004594:	68ec      	ldreq	r4, [r5, #12]
 8004596:	e7ca      	b.n	800452e <__swbuf_r+0x1a>
 8004598:	4621      	mov	r1, r4
 800459a:	4628      	mov	r0, r5
 800459c:	f000 f80c 	bl	80045b8 <__swsetup_r>
 80045a0:	2800      	cmp	r0, #0
 80045a2:	d0cb      	beq.n	800453c <__swbuf_r+0x28>
 80045a4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80045a8:	e7ea      	b.n	8004580 <__swbuf_r+0x6c>
 80045aa:	bf00      	nop
 80045ac:	080054a8 	.word	0x080054a8
 80045b0:	080054c8 	.word	0x080054c8
 80045b4:	08005488 	.word	0x08005488

080045b8 <__swsetup_r>:
 80045b8:	4b32      	ldr	r3, [pc, #200]	; (8004684 <__swsetup_r+0xcc>)
 80045ba:	b570      	push	{r4, r5, r6, lr}
 80045bc:	681d      	ldr	r5, [r3, #0]
 80045be:	4606      	mov	r6, r0
 80045c0:	460c      	mov	r4, r1
 80045c2:	b125      	cbz	r5, 80045ce <__swsetup_r+0x16>
 80045c4:	69ab      	ldr	r3, [r5, #24]
 80045c6:	b913      	cbnz	r3, 80045ce <__swsetup_r+0x16>
 80045c8:	4628      	mov	r0, r5
 80045ca:	f000 f97d 	bl	80048c8 <__sinit>
 80045ce:	4b2e      	ldr	r3, [pc, #184]	; (8004688 <__swsetup_r+0xd0>)
 80045d0:	429c      	cmp	r4, r3
 80045d2:	d10f      	bne.n	80045f4 <__swsetup_r+0x3c>
 80045d4:	686c      	ldr	r4, [r5, #4]
 80045d6:	89a3      	ldrh	r3, [r4, #12]
 80045d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80045dc:	0719      	lsls	r1, r3, #28
 80045de:	d42c      	bmi.n	800463a <__swsetup_r+0x82>
 80045e0:	06dd      	lsls	r5, r3, #27
 80045e2:	d411      	bmi.n	8004608 <__swsetup_r+0x50>
 80045e4:	2309      	movs	r3, #9
 80045e6:	6033      	str	r3, [r6, #0]
 80045e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80045ec:	81a3      	strh	r3, [r4, #12]
 80045ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045f2:	e03e      	b.n	8004672 <__swsetup_r+0xba>
 80045f4:	4b25      	ldr	r3, [pc, #148]	; (800468c <__swsetup_r+0xd4>)
 80045f6:	429c      	cmp	r4, r3
 80045f8:	d101      	bne.n	80045fe <__swsetup_r+0x46>
 80045fa:	68ac      	ldr	r4, [r5, #8]
 80045fc:	e7eb      	b.n	80045d6 <__swsetup_r+0x1e>
 80045fe:	4b24      	ldr	r3, [pc, #144]	; (8004690 <__swsetup_r+0xd8>)
 8004600:	429c      	cmp	r4, r3
 8004602:	bf08      	it	eq
 8004604:	68ec      	ldreq	r4, [r5, #12]
 8004606:	e7e6      	b.n	80045d6 <__swsetup_r+0x1e>
 8004608:	0758      	lsls	r0, r3, #29
 800460a:	d512      	bpl.n	8004632 <__swsetup_r+0x7a>
 800460c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800460e:	b141      	cbz	r1, 8004622 <__swsetup_r+0x6a>
 8004610:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004614:	4299      	cmp	r1, r3
 8004616:	d002      	beq.n	800461e <__swsetup_r+0x66>
 8004618:	4630      	mov	r0, r6
 800461a:	f000 fa5b 	bl	8004ad4 <_free_r>
 800461e:	2300      	movs	r3, #0
 8004620:	6363      	str	r3, [r4, #52]	; 0x34
 8004622:	89a3      	ldrh	r3, [r4, #12]
 8004624:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004628:	81a3      	strh	r3, [r4, #12]
 800462a:	2300      	movs	r3, #0
 800462c:	6063      	str	r3, [r4, #4]
 800462e:	6923      	ldr	r3, [r4, #16]
 8004630:	6023      	str	r3, [r4, #0]
 8004632:	89a3      	ldrh	r3, [r4, #12]
 8004634:	f043 0308 	orr.w	r3, r3, #8
 8004638:	81a3      	strh	r3, [r4, #12]
 800463a:	6923      	ldr	r3, [r4, #16]
 800463c:	b94b      	cbnz	r3, 8004652 <__swsetup_r+0x9a>
 800463e:	89a3      	ldrh	r3, [r4, #12]
 8004640:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004644:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004648:	d003      	beq.n	8004652 <__swsetup_r+0x9a>
 800464a:	4621      	mov	r1, r4
 800464c:	4630      	mov	r0, r6
 800464e:	f000 fa01 	bl	8004a54 <__smakebuf_r>
 8004652:	89a0      	ldrh	r0, [r4, #12]
 8004654:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004658:	f010 0301 	ands.w	r3, r0, #1
 800465c:	d00a      	beq.n	8004674 <__swsetup_r+0xbc>
 800465e:	2300      	movs	r3, #0
 8004660:	60a3      	str	r3, [r4, #8]
 8004662:	6963      	ldr	r3, [r4, #20]
 8004664:	425b      	negs	r3, r3
 8004666:	61a3      	str	r3, [r4, #24]
 8004668:	6923      	ldr	r3, [r4, #16]
 800466a:	b943      	cbnz	r3, 800467e <__swsetup_r+0xc6>
 800466c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004670:	d1ba      	bne.n	80045e8 <__swsetup_r+0x30>
 8004672:	bd70      	pop	{r4, r5, r6, pc}
 8004674:	0781      	lsls	r1, r0, #30
 8004676:	bf58      	it	pl
 8004678:	6963      	ldrpl	r3, [r4, #20]
 800467a:	60a3      	str	r3, [r4, #8]
 800467c:	e7f4      	b.n	8004668 <__swsetup_r+0xb0>
 800467e:	2000      	movs	r0, #0
 8004680:	e7f7      	b.n	8004672 <__swsetup_r+0xba>
 8004682:	bf00      	nop
 8004684:	2000010c 	.word	0x2000010c
 8004688:	080054a8 	.word	0x080054a8
 800468c:	080054c8 	.word	0x080054c8
 8004690:	08005488 	.word	0x08005488

08004694 <__sflush_r>:
 8004694:	898a      	ldrh	r2, [r1, #12]
 8004696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800469a:	4605      	mov	r5, r0
 800469c:	0710      	lsls	r0, r2, #28
 800469e:	460c      	mov	r4, r1
 80046a0:	d458      	bmi.n	8004754 <__sflush_r+0xc0>
 80046a2:	684b      	ldr	r3, [r1, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	dc05      	bgt.n	80046b4 <__sflush_r+0x20>
 80046a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	dc02      	bgt.n	80046b4 <__sflush_r+0x20>
 80046ae:	2000      	movs	r0, #0
 80046b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046b6:	2e00      	cmp	r6, #0
 80046b8:	d0f9      	beq.n	80046ae <__sflush_r+0x1a>
 80046ba:	2300      	movs	r3, #0
 80046bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80046c0:	682f      	ldr	r7, [r5, #0]
 80046c2:	602b      	str	r3, [r5, #0]
 80046c4:	d032      	beq.n	800472c <__sflush_r+0x98>
 80046c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80046c8:	89a3      	ldrh	r3, [r4, #12]
 80046ca:	075a      	lsls	r2, r3, #29
 80046cc:	d505      	bpl.n	80046da <__sflush_r+0x46>
 80046ce:	6863      	ldr	r3, [r4, #4]
 80046d0:	1ac0      	subs	r0, r0, r3
 80046d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80046d4:	b10b      	cbz	r3, 80046da <__sflush_r+0x46>
 80046d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046d8:	1ac0      	subs	r0, r0, r3
 80046da:	2300      	movs	r3, #0
 80046dc:	4602      	mov	r2, r0
 80046de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046e0:	6a21      	ldr	r1, [r4, #32]
 80046e2:	4628      	mov	r0, r5
 80046e4:	47b0      	blx	r6
 80046e6:	1c43      	adds	r3, r0, #1
 80046e8:	89a3      	ldrh	r3, [r4, #12]
 80046ea:	d106      	bne.n	80046fa <__sflush_r+0x66>
 80046ec:	6829      	ldr	r1, [r5, #0]
 80046ee:	291d      	cmp	r1, #29
 80046f0:	d82c      	bhi.n	800474c <__sflush_r+0xb8>
 80046f2:	4a2a      	ldr	r2, [pc, #168]	; (800479c <__sflush_r+0x108>)
 80046f4:	40ca      	lsrs	r2, r1
 80046f6:	07d6      	lsls	r6, r2, #31
 80046f8:	d528      	bpl.n	800474c <__sflush_r+0xb8>
 80046fa:	2200      	movs	r2, #0
 80046fc:	6062      	str	r2, [r4, #4]
 80046fe:	04d9      	lsls	r1, r3, #19
 8004700:	6922      	ldr	r2, [r4, #16]
 8004702:	6022      	str	r2, [r4, #0]
 8004704:	d504      	bpl.n	8004710 <__sflush_r+0x7c>
 8004706:	1c42      	adds	r2, r0, #1
 8004708:	d101      	bne.n	800470e <__sflush_r+0x7a>
 800470a:	682b      	ldr	r3, [r5, #0]
 800470c:	b903      	cbnz	r3, 8004710 <__sflush_r+0x7c>
 800470e:	6560      	str	r0, [r4, #84]	; 0x54
 8004710:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004712:	602f      	str	r7, [r5, #0]
 8004714:	2900      	cmp	r1, #0
 8004716:	d0ca      	beq.n	80046ae <__sflush_r+0x1a>
 8004718:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800471c:	4299      	cmp	r1, r3
 800471e:	d002      	beq.n	8004726 <__sflush_r+0x92>
 8004720:	4628      	mov	r0, r5
 8004722:	f000 f9d7 	bl	8004ad4 <_free_r>
 8004726:	2000      	movs	r0, #0
 8004728:	6360      	str	r0, [r4, #52]	; 0x34
 800472a:	e7c1      	b.n	80046b0 <__sflush_r+0x1c>
 800472c:	6a21      	ldr	r1, [r4, #32]
 800472e:	2301      	movs	r3, #1
 8004730:	4628      	mov	r0, r5
 8004732:	47b0      	blx	r6
 8004734:	1c41      	adds	r1, r0, #1
 8004736:	d1c7      	bne.n	80046c8 <__sflush_r+0x34>
 8004738:	682b      	ldr	r3, [r5, #0]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d0c4      	beq.n	80046c8 <__sflush_r+0x34>
 800473e:	2b1d      	cmp	r3, #29
 8004740:	d001      	beq.n	8004746 <__sflush_r+0xb2>
 8004742:	2b16      	cmp	r3, #22
 8004744:	d101      	bne.n	800474a <__sflush_r+0xb6>
 8004746:	602f      	str	r7, [r5, #0]
 8004748:	e7b1      	b.n	80046ae <__sflush_r+0x1a>
 800474a:	89a3      	ldrh	r3, [r4, #12]
 800474c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004750:	81a3      	strh	r3, [r4, #12]
 8004752:	e7ad      	b.n	80046b0 <__sflush_r+0x1c>
 8004754:	690f      	ldr	r7, [r1, #16]
 8004756:	2f00      	cmp	r7, #0
 8004758:	d0a9      	beq.n	80046ae <__sflush_r+0x1a>
 800475a:	0793      	lsls	r3, r2, #30
 800475c:	680e      	ldr	r6, [r1, #0]
 800475e:	bf08      	it	eq
 8004760:	694b      	ldreq	r3, [r1, #20]
 8004762:	600f      	str	r7, [r1, #0]
 8004764:	bf18      	it	ne
 8004766:	2300      	movne	r3, #0
 8004768:	eba6 0807 	sub.w	r8, r6, r7
 800476c:	608b      	str	r3, [r1, #8]
 800476e:	f1b8 0f00 	cmp.w	r8, #0
 8004772:	dd9c      	ble.n	80046ae <__sflush_r+0x1a>
 8004774:	6a21      	ldr	r1, [r4, #32]
 8004776:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004778:	4643      	mov	r3, r8
 800477a:	463a      	mov	r2, r7
 800477c:	4628      	mov	r0, r5
 800477e:	47b0      	blx	r6
 8004780:	2800      	cmp	r0, #0
 8004782:	dc06      	bgt.n	8004792 <__sflush_r+0xfe>
 8004784:	89a3      	ldrh	r3, [r4, #12]
 8004786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800478a:	81a3      	strh	r3, [r4, #12]
 800478c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004790:	e78e      	b.n	80046b0 <__sflush_r+0x1c>
 8004792:	4407      	add	r7, r0
 8004794:	eba8 0800 	sub.w	r8, r8, r0
 8004798:	e7e9      	b.n	800476e <__sflush_r+0xda>
 800479a:	bf00      	nop
 800479c:	20400001 	.word	0x20400001

080047a0 <_fflush_r>:
 80047a0:	b538      	push	{r3, r4, r5, lr}
 80047a2:	690b      	ldr	r3, [r1, #16]
 80047a4:	4605      	mov	r5, r0
 80047a6:	460c      	mov	r4, r1
 80047a8:	b913      	cbnz	r3, 80047b0 <_fflush_r+0x10>
 80047aa:	2500      	movs	r5, #0
 80047ac:	4628      	mov	r0, r5
 80047ae:	bd38      	pop	{r3, r4, r5, pc}
 80047b0:	b118      	cbz	r0, 80047ba <_fflush_r+0x1a>
 80047b2:	6983      	ldr	r3, [r0, #24]
 80047b4:	b90b      	cbnz	r3, 80047ba <_fflush_r+0x1a>
 80047b6:	f000 f887 	bl	80048c8 <__sinit>
 80047ba:	4b14      	ldr	r3, [pc, #80]	; (800480c <_fflush_r+0x6c>)
 80047bc:	429c      	cmp	r4, r3
 80047be:	d11b      	bne.n	80047f8 <_fflush_r+0x58>
 80047c0:	686c      	ldr	r4, [r5, #4]
 80047c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d0ef      	beq.n	80047aa <_fflush_r+0xa>
 80047ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80047cc:	07d0      	lsls	r0, r2, #31
 80047ce:	d404      	bmi.n	80047da <_fflush_r+0x3a>
 80047d0:	0599      	lsls	r1, r3, #22
 80047d2:	d402      	bmi.n	80047da <_fflush_r+0x3a>
 80047d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047d6:	f000 f915 	bl	8004a04 <__retarget_lock_acquire_recursive>
 80047da:	4628      	mov	r0, r5
 80047dc:	4621      	mov	r1, r4
 80047de:	f7ff ff59 	bl	8004694 <__sflush_r>
 80047e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047e4:	07da      	lsls	r2, r3, #31
 80047e6:	4605      	mov	r5, r0
 80047e8:	d4e0      	bmi.n	80047ac <_fflush_r+0xc>
 80047ea:	89a3      	ldrh	r3, [r4, #12]
 80047ec:	059b      	lsls	r3, r3, #22
 80047ee:	d4dd      	bmi.n	80047ac <_fflush_r+0xc>
 80047f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047f2:	f000 f908 	bl	8004a06 <__retarget_lock_release_recursive>
 80047f6:	e7d9      	b.n	80047ac <_fflush_r+0xc>
 80047f8:	4b05      	ldr	r3, [pc, #20]	; (8004810 <_fflush_r+0x70>)
 80047fa:	429c      	cmp	r4, r3
 80047fc:	d101      	bne.n	8004802 <_fflush_r+0x62>
 80047fe:	68ac      	ldr	r4, [r5, #8]
 8004800:	e7df      	b.n	80047c2 <_fflush_r+0x22>
 8004802:	4b04      	ldr	r3, [pc, #16]	; (8004814 <_fflush_r+0x74>)
 8004804:	429c      	cmp	r4, r3
 8004806:	bf08      	it	eq
 8004808:	68ec      	ldreq	r4, [r5, #12]
 800480a:	e7da      	b.n	80047c2 <_fflush_r+0x22>
 800480c:	080054a8 	.word	0x080054a8
 8004810:	080054c8 	.word	0x080054c8
 8004814:	08005488 	.word	0x08005488

08004818 <std>:
 8004818:	2300      	movs	r3, #0
 800481a:	b510      	push	{r4, lr}
 800481c:	4604      	mov	r4, r0
 800481e:	e9c0 3300 	strd	r3, r3, [r0]
 8004822:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004826:	6083      	str	r3, [r0, #8]
 8004828:	8181      	strh	r1, [r0, #12]
 800482a:	6643      	str	r3, [r0, #100]	; 0x64
 800482c:	81c2      	strh	r2, [r0, #14]
 800482e:	6183      	str	r3, [r0, #24]
 8004830:	4619      	mov	r1, r3
 8004832:	2208      	movs	r2, #8
 8004834:	305c      	adds	r0, #92	; 0x5c
 8004836:	f7ff fdd7 	bl	80043e8 <memset>
 800483a:	4b05      	ldr	r3, [pc, #20]	; (8004850 <std+0x38>)
 800483c:	6263      	str	r3, [r4, #36]	; 0x24
 800483e:	4b05      	ldr	r3, [pc, #20]	; (8004854 <std+0x3c>)
 8004840:	62a3      	str	r3, [r4, #40]	; 0x28
 8004842:	4b05      	ldr	r3, [pc, #20]	; (8004858 <std+0x40>)
 8004844:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004846:	4b05      	ldr	r3, [pc, #20]	; (800485c <std+0x44>)
 8004848:	6224      	str	r4, [r4, #32]
 800484a:	6323      	str	r3, [r4, #48]	; 0x30
 800484c:	bd10      	pop	{r4, pc}
 800484e:	bf00      	nop
 8004850:	08005291 	.word	0x08005291
 8004854:	080052b3 	.word	0x080052b3
 8004858:	080052eb 	.word	0x080052eb
 800485c:	0800530f 	.word	0x0800530f

08004860 <_cleanup_r>:
 8004860:	4901      	ldr	r1, [pc, #4]	; (8004868 <_cleanup_r+0x8>)
 8004862:	f000 b8af 	b.w	80049c4 <_fwalk_reent>
 8004866:	bf00      	nop
 8004868:	080047a1 	.word	0x080047a1

0800486c <__sfmoreglue>:
 800486c:	b570      	push	{r4, r5, r6, lr}
 800486e:	2268      	movs	r2, #104	; 0x68
 8004870:	1e4d      	subs	r5, r1, #1
 8004872:	4355      	muls	r5, r2
 8004874:	460e      	mov	r6, r1
 8004876:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800487a:	f000 f997 	bl	8004bac <_malloc_r>
 800487e:	4604      	mov	r4, r0
 8004880:	b140      	cbz	r0, 8004894 <__sfmoreglue+0x28>
 8004882:	2100      	movs	r1, #0
 8004884:	e9c0 1600 	strd	r1, r6, [r0]
 8004888:	300c      	adds	r0, #12
 800488a:	60a0      	str	r0, [r4, #8]
 800488c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004890:	f7ff fdaa 	bl	80043e8 <memset>
 8004894:	4620      	mov	r0, r4
 8004896:	bd70      	pop	{r4, r5, r6, pc}

08004898 <__sfp_lock_acquire>:
 8004898:	4801      	ldr	r0, [pc, #4]	; (80048a0 <__sfp_lock_acquire+0x8>)
 800489a:	f000 b8b3 	b.w	8004a04 <__retarget_lock_acquire_recursive>
 800489e:	bf00      	nop
 80048a0:	20000421 	.word	0x20000421

080048a4 <__sfp_lock_release>:
 80048a4:	4801      	ldr	r0, [pc, #4]	; (80048ac <__sfp_lock_release+0x8>)
 80048a6:	f000 b8ae 	b.w	8004a06 <__retarget_lock_release_recursive>
 80048aa:	bf00      	nop
 80048ac:	20000421 	.word	0x20000421

080048b0 <__sinit_lock_acquire>:
 80048b0:	4801      	ldr	r0, [pc, #4]	; (80048b8 <__sinit_lock_acquire+0x8>)
 80048b2:	f000 b8a7 	b.w	8004a04 <__retarget_lock_acquire_recursive>
 80048b6:	bf00      	nop
 80048b8:	20000422 	.word	0x20000422

080048bc <__sinit_lock_release>:
 80048bc:	4801      	ldr	r0, [pc, #4]	; (80048c4 <__sinit_lock_release+0x8>)
 80048be:	f000 b8a2 	b.w	8004a06 <__retarget_lock_release_recursive>
 80048c2:	bf00      	nop
 80048c4:	20000422 	.word	0x20000422

080048c8 <__sinit>:
 80048c8:	b510      	push	{r4, lr}
 80048ca:	4604      	mov	r4, r0
 80048cc:	f7ff fff0 	bl	80048b0 <__sinit_lock_acquire>
 80048d0:	69a3      	ldr	r3, [r4, #24]
 80048d2:	b11b      	cbz	r3, 80048dc <__sinit+0x14>
 80048d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048d8:	f7ff bff0 	b.w	80048bc <__sinit_lock_release>
 80048dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80048e0:	6523      	str	r3, [r4, #80]	; 0x50
 80048e2:	4b13      	ldr	r3, [pc, #76]	; (8004930 <__sinit+0x68>)
 80048e4:	4a13      	ldr	r2, [pc, #76]	; (8004934 <__sinit+0x6c>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80048ea:	42a3      	cmp	r3, r4
 80048ec:	bf04      	itt	eq
 80048ee:	2301      	moveq	r3, #1
 80048f0:	61a3      	streq	r3, [r4, #24]
 80048f2:	4620      	mov	r0, r4
 80048f4:	f000 f820 	bl	8004938 <__sfp>
 80048f8:	6060      	str	r0, [r4, #4]
 80048fa:	4620      	mov	r0, r4
 80048fc:	f000 f81c 	bl	8004938 <__sfp>
 8004900:	60a0      	str	r0, [r4, #8]
 8004902:	4620      	mov	r0, r4
 8004904:	f000 f818 	bl	8004938 <__sfp>
 8004908:	2200      	movs	r2, #0
 800490a:	60e0      	str	r0, [r4, #12]
 800490c:	2104      	movs	r1, #4
 800490e:	6860      	ldr	r0, [r4, #4]
 8004910:	f7ff ff82 	bl	8004818 <std>
 8004914:	68a0      	ldr	r0, [r4, #8]
 8004916:	2201      	movs	r2, #1
 8004918:	2109      	movs	r1, #9
 800491a:	f7ff ff7d 	bl	8004818 <std>
 800491e:	68e0      	ldr	r0, [r4, #12]
 8004920:	2202      	movs	r2, #2
 8004922:	2112      	movs	r1, #18
 8004924:	f7ff ff78 	bl	8004818 <std>
 8004928:	2301      	movs	r3, #1
 800492a:	61a3      	str	r3, [r4, #24]
 800492c:	e7d2      	b.n	80048d4 <__sinit+0xc>
 800492e:	bf00      	nop
 8004930:	08005484 	.word	0x08005484
 8004934:	08004861 	.word	0x08004861

08004938 <__sfp>:
 8004938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800493a:	4607      	mov	r7, r0
 800493c:	f7ff ffac 	bl	8004898 <__sfp_lock_acquire>
 8004940:	4b1e      	ldr	r3, [pc, #120]	; (80049bc <__sfp+0x84>)
 8004942:	681e      	ldr	r6, [r3, #0]
 8004944:	69b3      	ldr	r3, [r6, #24]
 8004946:	b913      	cbnz	r3, 800494e <__sfp+0x16>
 8004948:	4630      	mov	r0, r6
 800494a:	f7ff ffbd 	bl	80048c8 <__sinit>
 800494e:	3648      	adds	r6, #72	; 0x48
 8004950:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004954:	3b01      	subs	r3, #1
 8004956:	d503      	bpl.n	8004960 <__sfp+0x28>
 8004958:	6833      	ldr	r3, [r6, #0]
 800495a:	b30b      	cbz	r3, 80049a0 <__sfp+0x68>
 800495c:	6836      	ldr	r6, [r6, #0]
 800495e:	e7f7      	b.n	8004950 <__sfp+0x18>
 8004960:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004964:	b9d5      	cbnz	r5, 800499c <__sfp+0x64>
 8004966:	4b16      	ldr	r3, [pc, #88]	; (80049c0 <__sfp+0x88>)
 8004968:	60e3      	str	r3, [r4, #12]
 800496a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800496e:	6665      	str	r5, [r4, #100]	; 0x64
 8004970:	f000 f847 	bl	8004a02 <__retarget_lock_init_recursive>
 8004974:	f7ff ff96 	bl	80048a4 <__sfp_lock_release>
 8004978:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800497c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004980:	6025      	str	r5, [r4, #0]
 8004982:	61a5      	str	r5, [r4, #24]
 8004984:	2208      	movs	r2, #8
 8004986:	4629      	mov	r1, r5
 8004988:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800498c:	f7ff fd2c 	bl	80043e8 <memset>
 8004990:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004994:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004998:	4620      	mov	r0, r4
 800499a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800499c:	3468      	adds	r4, #104	; 0x68
 800499e:	e7d9      	b.n	8004954 <__sfp+0x1c>
 80049a0:	2104      	movs	r1, #4
 80049a2:	4638      	mov	r0, r7
 80049a4:	f7ff ff62 	bl	800486c <__sfmoreglue>
 80049a8:	4604      	mov	r4, r0
 80049aa:	6030      	str	r0, [r6, #0]
 80049ac:	2800      	cmp	r0, #0
 80049ae:	d1d5      	bne.n	800495c <__sfp+0x24>
 80049b0:	f7ff ff78 	bl	80048a4 <__sfp_lock_release>
 80049b4:	230c      	movs	r3, #12
 80049b6:	603b      	str	r3, [r7, #0]
 80049b8:	e7ee      	b.n	8004998 <__sfp+0x60>
 80049ba:	bf00      	nop
 80049bc:	08005484 	.word	0x08005484
 80049c0:	ffff0001 	.word	0xffff0001

080049c4 <_fwalk_reent>:
 80049c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049c8:	4606      	mov	r6, r0
 80049ca:	4688      	mov	r8, r1
 80049cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80049d0:	2700      	movs	r7, #0
 80049d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80049d6:	f1b9 0901 	subs.w	r9, r9, #1
 80049da:	d505      	bpl.n	80049e8 <_fwalk_reent+0x24>
 80049dc:	6824      	ldr	r4, [r4, #0]
 80049de:	2c00      	cmp	r4, #0
 80049e0:	d1f7      	bne.n	80049d2 <_fwalk_reent+0xe>
 80049e2:	4638      	mov	r0, r7
 80049e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049e8:	89ab      	ldrh	r3, [r5, #12]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d907      	bls.n	80049fe <_fwalk_reent+0x3a>
 80049ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80049f2:	3301      	adds	r3, #1
 80049f4:	d003      	beq.n	80049fe <_fwalk_reent+0x3a>
 80049f6:	4629      	mov	r1, r5
 80049f8:	4630      	mov	r0, r6
 80049fa:	47c0      	blx	r8
 80049fc:	4307      	orrs	r7, r0
 80049fe:	3568      	adds	r5, #104	; 0x68
 8004a00:	e7e9      	b.n	80049d6 <_fwalk_reent+0x12>

08004a02 <__retarget_lock_init_recursive>:
 8004a02:	4770      	bx	lr

08004a04 <__retarget_lock_acquire_recursive>:
 8004a04:	4770      	bx	lr

08004a06 <__retarget_lock_release_recursive>:
 8004a06:	4770      	bx	lr

08004a08 <__swhatbuf_r>:
 8004a08:	b570      	push	{r4, r5, r6, lr}
 8004a0a:	460e      	mov	r6, r1
 8004a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a10:	2900      	cmp	r1, #0
 8004a12:	b096      	sub	sp, #88	; 0x58
 8004a14:	4614      	mov	r4, r2
 8004a16:	461d      	mov	r5, r3
 8004a18:	da08      	bge.n	8004a2c <__swhatbuf_r+0x24>
 8004a1a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	602a      	str	r2, [r5, #0]
 8004a22:	061a      	lsls	r2, r3, #24
 8004a24:	d410      	bmi.n	8004a48 <__swhatbuf_r+0x40>
 8004a26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a2a:	e00e      	b.n	8004a4a <__swhatbuf_r+0x42>
 8004a2c:	466a      	mov	r2, sp
 8004a2e:	f000 fc95 	bl	800535c <_fstat_r>
 8004a32:	2800      	cmp	r0, #0
 8004a34:	dbf1      	blt.n	8004a1a <__swhatbuf_r+0x12>
 8004a36:	9a01      	ldr	r2, [sp, #4]
 8004a38:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004a3c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004a40:	425a      	negs	r2, r3
 8004a42:	415a      	adcs	r2, r3
 8004a44:	602a      	str	r2, [r5, #0]
 8004a46:	e7ee      	b.n	8004a26 <__swhatbuf_r+0x1e>
 8004a48:	2340      	movs	r3, #64	; 0x40
 8004a4a:	2000      	movs	r0, #0
 8004a4c:	6023      	str	r3, [r4, #0]
 8004a4e:	b016      	add	sp, #88	; 0x58
 8004a50:	bd70      	pop	{r4, r5, r6, pc}
	...

08004a54 <__smakebuf_r>:
 8004a54:	898b      	ldrh	r3, [r1, #12]
 8004a56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004a58:	079d      	lsls	r5, r3, #30
 8004a5a:	4606      	mov	r6, r0
 8004a5c:	460c      	mov	r4, r1
 8004a5e:	d507      	bpl.n	8004a70 <__smakebuf_r+0x1c>
 8004a60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004a64:	6023      	str	r3, [r4, #0]
 8004a66:	6123      	str	r3, [r4, #16]
 8004a68:	2301      	movs	r3, #1
 8004a6a:	6163      	str	r3, [r4, #20]
 8004a6c:	b002      	add	sp, #8
 8004a6e:	bd70      	pop	{r4, r5, r6, pc}
 8004a70:	ab01      	add	r3, sp, #4
 8004a72:	466a      	mov	r2, sp
 8004a74:	f7ff ffc8 	bl	8004a08 <__swhatbuf_r>
 8004a78:	9900      	ldr	r1, [sp, #0]
 8004a7a:	4605      	mov	r5, r0
 8004a7c:	4630      	mov	r0, r6
 8004a7e:	f000 f895 	bl	8004bac <_malloc_r>
 8004a82:	b948      	cbnz	r0, 8004a98 <__smakebuf_r+0x44>
 8004a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a88:	059a      	lsls	r2, r3, #22
 8004a8a:	d4ef      	bmi.n	8004a6c <__smakebuf_r+0x18>
 8004a8c:	f023 0303 	bic.w	r3, r3, #3
 8004a90:	f043 0302 	orr.w	r3, r3, #2
 8004a94:	81a3      	strh	r3, [r4, #12]
 8004a96:	e7e3      	b.n	8004a60 <__smakebuf_r+0xc>
 8004a98:	4b0d      	ldr	r3, [pc, #52]	; (8004ad0 <__smakebuf_r+0x7c>)
 8004a9a:	62b3      	str	r3, [r6, #40]	; 0x28
 8004a9c:	89a3      	ldrh	r3, [r4, #12]
 8004a9e:	6020      	str	r0, [r4, #0]
 8004aa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004aa4:	81a3      	strh	r3, [r4, #12]
 8004aa6:	9b00      	ldr	r3, [sp, #0]
 8004aa8:	6163      	str	r3, [r4, #20]
 8004aaa:	9b01      	ldr	r3, [sp, #4]
 8004aac:	6120      	str	r0, [r4, #16]
 8004aae:	b15b      	cbz	r3, 8004ac8 <__smakebuf_r+0x74>
 8004ab0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ab4:	4630      	mov	r0, r6
 8004ab6:	f000 fc63 	bl	8005380 <_isatty_r>
 8004aba:	b128      	cbz	r0, 8004ac8 <__smakebuf_r+0x74>
 8004abc:	89a3      	ldrh	r3, [r4, #12]
 8004abe:	f023 0303 	bic.w	r3, r3, #3
 8004ac2:	f043 0301 	orr.w	r3, r3, #1
 8004ac6:	81a3      	strh	r3, [r4, #12]
 8004ac8:	89a0      	ldrh	r0, [r4, #12]
 8004aca:	4305      	orrs	r5, r0
 8004acc:	81a5      	strh	r5, [r4, #12]
 8004ace:	e7cd      	b.n	8004a6c <__smakebuf_r+0x18>
 8004ad0:	08004861 	.word	0x08004861

08004ad4 <_free_r>:
 8004ad4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004ad6:	2900      	cmp	r1, #0
 8004ad8:	d044      	beq.n	8004b64 <_free_r+0x90>
 8004ada:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ade:	9001      	str	r0, [sp, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f1a1 0404 	sub.w	r4, r1, #4
 8004ae6:	bfb8      	it	lt
 8004ae8:	18e4      	addlt	r4, r4, r3
 8004aea:	f000 fc6b 	bl	80053c4 <__malloc_lock>
 8004aee:	4a1e      	ldr	r2, [pc, #120]	; (8004b68 <_free_r+0x94>)
 8004af0:	9801      	ldr	r0, [sp, #4]
 8004af2:	6813      	ldr	r3, [r2, #0]
 8004af4:	b933      	cbnz	r3, 8004b04 <_free_r+0x30>
 8004af6:	6063      	str	r3, [r4, #4]
 8004af8:	6014      	str	r4, [r2, #0]
 8004afa:	b003      	add	sp, #12
 8004afc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b00:	f000 bc66 	b.w	80053d0 <__malloc_unlock>
 8004b04:	42a3      	cmp	r3, r4
 8004b06:	d908      	bls.n	8004b1a <_free_r+0x46>
 8004b08:	6825      	ldr	r5, [r4, #0]
 8004b0a:	1961      	adds	r1, r4, r5
 8004b0c:	428b      	cmp	r3, r1
 8004b0e:	bf01      	itttt	eq
 8004b10:	6819      	ldreq	r1, [r3, #0]
 8004b12:	685b      	ldreq	r3, [r3, #4]
 8004b14:	1949      	addeq	r1, r1, r5
 8004b16:	6021      	streq	r1, [r4, #0]
 8004b18:	e7ed      	b.n	8004af6 <_free_r+0x22>
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	b10b      	cbz	r3, 8004b24 <_free_r+0x50>
 8004b20:	42a3      	cmp	r3, r4
 8004b22:	d9fa      	bls.n	8004b1a <_free_r+0x46>
 8004b24:	6811      	ldr	r1, [r2, #0]
 8004b26:	1855      	adds	r5, r2, r1
 8004b28:	42a5      	cmp	r5, r4
 8004b2a:	d10b      	bne.n	8004b44 <_free_r+0x70>
 8004b2c:	6824      	ldr	r4, [r4, #0]
 8004b2e:	4421      	add	r1, r4
 8004b30:	1854      	adds	r4, r2, r1
 8004b32:	42a3      	cmp	r3, r4
 8004b34:	6011      	str	r1, [r2, #0]
 8004b36:	d1e0      	bne.n	8004afa <_free_r+0x26>
 8004b38:	681c      	ldr	r4, [r3, #0]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	6053      	str	r3, [r2, #4]
 8004b3e:	4421      	add	r1, r4
 8004b40:	6011      	str	r1, [r2, #0]
 8004b42:	e7da      	b.n	8004afa <_free_r+0x26>
 8004b44:	d902      	bls.n	8004b4c <_free_r+0x78>
 8004b46:	230c      	movs	r3, #12
 8004b48:	6003      	str	r3, [r0, #0]
 8004b4a:	e7d6      	b.n	8004afa <_free_r+0x26>
 8004b4c:	6825      	ldr	r5, [r4, #0]
 8004b4e:	1961      	adds	r1, r4, r5
 8004b50:	428b      	cmp	r3, r1
 8004b52:	bf04      	itt	eq
 8004b54:	6819      	ldreq	r1, [r3, #0]
 8004b56:	685b      	ldreq	r3, [r3, #4]
 8004b58:	6063      	str	r3, [r4, #4]
 8004b5a:	bf04      	itt	eq
 8004b5c:	1949      	addeq	r1, r1, r5
 8004b5e:	6021      	streq	r1, [r4, #0]
 8004b60:	6054      	str	r4, [r2, #4]
 8004b62:	e7ca      	b.n	8004afa <_free_r+0x26>
 8004b64:	b003      	add	sp, #12
 8004b66:	bd30      	pop	{r4, r5, pc}
 8004b68:	20000424 	.word	0x20000424

08004b6c <sbrk_aligned>:
 8004b6c:	b570      	push	{r4, r5, r6, lr}
 8004b6e:	4e0e      	ldr	r6, [pc, #56]	; (8004ba8 <sbrk_aligned+0x3c>)
 8004b70:	460c      	mov	r4, r1
 8004b72:	6831      	ldr	r1, [r6, #0]
 8004b74:	4605      	mov	r5, r0
 8004b76:	b911      	cbnz	r1, 8004b7e <sbrk_aligned+0x12>
 8004b78:	f000 fb7a 	bl	8005270 <_sbrk_r>
 8004b7c:	6030      	str	r0, [r6, #0]
 8004b7e:	4621      	mov	r1, r4
 8004b80:	4628      	mov	r0, r5
 8004b82:	f000 fb75 	bl	8005270 <_sbrk_r>
 8004b86:	1c43      	adds	r3, r0, #1
 8004b88:	d00a      	beq.n	8004ba0 <sbrk_aligned+0x34>
 8004b8a:	1cc4      	adds	r4, r0, #3
 8004b8c:	f024 0403 	bic.w	r4, r4, #3
 8004b90:	42a0      	cmp	r0, r4
 8004b92:	d007      	beq.n	8004ba4 <sbrk_aligned+0x38>
 8004b94:	1a21      	subs	r1, r4, r0
 8004b96:	4628      	mov	r0, r5
 8004b98:	f000 fb6a 	bl	8005270 <_sbrk_r>
 8004b9c:	3001      	adds	r0, #1
 8004b9e:	d101      	bne.n	8004ba4 <sbrk_aligned+0x38>
 8004ba0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004ba4:	4620      	mov	r0, r4
 8004ba6:	bd70      	pop	{r4, r5, r6, pc}
 8004ba8:	20000428 	.word	0x20000428

08004bac <_malloc_r>:
 8004bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bb0:	1ccd      	adds	r5, r1, #3
 8004bb2:	f025 0503 	bic.w	r5, r5, #3
 8004bb6:	3508      	adds	r5, #8
 8004bb8:	2d0c      	cmp	r5, #12
 8004bba:	bf38      	it	cc
 8004bbc:	250c      	movcc	r5, #12
 8004bbe:	2d00      	cmp	r5, #0
 8004bc0:	4607      	mov	r7, r0
 8004bc2:	db01      	blt.n	8004bc8 <_malloc_r+0x1c>
 8004bc4:	42a9      	cmp	r1, r5
 8004bc6:	d905      	bls.n	8004bd4 <_malloc_r+0x28>
 8004bc8:	230c      	movs	r3, #12
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	2600      	movs	r6, #0
 8004bce:	4630      	mov	r0, r6
 8004bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bd4:	4e2e      	ldr	r6, [pc, #184]	; (8004c90 <_malloc_r+0xe4>)
 8004bd6:	f000 fbf5 	bl	80053c4 <__malloc_lock>
 8004bda:	6833      	ldr	r3, [r6, #0]
 8004bdc:	461c      	mov	r4, r3
 8004bde:	bb34      	cbnz	r4, 8004c2e <_malloc_r+0x82>
 8004be0:	4629      	mov	r1, r5
 8004be2:	4638      	mov	r0, r7
 8004be4:	f7ff ffc2 	bl	8004b6c <sbrk_aligned>
 8004be8:	1c43      	adds	r3, r0, #1
 8004bea:	4604      	mov	r4, r0
 8004bec:	d14d      	bne.n	8004c8a <_malloc_r+0xde>
 8004bee:	6834      	ldr	r4, [r6, #0]
 8004bf0:	4626      	mov	r6, r4
 8004bf2:	2e00      	cmp	r6, #0
 8004bf4:	d140      	bne.n	8004c78 <_malloc_r+0xcc>
 8004bf6:	6823      	ldr	r3, [r4, #0]
 8004bf8:	4631      	mov	r1, r6
 8004bfa:	4638      	mov	r0, r7
 8004bfc:	eb04 0803 	add.w	r8, r4, r3
 8004c00:	f000 fb36 	bl	8005270 <_sbrk_r>
 8004c04:	4580      	cmp	r8, r0
 8004c06:	d13a      	bne.n	8004c7e <_malloc_r+0xd2>
 8004c08:	6821      	ldr	r1, [r4, #0]
 8004c0a:	3503      	adds	r5, #3
 8004c0c:	1a6d      	subs	r5, r5, r1
 8004c0e:	f025 0503 	bic.w	r5, r5, #3
 8004c12:	3508      	adds	r5, #8
 8004c14:	2d0c      	cmp	r5, #12
 8004c16:	bf38      	it	cc
 8004c18:	250c      	movcc	r5, #12
 8004c1a:	4629      	mov	r1, r5
 8004c1c:	4638      	mov	r0, r7
 8004c1e:	f7ff ffa5 	bl	8004b6c <sbrk_aligned>
 8004c22:	3001      	adds	r0, #1
 8004c24:	d02b      	beq.n	8004c7e <_malloc_r+0xd2>
 8004c26:	6823      	ldr	r3, [r4, #0]
 8004c28:	442b      	add	r3, r5
 8004c2a:	6023      	str	r3, [r4, #0]
 8004c2c:	e00e      	b.n	8004c4c <_malloc_r+0xa0>
 8004c2e:	6822      	ldr	r2, [r4, #0]
 8004c30:	1b52      	subs	r2, r2, r5
 8004c32:	d41e      	bmi.n	8004c72 <_malloc_r+0xc6>
 8004c34:	2a0b      	cmp	r2, #11
 8004c36:	d916      	bls.n	8004c66 <_malloc_r+0xba>
 8004c38:	1961      	adds	r1, r4, r5
 8004c3a:	42a3      	cmp	r3, r4
 8004c3c:	6025      	str	r5, [r4, #0]
 8004c3e:	bf18      	it	ne
 8004c40:	6059      	strne	r1, [r3, #4]
 8004c42:	6863      	ldr	r3, [r4, #4]
 8004c44:	bf08      	it	eq
 8004c46:	6031      	streq	r1, [r6, #0]
 8004c48:	5162      	str	r2, [r4, r5]
 8004c4a:	604b      	str	r3, [r1, #4]
 8004c4c:	4638      	mov	r0, r7
 8004c4e:	f104 060b 	add.w	r6, r4, #11
 8004c52:	f000 fbbd 	bl	80053d0 <__malloc_unlock>
 8004c56:	f026 0607 	bic.w	r6, r6, #7
 8004c5a:	1d23      	adds	r3, r4, #4
 8004c5c:	1af2      	subs	r2, r6, r3
 8004c5e:	d0b6      	beq.n	8004bce <_malloc_r+0x22>
 8004c60:	1b9b      	subs	r3, r3, r6
 8004c62:	50a3      	str	r3, [r4, r2]
 8004c64:	e7b3      	b.n	8004bce <_malloc_r+0x22>
 8004c66:	6862      	ldr	r2, [r4, #4]
 8004c68:	42a3      	cmp	r3, r4
 8004c6a:	bf0c      	ite	eq
 8004c6c:	6032      	streq	r2, [r6, #0]
 8004c6e:	605a      	strne	r2, [r3, #4]
 8004c70:	e7ec      	b.n	8004c4c <_malloc_r+0xa0>
 8004c72:	4623      	mov	r3, r4
 8004c74:	6864      	ldr	r4, [r4, #4]
 8004c76:	e7b2      	b.n	8004bde <_malloc_r+0x32>
 8004c78:	4634      	mov	r4, r6
 8004c7a:	6876      	ldr	r6, [r6, #4]
 8004c7c:	e7b9      	b.n	8004bf2 <_malloc_r+0x46>
 8004c7e:	230c      	movs	r3, #12
 8004c80:	603b      	str	r3, [r7, #0]
 8004c82:	4638      	mov	r0, r7
 8004c84:	f000 fba4 	bl	80053d0 <__malloc_unlock>
 8004c88:	e7a1      	b.n	8004bce <_malloc_r+0x22>
 8004c8a:	6025      	str	r5, [r4, #0]
 8004c8c:	e7de      	b.n	8004c4c <_malloc_r+0xa0>
 8004c8e:	bf00      	nop
 8004c90:	20000424 	.word	0x20000424

08004c94 <__sfputc_r>:
 8004c94:	6893      	ldr	r3, [r2, #8]
 8004c96:	3b01      	subs	r3, #1
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	b410      	push	{r4}
 8004c9c:	6093      	str	r3, [r2, #8]
 8004c9e:	da08      	bge.n	8004cb2 <__sfputc_r+0x1e>
 8004ca0:	6994      	ldr	r4, [r2, #24]
 8004ca2:	42a3      	cmp	r3, r4
 8004ca4:	db01      	blt.n	8004caa <__sfputc_r+0x16>
 8004ca6:	290a      	cmp	r1, #10
 8004ca8:	d103      	bne.n	8004cb2 <__sfputc_r+0x1e>
 8004caa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cae:	f7ff bc31 	b.w	8004514 <__swbuf_r>
 8004cb2:	6813      	ldr	r3, [r2, #0]
 8004cb4:	1c58      	adds	r0, r3, #1
 8004cb6:	6010      	str	r0, [r2, #0]
 8004cb8:	7019      	strb	r1, [r3, #0]
 8004cba:	4608      	mov	r0, r1
 8004cbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cc0:	4770      	bx	lr

08004cc2 <__sfputs_r>:
 8004cc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cc4:	4606      	mov	r6, r0
 8004cc6:	460f      	mov	r7, r1
 8004cc8:	4614      	mov	r4, r2
 8004cca:	18d5      	adds	r5, r2, r3
 8004ccc:	42ac      	cmp	r4, r5
 8004cce:	d101      	bne.n	8004cd4 <__sfputs_r+0x12>
 8004cd0:	2000      	movs	r0, #0
 8004cd2:	e007      	b.n	8004ce4 <__sfputs_r+0x22>
 8004cd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cd8:	463a      	mov	r2, r7
 8004cda:	4630      	mov	r0, r6
 8004cdc:	f7ff ffda 	bl	8004c94 <__sfputc_r>
 8004ce0:	1c43      	adds	r3, r0, #1
 8004ce2:	d1f3      	bne.n	8004ccc <__sfputs_r+0xa>
 8004ce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004ce8 <_vfiprintf_r>:
 8004ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cec:	460d      	mov	r5, r1
 8004cee:	b09d      	sub	sp, #116	; 0x74
 8004cf0:	4614      	mov	r4, r2
 8004cf2:	4698      	mov	r8, r3
 8004cf4:	4606      	mov	r6, r0
 8004cf6:	b118      	cbz	r0, 8004d00 <_vfiprintf_r+0x18>
 8004cf8:	6983      	ldr	r3, [r0, #24]
 8004cfa:	b90b      	cbnz	r3, 8004d00 <_vfiprintf_r+0x18>
 8004cfc:	f7ff fde4 	bl	80048c8 <__sinit>
 8004d00:	4b89      	ldr	r3, [pc, #548]	; (8004f28 <_vfiprintf_r+0x240>)
 8004d02:	429d      	cmp	r5, r3
 8004d04:	d11b      	bne.n	8004d3e <_vfiprintf_r+0x56>
 8004d06:	6875      	ldr	r5, [r6, #4]
 8004d08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d0a:	07d9      	lsls	r1, r3, #31
 8004d0c:	d405      	bmi.n	8004d1a <_vfiprintf_r+0x32>
 8004d0e:	89ab      	ldrh	r3, [r5, #12]
 8004d10:	059a      	lsls	r2, r3, #22
 8004d12:	d402      	bmi.n	8004d1a <_vfiprintf_r+0x32>
 8004d14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d16:	f7ff fe75 	bl	8004a04 <__retarget_lock_acquire_recursive>
 8004d1a:	89ab      	ldrh	r3, [r5, #12]
 8004d1c:	071b      	lsls	r3, r3, #28
 8004d1e:	d501      	bpl.n	8004d24 <_vfiprintf_r+0x3c>
 8004d20:	692b      	ldr	r3, [r5, #16]
 8004d22:	b9eb      	cbnz	r3, 8004d60 <_vfiprintf_r+0x78>
 8004d24:	4629      	mov	r1, r5
 8004d26:	4630      	mov	r0, r6
 8004d28:	f7ff fc46 	bl	80045b8 <__swsetup_r>
 8004d2c:	b1c0      	cbz	r0, 8004d60 <_vfiprintf_r+0x78>
 8004d2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d30:	07dc      	lsls	r4, r3, #31
 8004d32:	d50e      	bpl.n	8004d52 <_vfiprintf_r+0x6a>
 8004d34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d38:	b01d      	add	sp, #116	; 0x74
 8004d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d3e:	4b7b      	ldr	r3, [pc, #492]	; (8004f2c <_vfiprintf_r+0x244>)
 8004d40:	429d      	cmp	r5, r3
 8004d42:	d101      	bne.n	8004d48 <_vfiprintf_r+0x60>
 8004d44:	68b5      	ldr	r5, [r6, #8]
 8004d46:	e7df      	b.n	8004d08 <_vfiprintf_r+0x20>
 8004d48:	4b79      	ldr	r3, [pc, #484]	; (8004f30 <_vfiprintf_r+0x248>)
 8004d4a:	429d      	cmp	r5, r3
 8004d4c:	bf08      	it	eq
 8004d4e:	68f5      	ldreq	r5, [r6, #12]
 8004d50:	e7da      	b.n	8004d08 <_vfiprintf_r+0x20>
 8004d52:	89ab      	ldrh	r3, [r5, #12]
 8004d54:	0598      	lsls	r0, r3, #22
 8004d56:	d4ed      	bmi.n	8004d34 <_vfiprintf_r+0x4c>
 8004d58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d5a:	f7ff fe54 	bl	8004a06 <__retarget_lock_release_recursive>
 8004d5e:	e7e9      	b.n	8004d34 <_vfiprintf_r+0x4c>
 8004d60:	2300      	movs	r3, #0
 8004d62:	9309      	str	r3, [sp, #36]	; 0x24
 8004d64:	2320      	movs	r3, #32
 8004d66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d6e:	2330      	movs	r3, #48	; 0x30
 8004d70:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004f34 <_vfiprintf_r+0x24c>
 8004d74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d78:	f04f 0901 	mov.w	r9, #1
 8004d7c:	4623      	mov	r3, r4
 8004d7e:	469a      	mov	sl, r3
 8004d80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d84:	b10a      	cbz	r2, 8004d8a <_vfiprintf_r+0xa2>
 8004d86:	2a25      	cmp	r2, #37	; 0x25
 8004d88:	d1f9      	bne.n	8004d7e <_vfiprintf_r+0x96>
 8004d8a:	ebba 0b04 	subs.w	fp, sl, r4
 8004d8e:	d00b      	beq.n	8004da8 <_vfiprintf_r+0xc0>
 8004d90:	465b      	mov	r3, fp
 8004d92:	4622      	mov	r2, r4
 8004d94:	4629      	mov	r1, r5
 8004d96:	4630      	mov	r0, r6
 8004d98:	f7ff ff93 	bl	8004cc2 <__sfputs_r>
 8004d9c:	3001      	adds	r0, #1
 8004d9e:	f000 80aa 	beq.w	8004ef6 <_vfiprintf_r+0x20e>
 8004da2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004da4:	445a      	add	r2, fp
 8004da6:	9209      	str	r2, [sp, #36]	; 0x24
 8004da8:	f89a 3000 	ldrb.w	r3, [sl]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 80a2 	beq.w	8004ef6 <_vfiprintf_r+0x20e>
 8004db2:	2300      	movs	r3, #0
 8004db4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004db8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004dbc:	f10a 0a01 	add.w	sl, sl, #1
 8004dc0:	9304      	str	r3, [sp, #16]
 8004dc2:	9307      	str	r3, [sp, #28]
 8004dc4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004dc8:	931a      	str	r3, [sp, #104]	; 0x68
 8004dca:	4654      	mov	r4, sl
 8004dcc:	2205      	movs	r2, #5
 8004dce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004dd2:	4858      	ldr	r0, [pc, #352]	; (8004f34 <_vfiprintf_r+0x24c>)
 8004dd4:	f7fb fa24 	bl	8000220 <memchr>
 8004dd8:	9a04      	ldr	r2, [sp, #16]
 8004dda:	b9d8      	cbnz	r0, 8004e14 <_vfiprintf_r+0x12c>
 8004ddc:	06d1      	lsls	r1, r2, #27
 8004dde:	bf44      	itt	mi
 8004de0:	2320      	movmi	r3, #32
 8004de2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004de6:	0713      	lsls	r3, r2, #28
 8004de8:	bf44      	itt	mi
 8004dea:	232b      	movmi	r3, #43	; 0x2b
 8004dec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004df0:	f89a 3000 	ldrb.w	r3, [sl]
 8004df4:	2b2a      	cmp	r3, #42	; 0x2a
 8004df6:	d015      	beq.n	8004e24 <_vfiprintf_r+0x13c>
 8004df8:	9a07      	ldr	r2, [sp, #28]
 8004dfa:	4654      	mov	r4, sl
 8004dfc:	2000      	movs	r0, #0
 8004dfe:	f04f 0c0a 	mov.w	ip, #10
 8004e02:	4621      	mov	r1, r4
 8004e04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e08:	3b30      	subs	r3, #48	; 0x30
 8004e0a:	2b09      	cmp	r3, #9
 8004e0c:	d94e      	bls.n	8004eac <_vfiprintf_r+0x1c4>
 8004e0e:	b1b0      	cbz	r0, 8004e3e <_vfiprintf_r+0x156>
 8004e10:	9207      	str	r2, [sp, #28]
 8004e12:	e014      	b.n	8004e3e <_vfiprintf_r+0x156>
 8004e14:	eba0 0308 	sub.w	r3, r0, r8
 8004e18:	fa09 f303 	lsl.w	r3, r9, r3
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	9304      	str	r3, [sp, #16]
 8004e20:	46a2      	mov	sl, r4
 8004e22:	e7d2      	b.n	8004dca <_vfiprintf_r+0xe2>
 8004e24:	9b03      	ldr	r3, [sp, #12]
 8004e26:	1d19      	adds	r1, r3, #4
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	9103      	str	r1, [sp, #12]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	bfbb      	ittet	lt
 8004e30:	425b      	neglt	r3, r3
 8004e32:	f042 0202 	orrlt.w	r2, r2, #2
 8004e36:	9307      	strge	r3, [sp, #28]
 8004e38:	9307      	strlt	r3, [sp, #28]
 8004e3a:	bfb8      	it	lt
 8004e3c:	9204      	strlt	r2, [sp, #16]
 8004e3e:	7823      	ldrb	r3, [r4, #0]
 8004e40:	2b2e      	cmp	r3, #46	; 0x2e
 8004e42:	d10c      	bne.n	8004e5e <_vfiprintf_r+0x176>
 8004e44:	7863      	ldrb	r3, [r4, #1]
 8004e46:	2b2a      	cmp	r3, #42	; 0x2a
 8004e48:	d135      	bne.n	8004eb6 <_vfiprintf_r+0x1ce>
 8004e4a:	9b03      	ldr	r3, [sp, #12]
 8004e4c:	1d1a      	adds	r2, r3, #4
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	9203      	str	r2, [sp, #12]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	bfb8      	it	lt
 8004e56:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004e5a:	3402      	adds	r4, #2
 8004e5c:	9305      	str	r3, [sp, #20]
 8004e5e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004f44 <_vfiprintf_r+0x25c>
 8004e62:	7821      	ldrb	r1, [r4, #0]
 8004e64:	2203      	movs	r2, #3
 8004e66:	4650      	mov	r0, sl
 8004e68:	f7fb f9da 	bl	8000220 <memchr>
 8004e6c:	b140      	cbz	r0, 8004e80 <_vfiprintf_r+0x198>
 8004e6e:	2340      	movs	r3, #64	; 0x40
 8004e70:	eba0 000a 	sub.w	r0, r0, sl
 8004e74:	fa03 f000 	lsl.w	r0, r3, r0
 8004e78:	9b04      	ldr	r3, [sp, #16]
 8004e7a:	4303      	orrs	r3, r0
 8004e7c:	3401      	adds	r4, #1
 8004e7e:	9304      	str	r3, [sp, #16]
 8004e80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e84:	482c      	ldr	r0, [pc, #176]	; (8004f38 <_vfiprintf_r+0x250>)
 8004e86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e8a:	2206      	movs	r2, #6
 8004e8c:	f7fb f9c8 	bl	8000220 <memchr>
 8004e90:	2800      	cmp	r0, #0
 8004e92:	d03f      	beq.n	8004f14 <_vfiprintf_r+0x22c>
 8004e94:	4b29      	ldr	r3, [pc, #164]	; (8004f3c <_vfiprintf_r+0x254>)
 8004e96:	bb1b      	cbnz	r3, 8004ee0 <_vfiprintf_r+0x1f8>
 8004e98:	9b03      	ldr	r3, [sp, #12]
 8004e9a:	3307      	adds	r3, #7
 8004e9c:	f023 0307 	bic.w	r3, r3, #7
 8004ea0:	3308      	adds	r3, #8
 8004ea2:	9303      	str	r3, [sp, #12]
 8004ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ea6:	443b      	add	r3, r7
 8004ea8:	9309      	str	r3, [sp, #36]	; 0x24
 8004eaa:	e767      	b.n	8004d7c <_vfiprintf_r+0x94>
 8004eac:	fb0c 3202 	mla	r2, ip, r2, r3
 8004eb0:	460c      	mov	r4, r1
 8004eb2:	2001      	movs	r0, #1
 8004eb4:	e7a5      	b.n	8004e02 <_vfiprintf_r+0x11a>
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	3401      	adds	r4, #1
 8004eba:	9305      	str	r3, [sp, #20]
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	f04f 0c0a 	mov.w	ip, #10
 8004ec2:	4620      	mov	r0, r4
 8004ec4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ec8:	3a30      	subs	r2, #48	; 0x30
 8004eca:	2a09      	cmp	r2, #9
 8004ecc:	d903      	bls.n	8004ed6 <_vfiprintf_r+0x1ee>
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d0c5      	beq.n	8004e5e <_vfiprintf_r+0x176>
 8004ed2:	9105      	str	r1, [sp, #20]
 8004ed4:	e7c3      	b.n	8004e5e <_vfiprintf_r+0x176>
 8004ed6:	fb0c 2101 	mla	r1, ip, r1, r2
 8004eda:	4604      	mov	r4, r0
 8004edc:	2301      	movs	r3, #1
 8004ede:	e7f0      	b.n	8004ec2 <_vfiprintf_r+0x1da>
 8004ee0:	ab03      	add	r3, sp, #12
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	462a      	mov	r2, r5
 8004ee6:	4b16      	ldr	r3, [pc, #88]	; (8004f40 <_vfiprintf_r+0x258>)
 8004ee8:	a904      	add	r1, sp, #16
 8004eea:	4630      	mov	r0, r6
 8004eec:	f3af 8000 	nop.w
 8004ef0:	4607      	mov	r7, r0
 8004ef2:	1c78      	adds	r0, r7, #1
 8004ef4:	d1d6      	bne.n	8004ea4 <_vfiprintf_r+0x1bc>
 8004ef6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004ef8:	07d9      	lsls	r1, r3, #31
 8004efa:	d405      	bmi.n	8004f08 <_vfiprintf_r+0x220>
 8004efc:	89ab      	ldrh	r3, [r5, #12]
 8004efe:	059a      	lsls	r2, r3, #22
 8004f00:	d402      	bmi.n	8004f08 <_vfiprintf_r+0x220>
 8004f02:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f04:	f7ff fd7f 	bl	8004a06 <__retarget_lock_release_recursive>
 8004f08:	89ab      	ldrh	r3, [r5, #12]
 8004f0a:	065b      	lsls	r3, r3, #25
 8004f0c:	f53f af12 	bmi.w	8004d34 <_vfiprintf_r+0x4c>
 8004f10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f12:	e711      	b.n	8004d38 <_vfiprintf_r+0x50>
 8004f14:	ab03      	add	r3, sp, #12
 8004f16:	9300      	str	r3, [sp, #0]
 8004f18:	462a      	mov	r2, r5
 8004f1a:	4b09      	ldr	r3, [pc, #36]	; (8004f40 <_vfiprintf_r+0x258>)
 8004f1c:	a904      	add	r1, sp, #16
 8004f1e:	4630      	mov	r0, r6
 8004f20:	f000 f880 	bl	8005024 <_printf_i>
 8004f24:	e7e4      	b.n	8004ef0 <_vfiprintf_r+0x208>
 8004f26:	bf00      	nop
 8004f28:	080054a8 	.word	0x080054a8
 8004f2c:	080054c8 	.word	0x080054c8
 8004f30:	08005488 	.word	0x08005488
 8004f34:	080054e8 	.word	0x080054e8
 8004f38:	080054f2 	.word	0x080054f2
 8004f3c:	00000000 	.word	0x00000000
 8004f40:	08004cc3 	.word	0x08004cc3
 8004f44:	080054ee 	.word	0x080054ee

08004f48 <_printf_common>:
 8004f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f4c:	4616      	mov	r6, r2
 8004f4e:	4699      	mov	r9, r3
 8004f50:	688a      	ldr	r2, [r1, #8]
 8004f52:	690b      	ldr	r3, [r1, #16]
 8004f54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	bfb8      	it	lt
 8004f5c:	4613      	movlt	r3, r2
 8004f5e:	6033      	str	r3, [r6, #0]
 8004f60:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f64:	4607      	mov	r7, r0
 8004f66:	460c      	mov	r4, r1
 8004f68:	b10a      	cbz	r2, 8004f6e <_printf_common+0x26>
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	6033      	str	r3, [r6, #0]
 8004f6e:	6823      	ldr	r3, [r4, #0]
 8004f70:	0699      	lsls	r1, r3, #26
 8004f72:	bf42      	ittt	mi
 8004f74:	6833      	ldrmi	r3, [r6, #0]
 8004f76:	3302      	addmi	r3, #2
 8004f78:	6033      	strmi	r3, [r6, #0]
 8004f7a:	6825      	ldr	r5, [r4, #0]
 8004f7c:	f015 0506 	ands.w	r5, r5, #6
 8004f80:	d106      	bne.n	8004f90 <_printf_common+0x48>
 8004f82:	f104 0a19 	add.w	sl, r4, #25
 8004f86:	68e3      	ldr	r3, [r4, #12]
 8004f88:	6832      	ldr	r2, [r6, #0]
 8004f8a:	1a9b      	subs	r3, r3, r2
 8004f8c:	42ab      	cmp	r3, r5
 8004f8e:	dc26      	bgt.n	8004fde <_printf_common+0x96>
 8004f90:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f94:	1e13      	subs	r3, r2, #0
 8004f96:	6822      	ldr	r2, [r4, #0]
 8004f98:	bf18      	it	ne
 8004f9a:	2301      	movne	r3, #1
 8004f9c:	0692      	lsls	r2, r2, #26
 8004f9e:	d42b      	bmi.n	8004ff8 <_printf_common+0xb0>
 8004fa0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004fa4:	4649      	mov	r1, r9
 8004fa6:	4638      	mov	r0, r7
 8004fa8:	47c0      	blx	r8
 8004faa:	3001      	adds	r0, #1
 8004fac:	d01e      	beq.n	8004fec <_printf_common+0xa4>
 8004fae:	6823      	ldr	r3, [r4, #0]
 8004fb0:	68e5      	ldr	r5, [r4, #12]
 8004fb2:	6832      	ldr	r2, [r6, #0]
 8004fb4:	f003 0306 	and.w	r3, r3, #6
 8004fb8:	2b04      	cmp	r3, #4
 8004fba:	bf08      	it	eq
 8004fbc:	1aad      	subeq	r5, r5, r2
 8004fbe:	68a3      	ldr	r3, [r4, #8]
 8004fc0:	6922      	ldr	r2, [r4, #16]
 8004fc2:	bf0c      	ite	eq
 8004fc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fc8:	2500      	movne	r5, #0
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	bfc4      	itt	gt
 8004fce:	1a9b      	subgt	r3, r3, r2
 8004fd0:	18ed      	addgt	r5, r5, r3
 8004fd2:	2600      	movs	r6, #0
 8004fd4:	341a      	adds	r4, #26
 8004fd6:	42b5      	cmp	r5, r6
 8004fd8:	d11a      	bne.n	8005010 <_printf_common+0xc8>
 8004fda:	2000      	movs	r0, #0
 8004fdc:	e008      	b.n	8004ff0 <_printf_common+0xa8>
 8004fde:	2301      	movs	r3, #1
 8004fe0:	4652      	mov	r2, sl
 8004fe2:	4649      	mov	r1, r9
 8004fe4:	4638      	mov	r0, r7
 8004fe6:	47c0      	blx	r8
 8004fe8:	3001      	adds	r0, #1
 8004fea:	d103      	bne.n	8004ff4 <_printf_common+0xac>
 8004fec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ff4:	3501      	adds	r5, #1
 8004ff6:	e7c6      	b.n	8004f86 <_printf_common+0x3e>
 8004ff8:	18e1      	adds	r1, r4, r3
 8004ffa:	1c5a      	adds	r2, r3, #1
 8004ffc:	2030      	movs	r0, #48	; 0x30
 8004ffe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005002:	4422      	add	r2, r4
 8005004:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005008:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800500c:	3302      	adds	r3, #2
 800500e:	e7c7      	b.n	8004fa0 <_printf_common+0x58>
 8005010:	2301      	movs	r3, #1
 8005012:	4622      	mov	r2, r4
 8005014:	4649      	mov	r1, r9
 8005016:	4638      	mov	r0, r7
 8005018:	47c0      	blx	r8
 800501a:	3001      	adds	r0, #1
 800501c:	d0e6      	beq.n	8004fec <_printf_common+0xa4>
 800501e:	3601      	adds	r6, #1
 8005020:	e7d9      	b.n	8004fd6 <_printf_common+0x8e>
	...

08005024 <_printf_i>:
 8005024:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005028:	7e0f      	ldrb	r7, [r1, #24]
 800502a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800502c:	2f78      	cmp	r7, #120	; 0x78
 800502e:	4691      	mov	r9, r2
 8005030:	4680      	mov	r8, r0
 8005032:	460c      	mov	r4, r1
 8005034:	469a      	mov	sl, r3
 8005036:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800503a:	d807      	bhi.n	800504c <_printf_i+0x28>
 800503c:	2f62      	cmp	r7, #98	; 0x62
 800503e:	d80a      	bhi.n	8005056 <_printf_i+0x32>
 8005040:	2f00      	cmp	r7, #0
 8005042:	f000 80d8 	beq.w	80051f6 <_printf_i+0x1d2>
 8005046:	2f58      	cmp	r7, #88	; 0x58
 8005048:	f000 80a3 	beq.w	8005192 <_printf_i+0x16e>
 800504c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005050:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005054:	e03a      	b.n	80050cc <_printf_i+0xa8>
 8005056:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800505a:	2b15      	cmp	r3, #21
 800505c:	d8f6      	bhi.n	800504c <_printf_i+0x28>
 800505e:	a101      	add	r1, pc, #4	; (adr r1, 8005064 <_printf_i+0x40>)
 8005060:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005064:	080050bd 	.word	0x080050bd
 8005068:	080050d1 	.word	0x080050d1
 800506c:	0800504d 	.word	0x0800504d
 8005070:	0800504d 	.word	0x0800504d
 8005074:	0800504d 	.word	0x0800504d
 8005078:	0800504d 	.word	0x0800504d
 800507c:	080050d1 	.word	0x080050d1
 8005080:	0800504d 	.word	0x0800504d
 8005084:	0800504d 	.word	0x0800504d
 8005088:	0800504d 	.word	0x0800504d
 800508c:	0800504d 	.word	0x0800504d
 8005090:	080051dd 	.word	0x080051dd
 8005094:	08005101 	.word	0x08005101
 8005098:	080051bf 	.word	0x080051bf
 800509c:	0800504d 	.word	0x0800504d
 80050a0:	0800504d 	.word	0x0800504d
 80050a4:	080051ff 	.word	0x080051ff
 80050a8:	0800504d 	.word	0x0800504d
 80050ac:	08005101 	.word	0x08005101
 80050b0:	0800504d 	.word	0x0800504d
 80050b4:	0800504d 	.word	0x0800504d
 80050b8:	080051c7 	.word	0x080051c7
 80050bc:	682b      	ldr	r3, [r5, #0]
 80050be:	1d1a      	adds	r2, r3, #4
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	602a      	str	r2, [r5, #0]
 80050c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050cc:	2301      	movs	r3, #1
 80050ce:	e0a3      	b.n	8005218 <_printf_i+0x1f4>
 80050d0:	6820      	ldr	r0, [r4, #0]
 80050d2:	6829      	ldr	r1, [r5, #0]
 80050d4:	0606      	lsls	r6, r0, #24
 80050d6:	f101 0304 	add.w	r3, r1, #4
 80050da:	d50a      	bpl.n	80050f2 <_printf_i+0xce>
 80050dc:	680e      	ldr	r6, [r1, #0]
 80050de:	602b      	str	r3, [r5, #0]
 80050e0:	2e00      	cmp	r6, #0
 80050e2:	da03      	bge.n	80050ec <_printf_i+0xc8>
 80050e4:	232d      	movs	r3, #45	; 0x2d
 80050e6:	4276      	negs	r6, r6
 80050e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050ec:	485e      	ldr	r0, [pc, #376]	; (8005268 <_printf_i+0x244>)
 80050ee:	230a      	movs	r3, #10
 80050f0:	e019      	b.n	8005126 <_printf_i+0x102>
 80050f2:	680e      	ldr	r6, [r1, #0]
 80050f4:	602b      	str	r3, [r5, #0]
 80050f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80050fa:	bf18      	it	ne
 80050fc:	b236      	sxthne	r6, r6
 80050fe:	e7ef      	b.n	80050e0 <_printf_i+0xbc>
 8005100:	682b      	ldr	r3, [r5, #0]
 8005102:	6820      	ldr	r0, [r4, #0]
 8005104:	1d19      	adds	r1, r3, #4
 8005106:	6029      	str	r1, [r5, #0]
 8005108:	0601      	lsls	r1, r0, #24
 800510a:	d501      	bpl.n	8005110 <_printf_i+0xec>
 800510c:	681e      	ldr	r6, [r3, #0]
 800510e:	e002      	b.n	8005116 <_printf_i+0xf2>
 8005110:	0646      	lsls	r6, r0, #25
 8005112:	d5fb      	bpl.n	800510c <_printf_i+0xe8>
 8005114:	881e      	ldrh	r6, [r3, #0]
 8005116:	4854      	ldr	r0, [pc, #336]	; (8005268 <_printf_i+0x244>)
 8005118:	2f6f      	cmp	r7, #111	; 0x6f
 800511a:	bf0c      	ite	eq
 800511c:	2308      	moveq	r3, #8
 800511e:	230a      	movne	r3, #10
 8005120:	2100      	movs	r1, #0
 8005122:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005126:	6865      	ldr	r5, [r4, #4]
 8005128:	60a5      	str	r5, [r4, #8]
 800512a:	2d00      	cmp	r5, #0
 800512c:	bfa2      	ittt	ge
 800512e:	6821      	ldrge	r1, [r4, #0]
 8005130:	f021 0104 	bicge.w	r1, r1, #4
 8005134:	6021      	strge	r1, [r4, #0]
 8005136:	b90e      	cbnz	r6, 800513c <_printf_i+0x118>
 8005138:	2d00      	cmp	r5, #0
 800513a:	d04d      	beq.n	80051d8 <_printf_i+0x1b4>
 800513c:	4615      	mov	r5, r2
 800513e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005142:	fb03 6711 	mls	r7, r3, r1, r6
 8005146:	5dc7      	ldrb	r7, [r0, r7]
 8005148:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800514c:	4637      	mov	r7, r6
 800514e:	42bb      	cmp	r3, r7
 8005150:	460e      	mov	r6, r1
 8005152:	d9f4      	bls.n	800513e <_printf_i+0x11a>
 8005154:	2b08      	cmp	r3, #8
 8005156:	d10b      	bne.n	8005170 <_printf_i+0x14c>
 8005158:	6823      	ldr	r3, [r4, #0]
 800515a:	07de      	lsls	r6, r3, #31
 800515c:	d508      	bpl.n	8005170 <_printf_i+0x14c>
 800515e:	6923      	ldr	r3, [r4, #16]
 8005160:	6861      	ldr	r1, [r4, #4]
 8005162:	4299      	cmp	r1, r3
 8005164:	bfde      	ittt	le
 8005166:	2330      	movle	r3, #48	; 0x30
 8005168:	f805 3c01 	strble.w	r3, [r5, #-1]
 800516c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005170:	1b52      	subs	r2, r2, r5
 8005172:	6122      	str	r2, [r4, #16]
 8005174:	f8cd a000 	str.w	sl, [sp]
 8005178:	464b      	mov	r3, r9
 800517a:	aa03      	add	r2, sp, #12
 800517c:	4621      	mov	r1, r4
 800517e:	4640      	mov	r0, r8
 8005180:	f7ff fee2 	bl	8004f48 <_printf_common>
 8005184:	3001      	adds	r0, #1
 8005186:	d14c      	bne.n	8005222 <_printf_i+0x1fe>
 8005188:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800518c:	b004      	add	sp, #16
 800518e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005192:	4835      	ldr	r0, [pc, #212]	; (8005268 <_printf_i+0x244>)
 8005194:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005198:	6829      	ldr	r1, [r5, #0]
 800519a:	6823      	ldr	r3, [r4, #0]
 800519c:	f851 6b04 	ldr.w	r6, [r1], #4
 80051a0:	6029      	str	r1, [r5, #0]
 80051a2:	061d      	lsls	r5, r3, #24
 80051a4:	d514      	bpl.n	80051d0 <_printf_i+0x1ac>
 80051a6:	07df      	lsls	r7, r3, #31
 80051a8:	bf44      	itt	mi
 80051aa:	f043 0320 	orrmi.w	r3, r3, #32
 80051ae:	6023      	strmi	r3, [r4, #0]
 80051b0:	b91e      	cbnz	r6, 80051ba <_printf_i+0x196>
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	f023 0320 	bic.w	r3, r3, #32
 80051b8:	6023      	str	r3, [r4, #0]
 80051ba:	2310      	movs	r3, #16
 80051bc:	e7b0      	b.n	8005120 <_printf_i+0xfc>
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	f043 0320 	orr.w	r3, r3, #32
 80051c4:	6023      	str	r3, [r4, #0]
 80051c6:	2378      	movs	r3, #120	; 0x78
 80051c8:	4828      	ldr	r0, [pc, #160]	; (800526c <_printf_i+0x248>)
 80051ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80051ce:	e7e3      	b.n	8005198 <_printf_i+0x174>
 80051d0:	0659      	lsls	r1, r3, #25
 80051d2:	bf48      	it	mi
 80051d4:	b2b6      	uxthmi	r6, r6
 80051d6:	e7e6      	b.n	80051a6 <_printf_i+0x182>
 80051d8:	4615      	mov	r5, r2
 80051da:	e7bb      	b.n	8005154 <_printf_i+0x130>
 80051dc:	682b      	ldr	r3, [r5, #0]
 80051de:	6826      	ldr	r6, [r4, #0]
 80051e0:	6961      	ldr	r1, [r4, #20]
 80051e2:	1d18      	adds	r0, r3, #4
 80051e4:	6028      	str	r0, [r5, #0]
 80051e6:	0635      	lsls	r5, r6, #24
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	d501      	bpl.n	80051f0 <_printf_i+0x1cc>
 80051ec:	6019      	str	r1, [r3, #0]
 80051ee:	e002      	b.n	80051f6 <_printf_i+0x1d2>
 80051f0:	0670      	lsls	r0, r6, #25
 80051f2:	d5fb      	bpl.n	80051ec <_printf_i+0x1c8>
 80051f4:	8019      	strh	r1, [r3, #0]
 80051f6:	2300      	movs	r3, #0
 80051f8:	6123      	str	r3, [r4, #16]
 80051fa:	4615      	mov	r5, r2
 80051fc:	e7ba      	b.n	8005174 <_printf_i+0x150>
 80051fe:	682b      	ldr	r3, [r5, #0]
 8005200:	1d1a      	adds	r2, r3, #4
 8005202:	602a      	str	r2, [r5, #0]
 8005204:	681d      	ldr	r5, [r3, #0]
 8005206:	6862      	ldr	r2, [r4, #4]
 8005208:	2100      	movs	r1, #0
 800520a:	4628      	mov	r0, r5
 800520c:	f7fb f808 	bl	8000220 <memchr>
 8005210:	b108      	cbz	r0, 8005216 <_printf_i+0x1f2>
 8005212:	1b40      	subs	r0, r0, r5
 8005214:	6060      	str	r0, [r4, #4]
 8005216:	6863      	ldr	r3, [r4, #4]
 8005218:	6123      	str	r3, [r4, #16]
 800521a:	2300      	movs	r3, #0
 800521c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005220:	e7a8      	b.n	8005174 <_printf_i+0x150>
 8005222:	6923      	ldr	r3, [r4, #16]
 8005224:	462a      	mov	r2, r5
 8005226:	4649      	mov	r1, r9
 8005228:	4640      	mov	r0, r8
 800522a:	47d0      	blx	sl
 800522c:	3001      	adds	r0, #1
 800522e:	d0ab      	beq.n	8005188 <_printf_i+0x164>
 8005230:	6823      	ldr	r3, [r4, #0]
 8005232:	079b      	lsls	r3, r3, #30
 8005234:	d413      	bmi.n	800525e <_printf_i+0x23a>
 8005236:	68e0      	ldr	r0, [r4, #12]
 8005238:	9b03      	ldr	r3, [sp, #12]
 800523a:	4298      	cmp	r0, r3
 800523c:	bfb8      	it	lt
 800523e:	4618      	movlt	r0, r3
 8005240:	e7a4      	b.n	800518c <_printf_i+0x168>
 8005242:	2301      	movs	r3, #1
 8005244:	4632      	mov	r2, r6
 8005246:	4649      	mov	r1, r9
 8005248:	4640      	mov	r0, r8
 800524a:	47d0      	blx	sl
 800524c:	3001      	adds	r0, #1
 800524e:	d09b      	beq.n	8005188 <_printf_i+0x164>
 8005250:	3501      	adds	r5, #1
 8005252:	68e3      	ldr	r3, [r4, #12]
 8005254:	9903      	ldr	r1, [sp, #12]
 8005256:	1a5b      	subs	r3, r3, r1
 8005258:	42ab      	cmp	r3, r5
 800525a:	dcf2      	bgt.n	8005242 <_printf_i+0x21e>
 800525c:	e7eb      	b.n	8005236 <_printf_i+0x212>
 800525e:	2500      	movs	r5, #0
 8005260:	f104 0619 	add.w	r6, r4, #25
 8005264:	e7f5      	b.n	8005252 <_printf_i+0x22e>
 8005266:	bf00      	nop
 8005268:	080054f9 	.word	0x080054f9
 800526c:	0800550a 	.word	0x0800550a

08005270 <_sbrk_r>:
 8005270:	b538      	push	{r3, r4, r5, lr}
 8005272:	4d06      	ldr	r5, [pc, #24]	; (800528c <_sbrk_r+0x1c>)
 8005274:	2300      	movs	r3, #0
 8005276:	4604      	mov	r4, r0
 8005278:	4608      	mov	r0, r1
 800527a:	602b      	str	r3, [r5, #0]
 800527c:	f7fc f820 	bl	80012c0 <_sbrk>
 8005280:	1c43      	adds	r3, r0, #1
 8005282:	d102      	bne.n	800528a <_sbrk_r+0x1a>
 8005284:	682b      	ldr	r3, [r5, #0]
 8005286:	b103      	cbz	r3, 800528a <_sbrk_r+0x1a>
 8005288:	6023      	str	r3, [r4, #0]
 800528a:	bd38      	pop	{r3, r4, r5, pc}
 800528c:	2000042c 	.word	0x2000042c

08005290 <__sread>:
 8005290:	b510      	push	{r4, lr}
 8005292:	460c      	mov	r4, r1
 8005294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005298:	f000 f8a0 	bl	80053dc <_read_r>
 800529c:	2800      	cmp	r0, #0
 800529e:	bfab      	itete	ge
 80052a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80052a2:	89a3      	ldrhlt	r3, [r4, #12]
 80052a4:	181b      	addge	r3, r3, r0
 80052a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052aa:	bfac      	ite	ge
 80052ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80052ae:	81a3      	strhlt	r3, [r4, #12]
 80052b0:	bd10      	pop	{r4, pc}

080052b2 <__swrite>:
 80052b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052b6:	461f      	mov	r7, r3
 80052b8:	898b      	ldrh	r3, [r1, #12]
 80052ba:	05db      	lsls	r3, r3, #23
 80052bc:	4605      	mov	r5, r0
 80052be:	460c      	mov	r4, r1
 80052c0:	4616      	mov	r6, r2
 80052c2:	d505      	bpl.n	80052d0 <__swrite+0x1e>
 80052c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c8:	2302      	movs	r3, #2
 80052ca:	2200      	movs	r2, #0
 80052cc:	f000 f868 	bl	80053a0 <_lseek_r>
 80052d0:	89a3      	ldrh	r3, [r4, #12]
 80052d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80052d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052da:	81a3      	strh	r3, [r4, #12]
 80052dc:	4632      	mov	r2, r6
 80052de:	463b      	mov	r3, r7
 80052e0:	4628      	mov	r0, r5
 80052e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052e6:	f000 b817 	b.w	8005318 <_write_r>

080052ea <__sseek>:
 80052ea:	b510      	push	{r4, lr}
 80052ec:	460c      	mov	r4, r1
 80052ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052f2:	f000 f855 	bl	80053a0 <_lseek_r>
 80052f6:	1c43      	adds	r3, r0, #1
 80052f8:	89a3      	ldrh	r3, [r4, #12]
 80052fa:	bf15      	itete	ne
 80052fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80052fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005302:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005306:	81a3      	strheq	r3, [r4, #12]
 8005308:	bf18      	it	ne
 800530a:	81a3      	strhne	r3, [r4, #12]
 800530c:	bd10      	pop	{r4, pc}

0800530e <__sclose>:
 800530e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005312:	f000 b813 	b.w	800533c <_close_r>
	...

08005318 <_write_r>:
 8005318:	b538      	push	{r3, r4, r5, lr}
 800531a:	4d07      	ldr	r5, [pc, #28]	; (8005338 <_write_r+0x20>)
 800531c:	4604      	mov	r4, r0
 800531e:	4608      	mov	r0, r1
 8005320:	4611      	mov	r1, r2
 8005322:	2200      	movs	r2, #0
 8005324:	602a      	str	r2, [r5, #0]
 8005326:	461a      	mov	r2, r3
 8005328:	f7fb f973 	bl	8000612 <_write>
 800532c:	1c43      	adds	r3, r0, #1
 800532e:	d102      	bne.n	8005336 <_write_r+0x1e>
 8005330:	682b      	ldr	r3, [r5, #0]
 8005332:	b103      	cbz	r3, 8005336 <_write_r+0x1e>
 8005334:	6023      	str	r3, [r4, #0]
 8005336:	bd38      	pop	{r3, r4, r5, pc}
 8005338:	2000042c 	.word	0x2000042c

0800533c <_close_r>:
 800533c:	b538      	push	{r3, r4, r5, lr}
 800533e:	4d06      	ldr	r5, [pc, #24]	; (8005358 <_close_r+0x1c>)
 8005340:	2300      	movs	r3, #0
 8005342:	4604      	mov	r4, r0
 8005344:	4608      	mov	r0, r1
 8005346:	602b      	str	r3, [r5, #0]
 8005348:	f7fb ff85 	bl	8001256 <_close>
 800534c:	1c43      	adds	r3, r0, #1
 800534e:	d102      	bne.n	8005356 <_close_r+0x1a>
 8005350:	682b      	ldr	r3, [r5, #0]
 8005352:	b103      	cbz	r3, 8005356 <_close_r+0x1a>
 8005354:	6023      	str	r3, [r4, #0]
 8005356:	bd38      	pop	{r3, r4, r5, pc}
 8005358:	2000042c 	.word	0x2000042c

0800535c <_fstat_r>:
 800535c:	b538      	push	{r3, r4, r5, lr}
 800535e:	4d07      	ldr	r5, [pc, #28]	; (800537c <_fstat_r+0x20>)
 8005360:	2300      	movs	r3, #0
 8005362:	4604      	mov	r4, r0
 8005364:	4608      	mov	r0, r1
 8005366:	4611      	mov	r1, r2
 8005368:	602b      	str	r3, [r5, #0]
 800536a:	f7fb ff80 	bl	800126e <_fstat>
 800536e:	1c43      	adds	r3, r0, #1
 8005370:	d102      	bne.n	8005378 <_fstat_r+0x1c>
 8005372:	682b      	ldr	r3, [r5, #0]
 8005374:	b103      	cbz	r3, 8005378 <_fstat_r+0x1c>
 8005376:	6023      	str	r3, [r4, #0]
 8005378:	bd38      	pop	{r3, r4, r5, pc}
 800537a:	bf00      	nop
 800537c:	2000042c 	.word	0x2000042c

08005380 <_isatty_r>:
 8005380:	b538      	push	{r3, r4, r5, lr}
 8005382:	4d06      	ldr	r5, [pc, #24]	; (800539c <_isatty_r+0x1c>)
 8005384:	2300      	movs	r3, #0
 8005386:	4604      	mov	r4, r0
 8005388:	4608      	mov	r0, r1
 800538a:	602b      	str	r3, [r5, #0]
 800538c:	f7fb ff7f 	bl	800128e <_isatty>
 8005390:	1c43      	adds	r3, r0, #1
 8005392:	d102      	bne.n	800539a <_isatty_r+0x1a>
 8005394:	682b      	ldr	r3, [r5, #0]
 8005396:	b103      	cbz	r3, 800539a <_isatty_r+0x1a>
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	bd38      	pop	{r3, r4, r5, pc}
 800539c:	2000042c 	.word	0x2000042c

080053a0 <_lseek_r>:
 80053a0:	b538      	push	{r3, r4, r5, lr}
 80053a2:	4d07      	ldr	r5, [pc, #28]	; (80053c0 <_lseek_r+0x20>)
 80053a4:	4604      	mov	r4, r0
 80053a6:	4608      	mov	r0, r1
 80053a8:	4611      	mov	r1, r2
 80053aa:	2200      	movs	r2, #0
 80053ac:	602a      	str	r2, [r5, #0]
 80053ae:	461a      	mov	r2, r3
 80053b0:	f7fb ff78 	bl	80012a4 <_lseek>
 80053b4:	1c43      	adds	r3, r0, #1
 80053b6:	d102      	bne.n	80053be <_lseek_r+0x1e>
 80053b8:	682b      	ldr	r3, [r5, #0]
 80053ba:	b103      	cbz	r3, 80053be <_lseek_r+0x1e>
 80053bc:	6023      	str	r3, [r4, #0]
 80053be:	bd38      	pop	{r3, r4, r5, pc}
 80053c0:	2000042c 	.word	0x2000042c

080053c4 <__malloc_lock>:
 80053c4:	4801      	ldr	r0, [pc, #4]	; (80053cc <__malloc_lock+0x8>)
 80053c6:	f7ff bb1d 	b.w	8004a04 <__retarget_lock_acquire_recursive>
 80053ca:	bf00      	nop
 80053cc:	20000420 	.word	0x20000420

080053d0 <__malloc_unlock>:
 80053d0:	4801      	ldr	r0, [pc, #4]	; (80053d8 <__malloc_unlock+0x8>)
 80053d2:	f7ff bb18 	b.w	8004a06 <__retarget_lock_release_recursive>
 80053d6:	bf00      	nop
 80053d8:	20000420 	.word	0x20000420

080053dc <_read_r>:
 80053dc:	b538      	push	{r3, r4, r5, lr}
 80053de:	4d07      	ldr	r5, [pc, #28]	; (80053fc <_read_r+0x20>)
 80053e0:	4604      	mov	r4, r0
 80053e2:	4608      	mov	r0, r1
 80053e4:	4611      	mov	r1, r2
 80053e6:	2200      	movs	r2, #0
 80053e8:	602a      	str	r2, [r5, #0]
 80053ea:	461a      	mov	r2, r3
 80053ec:	f7fb ff16 	bl	800121c <_read>
 80053f0:	1c43      	adds	r3, r0, #1
 80053f2:	d102      	bne.n	80053fa <_read_r+0x1e>
 80053f4:	682b      	ldr	r3, [r5, #0]
 80053f6:	b103      	cbz	r3, 80053fa <_read_r+0x1e>
 80053f8:	6023      	str	r3, [r4, #0]
 80053fa:	bd38      	pop	{r3, r4, r5, pc}
 80053fc:	2000042c 	.word	0x2000042c

08005400 <_init>:
 8005400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005402:	bf00      	nop
 8005404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005406:	bc08      	pop	{r3}
 8005408:	469e      	mov	lr, r3
 800540a:	4770      	bx	lr

0800540c <_fini>:
 800540c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800540e:	bf00      	nop
 8005410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005412:	bc08      	pop	{r3}
 8005414:	469e      	mov	lr, r3
 8005416:	4770      	bx	lr
