                         Chronologic VCS (TM)
          Version D-2010.06-SP1 -- Sat Jun 16 07:42:00 2018
               Copyright (c) 1991-2010 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './basic_modules.v'
Parsing design file './Coding_decoding.v'
Parsing design file './convert_int_to_float.v'
Parsing design file './convert_RGB_to_YCbCr.v'
Parsing design file './convert_YCbCr_to_RGB.v'
Parsing design file './DCT_2D_reverse.v'
Parsing design file './dct_2_D.v'
Parsing design file './dct.v'
Parsing design file './floating_point_unit.v'
Parsing design file './image_compression_ip.v'
Parsing design file './mem_8x8_matrix.v'
Parsing design file './mem_r_dct.v'
Parsing design file './mem_result.v'
Parsing design file './mem_RGB.v'
Parsing design file './mem_YCbCr.v'
Parsing design file './quantization.v'
Parsing design file './specific_multipliers.v'
Parsing design file './test_bench.v'
Top Level Modules:
       not_gate
       dich_phai
       extend_8to25_bits
       half_adder
       right_shifter
       shift_right_1_bit
       delay_1_clock_b
       transpose
       mem_8x8_transpose
       mem_8x8_r_DCT
       test_bench
TimeScale is 1 ps / 1 ps
Starting vcs inline pass...
35 modules and 0 UDP read.
recompiling module not_gate
recompiling module full_adder
recompiling module dich_phai
recompiling module extend_8to25_bits
recompiling module half_adder
recompiling module adder_unsign_6_bits
recompiling module adder_unsign_8_bits
recompiling module sub_nadd_9_sign_bits
recompiling module sub_nadd_25_sign_bits
recompiling module cong_25bits
recompiling module tru_25bits
recompiling module add_24_bits
recompiling module multiplier_6x6_bits
recompiling module multiplier_12x12_bits
recompiling module right_shifter
recompiling module shift_right_1_bit
recompiling module coding
recompiling module decoding
recompiling module convert_int_into_float
recompiling module convert_float_into_int
recompiling module DCT_1D_reverse
recompiling module DCT_2D_reverse
recompiling module delay_1_clock_b
recompiling module dct_2_D
recompiling module dct
recompiling module FP
recompiling module transpose
recompiling module mem_8x8
recompiling module mem_8x8_transpose
recompiling module mem_8x8_r_DCT
recompiling module Chrominance_quantization
recompiling module Cb_Cr_unquantization
recompiling module multiplier_39
recompiling module multiplier_35
recompiling module test_bench
All of 35 modules done
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -melf_i386   _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libvirsim.so /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/librterrorinf.so /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libsnpsmalloc.so     /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libvcsnew.so        /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/vcs_save_restore_new.o /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: 2.727 seconds to compile + 1.030 seconds to elab + .654 seconds to link + 58.585 seconds in simulation
