// Seed: 2536882276
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    inout logic id_5,
    output logic id_6,
    input id_7
);
  type_0 id_8 (
      .id_0(1),
      .id_1(id_1 > 1)
  );
  type_16(
      id_6, id_7, 1
  );
  logic id_9;
  assign id_9 = 1;
endmodule
