// Seed: 3133823616
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      .id_0(id_4), .id_1(1), .id_2(1)
  );
  wire id_6;
  wire id_7 = id_7;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wand id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri id_8
    , id_27,
    input uwire id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12
    , id_28,
    input uwire id_13,
    output supply0 id_14,
    input uwire id_15,
    input uwire id_16,
    output tri id_17,
    output wor id_18,
    input tri1 id_19,
    input tri id_20,
    input wand id_21,
    input supply1 id_22,
    input wand id_23
    , id_29,
    input wire id_24,
    output wand id_25
);
  assign id_1 = 1'd0;
  module_0(
      id_29, id_27, id_27, id_28
  );
endmodule
