v 20140308 2
B 300 300 2100 2400 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 2100 300 2100 1 0 0
{
T 100 2150 5 10 0 0 0 0 1
pintype=Input
T 355 2095 9 10 1 1 0 0 1
pinlabel=\_MLCR
T 205 2145 5 10 1 1 0 6 1
pinnumber=1
T 100 2150 5 10 0 0 0 0 1
pinseq=1
}
P 0 700 300 700 1 0 0
{
T 100 750 5 10 0 0 0 0 1
pintype=IO
T 355 695 9 10 1 1 0 0 1
pinlabel=RA0
T 205 745 5 10 1 1 0 6 1
pinnumber=2
T 100 750 5 10 0 0 0 0 1
pinseq=2
}
P 0 900 300 900 1 0 0
{
T 100 950 5 10 0 0 0 0 1
pintype=IO
T 355 895 9 10 1 1 0 0 1
pinlabel=RA1
T 205 945 5 10 1 1 0 6 1
pinnumber=3
T 100 950 5 10 0 0 0 0 1
pinseq=3
}
P 2700 700 2400 700 1 0 0
{
T 2600 750 5 10 0 0 0 6 1
pintype=IO
T 2345 695 9 10 1 1 0 6 1
pinlabel=RB0_RP0
T 2495 745 5 10 1 1 0 0 1
pinnumber=4
T 2600 750 5 10 0 0 0 6 1
pinseq=4
}
P 2700 900 2400 900 1 0 0
{
T 2600 950 5 10 0 0 0 6 1
pintype=IO
T 2345 895 9 10 1 1 0 6 1
pinlabel=RB1_RP1
T 2495 945 5 10 1 1 0 0 1
pinnumber=5
T 2600 950 5 10 0 0 0 6 1
pinseq=5
}
P 0 1100 300 1100 1 0 0
{
T 100 1150 5 10 0 0 0 0 1
pintype=io
T 355 1095 9 10 1 1 0 0 1
pinlabel=RA2
T 205 1145 5 10 1 1 0 6 1
pinnumber=6
T 100 1150 5 10 0 0 0 0 1
pinseq=6
}
P 0 1300 300 1300 1 0 0
{
T 100 1350 5 10 0 0 0 0 1
pintype=io
T 355 1295 9 10 1 1 0 0 1
pinlabel=RA3
T 205 1345 5 10 1 1 0 6 1
pinnumber=7
T 100 1350 5 10 0 0 0 0 1
pinseq=7
}
P 2700 1100 2400 1100 1 0 0
{
T 2600 1150 5 10 0 0 0 6 1
pintype=io
T 2345 1095 9 10 1 1 0 6 1
pinlabel=RB4_RP4
T 2495 1145 5 10 1 1 0 0 1
pinnumber=8
T 2600 1150 5 10 0 0 0 6 1
pinseq=8
}
P 0 1500 300 1500 1 0 0
{
T 100 1550 5 10 0 0 0 0 1
pintype=IO
T 355 1495 9 10 1 1 0 0 1
pinlabel=RA4
T 205 1545 5 10 1 1 0 6 1
pinnumber=9
T 100 1550 5 10 0 0 0 0 1
pinseq=9
}
P 2700 1300 2400 1300 1 0 0
{
T 2600 1350 5 10 0 0 0 6 1
pintype=io
T 2345 1295 9 10 1 1 0 6 1
pinlabel=RB7_RP7
T 2495 1345 5 10 1 1 0 0 1
pinnumber=10
T 2600 1350 5 10 0 0 0 6 1
pinseq=10
}
P 2700 1500 2400 1500 1 0 0
{
T 2600 1550 5 10 0 0 0 6 1
pintype=io
T 2345 1495 9 10 1 1 0 6 1
pinlabel=RB8_RP8
T 2495 1545 5 10 1 1 0 0 1
pinnumber=11
T 2600 1550 5 10 0 0 0 6 1
pinseq=11
}
P 2700 1700 2400 1700 1 0 0
{
T 2600 1750 5 10 0 0 0 6 1
pintype=io
T 2345 1695 9 10 1 1 0 6 1
pinlabel=RB9_RP9
T 2495 1745 5 10 1 1 0 0 1
pinnumber=12
T 2600 1750 5 10 0 0 0 6 1
pinseq=12
}
P 1000 0 1000 300 1 0 0
{
T 1050 100 5 10 0 0 270 6 1
pintype=pwr
T 1045 395 9 10 1 1 0 6 1
pinlabel=VSS_1
T 1045 205 5 10 1 1 270 0 1
pinnumber=13
T 1050 100 5 10 0 0 270 6 1
pinseq=13
}
P 1600 3000 1600 2700 1 0 0
{
T 1550 2900 5 10 0 0 90 6 1
pintype=pwr
T 1255 2605 9 10 1 1 180 6 1
pinlabel=VDDCORE
T 1555 2795 5 10 1 1 90 0 1
pinnumber=14
T 1550 2900 5 10 0 0 90 6 1
pinseq=14
}
P 2700 1900 2400 1900 1 0 0
{
T 2600 1950 5 10 0 0 0 6 1
pintype=io
T 2345 1895 9 10 1 1 0 6 1
pinlabel=RB14_RP14
T 2495 1945 5 10 1 1 0 0 1
pinnumber=15
T 2600 1950 5 10 0 0 0 6 1
pinseq=15
}
P 2700 2100 2400 2100 1 0 0
{
T 2600 2150 5 10 0 0 0 6 1
pintype=unknown
T 2345 2095 9 10 1 1 0 6 1
pinlabel=RB15_RP15
T 2495 2145 5 10 1 1 0 0 1
pinnumber=16
T 2600 2150 5 10 0 0 0 6 1
pinseq=16
}
P 1600 0 1600 300 1 0 0
{
T 1650 100 5 10 0 0 270 6 1
pintype=pwr
T 1945 395 9 10 1 1 0 6 1
pinlabel=VSS_2
T 1645 205 5 10 1 1 270 0 1
pinnumber=17
T 1650 100 5 10 0 0 270 6 1
pinseq=17
}
P 1000 3000 1000 2700 1 0 0
{
T 950 2900 5 10 0 0 90 6 1
pintype=pwr
T 655 2605 9 10 1 1 180 6 1
pinlabel=VDD
T 955 2795 5 10 1 1 90 0 1
pinnumber=18
T 950 2900 5 10 0 0 90 6 1
pinseq=18
}
T 495 2295 8 10 1 1 0 0 1
device=dsPIC33FJ12GP201
T -5 -5 8 10 0 1 0 0 1
description=dsPIC33FJ12GP201
T -5 -5 8 10 0 1 0 0 1
footprint=DIP18
T 2000 -800 8 10 0 1 0 0 1
refdes=U?
T -5 -5 8 10 0 1 0 0 1
author=Paolo Achdjian
