#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Feb 21 14:53:01 2020
# Process ID: 5916
# Current directory: D:/projet2_raph_oumou
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8452 D:\projet2_raph_oumou\projet2_raph_oumou.xpr
# Log file: D:/projet2_raph_oumou/vivado.log
# Journal file: D:/projet2_raph_oumou\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/projet2_raph_oumou/projet2_raph_oumou.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd w ]
add_files -fileset sim_1 D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd
remove_files  -fileset sim_1 D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd
WARNING: [Vivado 12-818] No files matched 'D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd'
file delete -force D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd w ]
add_files -fileset sim_1 D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd
update_compile_order -fileset sim_1
set_property top simon_affichage_del_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd] -no_script -reset -force -quiet
remove_files  U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd
update_compile_order -fileset sim_1
add_files -norecurse U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd
update_compile_order -fileset sources_1
set_property top simon_affichage_del [current_fileset]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/dbnc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/delay_cnt.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/lumi.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/sim/simon_affichage_del_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/msa_simon.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/dbnc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/delay_cnt.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/lumi.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/sim/simon_affichage_del_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/msa_simon.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/dbnc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/delay_cnt.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/lumi.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/sim/simon_affichage_del_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/msa_simon.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/dbnc.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/delay_cnt.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/lumi.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/sim/simon_affichage_del_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/msa_simon.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd:]
export_ip_user_files -of_objects  [get_files U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd] -no_script -reset -force -quiet
remove_files  U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd
update_compile_order -fileset sources_1
add_files -norecurse U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd] -no_script -reset -force -quiet
remove_files  U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd
update_compile_order -fileset sources_1
add_files -norecurse U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd] -no_script -reset -force -quiet
remove_files  U:/projet2_raph_oumou/rtl/simon_affichage_del.vhd
update_compile_order -fileset sources_1
import_files -norecurse Q:/projet2/rtl/simon_affichage_del.vhd
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/dbnc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dbnc'
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/delay_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/heartbeat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'heartbeat'
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [U:/projet2_raph_oumou/rtl/heartbeat.vhd:27]
ERROR: [VRFC 10-3782] unit 'heartbeat' ignored due to previous errors [U:/projet2_raph_oumou/rtl/heartbeat.vhd:23]
INFO: [VRFC 10-3070] VHDL file 'U:/projet2_raph_oumou/rtl/heartbeat.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/dbnc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dbnc'
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/delay_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/heartbeat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'heartbeat'
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [U:/projet2_raph_oumou/rtl/heartbeat.vhd:27]
ERROR: [VRFC 10-3782] unit 'heartbeat' ignored due to previous errors [U:/projet2_raph_oumou/rtl/heartbeat.vhd:23]
INFO: [VRFC 10-3070] VHDL file 'U:/projet2_raph_oumou/rtl/heartbeat.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type {VHDL 2008} [get_files  D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/dbnc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dbnc'
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/delay_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/heartbeat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'heartbeat'
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [U:/projet2_raph_oumou/rtl/heartbeat.vhd:27]
ERROR: [VRFC 10-3782] unit 'heartbeat' ignored due to previous errors [U:/projet2_raph_oumou/rtl/heartbeat.vhd:23]
INFO: [VRFC 10-3070] VHDL file 'U:/projet2_raph_oumou/rtl/heartbeat.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del'
ERROR: [VRFC 10-4982] syntax error near 'msa_simon_inst' [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:225]
ERROR: [VRFC 10-4982] syntax error near 'seq_length_inst' [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:227]
ERROR: [VRFC 10-4982] syntax error near ':' [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:259]
ERROR: [VRFC 10-719] formal port/generic <short_sim> is not declared in <delay_cnt> [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:278]
ERROR: [VRFC 10-719] formal port/generic <rst_i> is not declared in <delay_cnt> [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:283]
ERROR: [VRFC 10-4982] syntax error near 'heartbeat_inst' [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:296]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:41]
INFO: [VRFC 10-3070] VHDL file 'D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/sim/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top prbs7_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prbs7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prbs7_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'prbs7' remains a black box since it has no binding entity [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.prbs7_tb
Built simulation snapshot prbs7_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xsim.dir/prbs7_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xsim.dir/prbs7_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 21 16:54:25 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 21 16:54:25 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 803.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prbs7_tb_behav -key {Behavioral:sim_1:Functional:prbs7_tb} -tclbatch {prbs7_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source prbs7_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prbs7_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 823.871 ; gain = 19.957
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prbs7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prbs7_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/prbs7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_100mhz_i> does not exist in entity <prbs7>.  Please compare the definition of block <prbs7> to its component declaration and its instantion to detect the mismatch. [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit prbs7_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prbs7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prbs7_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_100mhz_i> does not exist in entity <prbs7>.  Please compare the definition of block <prbs7> to its component declaration and its instantion to detect the mismatch. [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit prbs7_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prbs7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prbs7_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/prbs7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_100mhz_i> does not exist in entity <prbs7>.  Please compare the definition of block <prbs7> to its component declaration and its instantion to detect the mismatch. [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit prbs7_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prbs7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prbs7_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/prbs7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
ERROR: [VRFC 10-2989] 'clk_i' is not declared [U:/projet2_raph_oumou/rtl/prbs7.vhd:42]
ERROR: [VRFC 10-3137] attribute 'event' requires a static signal prefix [U:/projet2_raph_oumou/rtl/prbs7.vhd:42]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [U:/projet2_raph_oumou/rtl/prbs7.vhd:42]
ERROR: [VRFC 10-2989] 'clk_i' is not declared [U:/projet2_raph_oumou/rtl/prbs7.vhd:40]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [U:/projet2_raph_oumou/rtl/prbs7.vhd:34]
INFO: [VRFC 10-3070] VHDL file 'U:/projet2_raph_oumou/rtl/prbs7.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prbs7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prbs7_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/projet2_raph_oumou/rtl/prbs7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_100mhz_i> does not exist in entity <prbs7>.  Please compare the definition of block <prbs7> to its component declaration and its instantion to detect the mismatch. [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit prbs7_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prbs7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prbs7_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_100mhz_i> does not exist in entity <prbs7>.  Please compare the definition of block <prbs7> to its component declaration and its instantion to detect the mismatch. [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit prbs7_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
set_property top prbs7 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'prbs7_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prbs7_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prbs7_tb_behav xil_defaultlib.prbs7_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_100mhz_i> does not exist in entity <prbs7>.  Please compare the definition of block <prbs7> to its component declaration and its instantion to detect the mismatch. [D:/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/new/prbs7_tb.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit prbs7_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 17:55:39 2020...
