// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "07/26/2017 22:48:25"

// 
// Device: Altera 10M08SAE144C8GES Package EQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module master (
	A,
	B,
	clock,
	reset_n,
	ram_rst,
	ram_cs_n,
	ram_ck_p,
	ram_ck_n,
	ram_rwds,
	ram_dq);
output 	A;
output 	B;
input 	clock;
input 	reset_n;
output 	ram_rst;
output 	ram_cs_n;
output 	ram_ck_p;
output 	ram_ck_n;
output 	ram_rwds;
output 	[7:0] ram_dq;

// Design Ports Information
// ram_rst	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_cs_n	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_ck_n	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_ck_p	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_rwds	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[0]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[1]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[2]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[3]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[4]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[5]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[6]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[7]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reset_n	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \A~input_o ;
wire \B~input_o ;
wire \ram_ck_p~input_o ;
wire \ram_rwds~input_o ;
wire \ram_dq[0]~input_o ;
wire \ram_dq[1]~input_o ;
wire \ram_dq[2]~input_o ;
wire \ram_dq[3]~input_o ;
wire \ram_dq[4]~input_o ;
wire \ram_dq[5]~input_o ;
wire \ram_dq[6]~input_o ;
wire \ram_dq[7]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \A~output_o ;
wire \B~output_o ;
wire \ram_ck_p~output_o ;
wire \ram_rwds~output_o ;
wire \ram_dq[0]~output_o ;
wire \ram_dq[1]~output_o ;
wire \ram_dq[2]~output_o ;
wire \ram_dq[3]~output_o ;
wire \ram_dq[4]~output_o ;
wire \ram_dq[5]~output_o ;
wire \ram_dq[6]~output_o ;
wire \ram_dq[7]~output_o ;
wire \ram_rst~output_o ;
wire \ram_cs_n~output_o ;
wire \ram_ck_n~output_o ;
wire \clock~input_o ;
wire \hyperram_0|ddr_ck_div_counter[0]~5_combout ;
wire \reset_n~input_o ;
wire \hrddram_test:state_counter[0]~1_combout ;
wire \hrddram_test:state_counter[3]~2 ;
wire \hrddram_test:state_counter[4]~1_combout ;
wire \~GND~combout ;
wire \hrddram_test:state_counter[4]~q ;
wire \hrddram_test:state_counter[4]~2 ;
wire \hrddram_test:state_counter[5]~1_combout ;
wire \hrddram_test:state_counter[5]~q ;
wire \hrddram_test:state_counter[5]~2 ;
wire \hrddram_test:state_counter[6]~1_combout ;
wire \hrddram_test:state_counter[6]~q ;
wire \hrddram_test:state_counter[6]~2 ;
wire \hrddram_test:state_counter[7]~1_combout ;
wire \hrddram_test:state_counter[7]~q ;
wire \hrddram_test:state_counter[7]~2 ;
wire \hrddram_test:state_counter[8]~1_combout ;
wire \hrddram_test:state_counter[8]~q ;
wire \hrddram_test:state_counter[8]~2 ;
wire \hrddram_test:state_counter[9]~1_combout ;
wire \hrddram_test:state_counter[9]~q ;
wire \hrddram_test:state_counter[9]~2 ;
wire \hrddram_test:state_counter[10]~1_combout ;
wire \hrddram_test:state_counter[10]~q ;
wire \hrddram_test:state_counter[12]~1_combout ;
wire \hrddram_test:state_counter[12]~2_combout ;
wire \hrddram_test:state_counter[10]~2 ;
wire \hrddram_test:state_counter[11]~1_combout ;
wire \hrddram_test:state_counter[11]~q ;
wire \hrddram_test:state_counter[11]~2 ;
wire \hrddram_test:state_counter[12]~5_combout ;
wire \hrddram_test:state_counter[12]~q ;
wire \hrddram_test:state_counter[12]~3_combout ;
wire \hrddram_test:state_counter[12]~4_combout ;
wire \hrddram_test:state_counter[0]~q ;
wire \hrddram_test:state_counter[0]~2 ;
wire \hrddram_test:state_counter[1]~1_combout ;
wire \hrddram_test:state_counter[1]~q ;
wire \hrddram_test:state_counter[1]~2 ;
wire \hrddram_test:state_counter[2]~1_combout ;
wire \hrddram_test:state_counter[2]~q ;
wire \hrddram_test:state_counter[2]~2 ;
wire \hrddram_test:state_counter[3]~1_combout ;
wire \hrddram_test:state_counter[3]~q ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \ram_wr_request~0_combout ;
wire \ram_wr_request~q ;
wire \hyperram_0|next_control_state.command~0_combout ;
wire \hyperram_0|ddr_ck_div_counter[1]~8 ;
wire \hyperram_0|ddr_ck_div_counter[2]~9_combout ;
wire \hyperram_0|ddr_ck_div_counter[2]~10 ;
wire \hyperram_0|ddr_ck_div_counter[3]~11_combout ;
wire \hyperram_0|ddr_ck_div_counter[3]~12 ;
wire \hyperram_0|ddr_ck_div_counter[4]~13_combout ;
wire \hyperram_0|Equal0~0_combout ;
wire \hyperram_0|ddr_ck_div_counter[2]~15_combout ;
wire \hyperram_0|ddr_ck_div_counter[0]~6 ;
wire \hyperram_0|ddr_ck_div_counter[1]~7_combout ;
wire \hyperram_0|internal_clock~0_combout ;
wire \hyperram_0|internal_clock~1_combout ;
wire \hyperram_0|internal_clock~q ;
wire \hyperram_0|Add1~0_combout ;
wire \hyperram_0|Add1~5_combout ;
wire \hyperram_0|internal_clock~clkctrl_outclk ;
wire \hyperram_0|Add1~1 ;
wire \hyperram_0|Add1~2_combout ;
wire \hyperram_0|Add1~4_combout ;
wire \hyperram_0|Add1~3 ;
wire \hyperram_0|Add1~6_combout ;
wire \hyperram_0|Add1~8_combout ;
wire \hyperram_0|internal_data_out[0]~0_combout ;
wire \hyperram_0|internal_data_out[5]~1_combout ;
wire [4:0] \hyperram_0|ddr_ck_div_counter ;
wire [4:0] \hyperram_0|command_counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X19_Y25_N2
fiftyfivenm_io_obuf \A~output (
	.i(\hyperram_0|internal_clock~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A~output_o ),
	.obar());
// synopsys translate_off
defparam \A~output .bus_hold = "false";
defparam \A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N2
fiftyfivenm_io_obuf \B~output (
	.i(!\hyperram_0|next_control_state.command~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B~output_o ),
	.obar());
// synopsys translate_off
defparam \B~output .bus_hold = "false";
defparam \B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
fiftyfivenm_io_obuf \ram_ck_p~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_ck_p~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_ck_p~output .bus_hold = "false";
defparam \ram_ck_p~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
fiftyfivenm_io_obuf \ram_rwds~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_rwds~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_rwds~output .bus_hold = "false";
defparam \ram_rwds~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N23
fiftyfivenm_io_obuf \ram_dq[0]~output (
	.i(\hyperram_0|internal_data_out[0]~0_combout ),
	.oe(!\hyperram_0|next_control_state.command~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[0]~output .bus_hold = "false";
defparam \ram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N30
fiftyfivenm_io_obuf \ram_dq[1]~output (
	.i(\hyperram_0|next_control_state.command~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[1]~output .bus_hold = "false";
defparam \ram_dq[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
fiftyfivenm_io_obuf \ram_dq[2]~output (
	.i(\hyperram_0|next_control_state.command~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[2]~output .bus_hold = "false";
defparam \ram_dq[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
fiftyfivenm_io_obuf \ram_dq[3]~output (
	.i(\hyperram_0|next_control_state.command~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[3]~output .bus_hold = "false";
defparam \ram_dq[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
fiftyfivenm_io_obuf \ram_dq[4]~output (
	.i(\hyperram_0|next_control_state.command~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[4]~output .bus_hold = "false";
defparam \ram_dq[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
fiftyfivenm_io_obuf \ram_dq[5]~output (
	.i(\hyperram_0|internal_data_out[5]~1_combout ),
	.oe(!\hyperram_0|next_control_state.command~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[5]~output .bus_hold = "false";
defparam \ram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
fiftyfivenm_io_obuf \ram_dq[6]~output (
	.i(\hyperram_0|next_control_state.command~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[6]~output .bus_hold = "false";
defparam \ram_dq[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
fiftyfivenm_io_obuf \ram_dq[7]~output (
	.i(\hyperram_0|next_control_state.command~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[7]~output .bus_hold = "false";
defparam \ram_dq[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \ram_rst~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_rst~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_rst~output .bus_hold = "false";
defparam \ram_rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \ram_cs_n~output (
	.i(\hyperram_0|next_control_state.command~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_cs_n~output .bus_hold = "false";
defparam \ram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N16
fiftyfivenm_io_obuf \ram_ck_n~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_ck_n~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_ck_n~output .bus_hold = "false";
defparam \ram_ck_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N8
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[0]~5 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[0]~5_combout  = \hyperram_0|ddr_ck_div_counter [0] $ (VCC)
// \hyperram_0|ddr_ck_div_counter[0]~6  = CARRY(\hyperram_0|ddr_ck_div_counter [0])

	.dataa(\hyperram_0|ddr_ck_div_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperram_0|ddr_ck_div_counter[0]~5_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[0]~6 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[0]~5 .lut_mask = 16'h55AA;
defparam \hyperram_0|ddr_ck_div_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N22
fiftyfivenm_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .listen_to_nsleep_signal = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
fiftyfivenm_lcell_comb \hrddram_test:state_counter[0]~1 (
// Equation(s):
// \hrddram_test:state_counter[0]~1_combout  = \hrddram_test:state_counter[0]~q  $ (VCC)
// \hrddram_test:state_counter[0]~2  = CARRY(\hrddram_test:state_counter[0]~q )

	.dataa(\hrddram_test:state_counter[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[0]~1_combout ),
	.cout(\hrddram_test:state_counter[0]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[0]~1 .lut_mask = 16'h55AA;
defparam \hrddram_test:state_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
fiftyfivenm_lcell_comb \hrddram_test:state_counter[3]~1 (
// Equation(s):
// \hrddram_test:state_counter[3]~1_combout  = (\hrddram_test:state_counter[3]~q  & (!\hrddram_test:state_counter[2]~2 )) # (!\hrddram_test:state_counter[3]~q  & ((\hrddram_test:state_counter[2]~2 ) # (GND)))
// \hrddram_test:state_counter[3]~2  = CARRY((!\hrddram_test:state_counter[2]~2 ) # (!\hrddram_test:state_counter[3]~q ))

	.dataa(\hrddram_test:state_counter[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[2]~2 ),
	.combout(\hrddram_test:state_counter[3]~1_combout ),
	.cout(\hrddram_test:state_counter[3]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[3]~1 .lut_mask = 16'h5A5F;
defparam \hrddram_test:state_counter[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
fiftyfivenm_lcell_comb \hrddram_test:state_counter[4]~1 (
// Equation(s):
// \hrddram_test:state_counter[4]~1_combout  = (\hrddram_test:state_counter[4]~q  & (\hrddram_test:state_counter[3]~2  $ (GND))) # (!\hrddram_test:state_counter[4]~q  & (!\hrddram_test:state_counter[3]~2  & VCC))
// \hrddram_test:state_counter[4]~2  = CARRY((\hrddram_test:state_counter[4]~q  & !\hrddram_test:state_counter[3]~2 ))

	.dataa(\hrddram_test:state_counter[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[3]~2 ),
	.combout(\hrddram_test:state_counter[4]~1_combout ),
	.cout(\hrddram_test:state_counter[4]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[4]~1 .lut_mask = 16'hA50A;
defparam \hrddram_test:state_counter[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \hrddram_test:state_counter[4] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[4]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[4] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
fiftyfivenm_lcell_comb \hrddram_test:state_counter[5]~1 (
// Equation(s):
// \hrddram_test:state_counter[5]~1_combout  = (\hrddram_test:state_counter[5]~q  & (!\hrddram_test:state_counter[4]~2 )) # (!\hrddram_test:state_counter[5]~q  & ((\hrddram_test:state_counter[4]~2 ) # (GND)))
// \hrddram_test:state_counter[5]~2  = CARRY((!\hrddram_test:state_counter[4]~2 ) # (!\hrddram_test:state_counter[5]~q ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[4]~2 ),
	.combout(\hrddram_test:state_counter[5]~1_combout ),
	.cout(\hrddram_test:state_counter[5]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[5]~1 .lut_mask = 16'h3C3F;
defparam \hrddram_test:state_counter[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \hrddram_test:state_counter[5] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[5]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[5] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
fiftyfivenm_lcell_comb \hrddram_test:state_counter[6]~1 (
// Equation(s):
// \hrddram_test:state_counter[6]~1_combout  = (\hrddram_test:state_counter[6]~q  & (\hrddram_test:state_counter[5]~2  $ (GND))) # (!\hrddram_test:state_counter[6]~q  & (!\hrddram_test:state_counter[5]~2  & VCC))
// \hrddram_test:state_counter[6]~2  = CARRY((\hrddram_test:state_counter[6]~q  & !\hrddram_test:state_counter[5]~2 ))

	.dataa(\hrddram_test:state_counter[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[5]~2 ),
	.combout(\hrddram_test:state_counter[6]~1_combout ),
	.cout(\hrddram_test:state_counter[6]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[6]~1 .lut_mask = 16'hA50A;
defparam \hrddram_test:state_counter[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \hrddram_test:state_counter[6] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[6]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[6] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
fiftyfivenm_lcell_comb \hrddram_test:state_counter[7]~1 (
// Equation(s):
// \hrddram_test:state_counter[7]~1_combout  = (\hrddram_test:state_counter[7]~q  & (!\hrddram_test:state_counter[6]~2 )) # (!\hrddram_test:state_counter[7]~q  & ((\hrddram_test:state_counter[6]~2 ) # (GND)))
// \hrddram_test:state_counter[7]~2  = CARRY((!\hrddram_test:state_counter[6]~2 ) # (!\hrddram_test:state_counter[7]~q ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[6]~2 ),
	.combout(\hrddram_test:state_counter[7]~1_combout ),
	.cout(\hrddram_test:state_counter[7]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[7]~1 .lut_mask = 16'h3C3F;
defparam \hrddram_test:state_counter[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \hrddram_test:state_counter[7] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[7]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[7] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
fiftyfivenm_lcell_comb \hrddram_test:state_counter[8]~1 (
// Equation(s):
// \hrddram_test:state_counter[8]~1_combout  = (\hrddram_test:state_counter[8]~q  & (\hrddram_test:state_counter[7]~2  $ (GND))) # (!\hrddram_test:state_counter[8]~q  & (!\hrddram_test:state_counter[7]~2  & VCC))
// \hrddram_test:state_counter[8]~2  = CARRY((\hrddram_test:state_counter[8]~q  & !\hrddram_test:state_counter[7]~2 ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[7]~2 ),
	.combout(\hrddram_test:state_counter[8]~1_combout ),
	.cout(\hrddram_test:state_counter[8]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[8]~1 .lut_mask = 16'hC30C;
defparam \hrddram_test:state_counter[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \hrddram_test:state_counter[8] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[8]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[8] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
fiftyfivenm_lcell_comb \hrddram_test:state_counter[9]~1 (
// Equation(s):
// \hrddram_test:state_counter[9]~1_combout  = (\hrddram_test:state_counter[9]~q  & (!\hrddram_test:state_counter[8]~2 )) # (!\hrddram_test:state_counter[9]~q  & ((\hrddram_test:state_counter[8]~2 ) # (GND)))
// \hrddram_test:state_counter[9]~2  = CARRY((!\hrddram_test:state_counter[8]~2 ) # (!\hrddram_test:state_counter[9]~q ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[8]~2 ),
	.combout(\hrddram_test:state_counter[9]~1_combout ),
	.cout(\hrddram_test:state_counter[9]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[9]~1 .lut_mask = 16'h3C3F;
defparam \hrddram_test:state_counter[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \hrddram_test:state_counter[9] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[9]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[9] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
fiftyfivenm_lcell_comb \hrddram_test:state_counter[10]~1 (
// Equation(s):
// \hrddram_test:state_counter[10]~1_combout  = (\hrddram_test:state_counter[10]~q  & (\hrddram_test:state_counter[9]~2  $ (GND))) # (!\hrddram_test:state_counter[10]~q  & (!\hrddram_test:state_counter[9]~2  & VCC))
// \hrddram_test:state_counter[10]~2  = CARRY((\hrddram_test:state_counter[10]~q  & !\hrddram_test:state_counter[9]~2 ))

	.dataa(\hrddram_test:state_counter[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[9]~2 ),
	.combout(\hrddram_test:state_counter[10]~1_combout ),
	.cout(\hrddram_test:state_counter[10]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[10]~1 .lut_mask = 16'hA50A;
defparam \hrddram_test:state_counter[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \hrddram_test:state_counter[10] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[10]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[10] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
fiftyfivenm_lcell_comb \hrddram_test:state_counter[12]~1 (
// Equation(s):
// \hrddram_test:state_counter[12]~1_combout  = (!\hrddram_test:state_counter[6]~q  & (((!\hrddram_test:state_counter[3]~q  & !\hrddram_test:state_counter[4]~q )) # (!\hrddram_test:state_counter[5]~q )))

	.dataa(\hrddram_test:state_counter[3]~q ),
	.datab(\hrddram_test:state_counter[5]~q ),
	.datac(\hrddram_test:state_counter[4]~q ),
	.datad(\hrddram_test:state_counter[6]~q ),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[12]~1 .lut_mask = 16'h0037;
defparam \hrddram_test:state_counter[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
fiftyfivenm_lcell_comb \hrddram_test:state_counter[12]~2 (
// Equation(s):
// \hrddram_test:state_counter[12]~2_combout  = (!\hrddram_test:state_counter[10]~q  & (!\hrddram_test:state_counter[8]~q  & (!\hrddram_test:state_counter[7]~q  & \hrddram_test:state_counter[12]~1_combout )))

	.dataa(\hrddram_test:state_counter[10]~q ),
	.datab(\hrddram_test:state_counter[8]~q ),
	.datac(\hrddram_test:state_counter[7]~q ),
	.datad(\hrddram_test:state_counter[12]~1_combout ),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[12]~2 .lut_mask = 16'h0100;
defparam \hrddram_test:state_counter[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
fiftyfivenm_lcell_comb \hrddram_test:state_counter[11]~1 (
// Equation(s):
// \hrddram_test:state_counter[11]~1_combout  = (\hrddram_test:state_counter[11]~q  & (!\hrddram_test:state_counter[10]~2 )) # (!\hrddram_test:state_counter[11]~q  & ((\hrddram_test:state_counter[10]~2 ) # (GND)))
// \hrddram_test:state_counter[11]~2  = CARRY((!\hrddram_test:state_counter[10]~2 ) # (!\hrddram_test:state_counter[11]~q ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[10]~2 ),
	.combout(\hrddram_test:state_counter[11]~1_combout ),
	.cout(\hrddram_test:state_counter[11]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[11]~1 .lut_mask = 16'h3C3F;
defparam \hrddram_test:state_counter[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \hrddram_test:state_counter[11] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[11]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[11] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
fiftyfivenm_lcell_comb \hrddram_test:state_counter[12]~5 (
// Equation(s):
// \hrddram_test:state_counter[12]~5_combout  = \hrddram_test:state_counter[11]~2  $ (!\hrddram_test:state_counter[12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hrddram_test:state_counter[12]~q ),
	.cin(\hrddram_test:state_counter[11]~2 ),
	.combout(\hrddram_test:state_counter[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[12]~5 .lut_mask = 16'hF00F;
defparam \hrddram_test:state_counter[12]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \hrddram_test:state_counter[12] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[12]~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[12] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
fiftyfivenm_lcell_comb \hrddram_test:state_counter[12]~3 (
// Equation(s):
// \hrddram_test:state_counter[12]~3_combout  = ((!\hrddram_test:state_counter[9]~q  & !\hrddram_test:state_counter[10]~q )) # (!\hrddram_test:state_counter[11]~q )

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[9]~q ),
	.datac(\hrddram_test:state_counter[10]~q ),
	.datad(\hrddram_test:state_counter[11]~q ),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[12]~3 .lut_mask = 16'h03FF;
defparam \hrddram_test:state_counter[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
fiftyfivenm_lcell_comb \hrddram_test:state_counter[12]~4 (
// Equation(s):
// \hrddram_test:state_counter[12]~4_combout  = ((\hrddram_test:state_counter[12]~q ) # ((!\hrddram_test:state_counter[12]~2_combout  & !\hrddram_test:state_counter[12]~3_combout ))) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\hrddram_test:state_counter[12]~2_combout ),
	.datac(\hrddram_test:state_counter[12]~q ),
	.datad(\hrddram_test:state_counter[12]~3_combout ),
	.cin(gnd),
	.combout(\hrddram_test:state_counter[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hrddram_test:state_counter[12]~4 .lut_mask = 16'hF5F7;
defparam \hrddram_test:state_counter[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \hrddram_test:state_counter[0] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[0]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[0] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
fiftyfivenm_lcell_comb \hrddram_test:state_counter[1]~1 (
// Equation(s):
// \hrddram_test:state_counter[1]~1_combout  = (\hrddram_test:state_counter[1]~q  & (!\hrddram_test:state_counter[0]~2 )) # (!\hrddram_test:state_counter[1]~q  & ((\hrddram_test:state_counter[0]~2 ) # (GND)))
// \hrddram_test:state_counter[1]~2  = CARRY((!\hrddram_test:state_counter[0]~2 ) # (!\hrddram_test:state_counter[1]~q ))

	.dataa(gnd),
	.datab(\hrddram_test:state_counter[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[0]~2 ),
	.combout(\hrddram_test:state_counter[1]~1_combout ),
	.cout(\hrddram_test:state_counter[1]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[1]~1 .lut_mask = 16'h3C3F;
defparam \hrddram_test:state_counter[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \hrddram_test:state_counter[1] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[1]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[1] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
fiftyfivenm_lcell_comb \hrddram_test:state_counter[2]~1 (
// Equation(s):
// \hrddram_test:state_counter[2]~1_combout  = (\hrddram_test:state_counter[2]~q  & (\hrddram_test:state_counter[1]~2  $ (GND))) # (!\hrddram_test:state_counter[2]~q  & (!\hrddram_test:state_counter[1]~2  & VCC))
// \hrddram_test:state_counter[2]~2  = CARRY((\hrddram_test:state_counter[2]~q  & !\hrddram_test:state_counter[1]~2 ))

	.dataa(\hrddram_test:state_counter[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddram_test:state_counter[1]~2 ),
	.combout(\hrddram_test:state_counter[2]~1_combout ),
	.cout(\hrddram_test:state_counter[2]~2 ));
// synopsys translate_off
defparam \hrddram_test:state_counter[2]~1 .lut_mask = 16'hA50A;
defparam \hrddram_test:state_counter[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \hrddram_test:state_counter[2] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[2]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[2] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \hrddram_test:state_counter[3] (
	.clk(\clock~input_o ),
	.d(\hrddram_test:state_counter[3]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\hrddram_test:state_counter[12]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddram_test:state_counter[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddram_test:state_counter[3] .is_wysiwyg = "true";
defparam \hrddram_test:state_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\hrddram_test:state_counter[3]~q  & (!\hrddram_test:state_counter[1]~q  & (\hrddram_test:state_counter[2]~q  & !\hrddram_test:state_counter[4]~q )))

	.dataa(\hrddram_test:state_counter[3]~q ),
	.datab(\hrddram_test:state_counter[1]~q ),
	.datac(\hrddram_test:state_counter[2]~q ),
	.datad(\hrddram_test:state_counter[4]~q ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0010;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\hrddram_test:state_counter[6]~q  & (!\hrddram_test:state_counter[9]~q  & (\hrddram_test:state_counter[5]~q  & !\hrddram_test:state_counter[11]~q )))

	.dataa(\hrddram_test:state_counter[6]~q ),
	.datab(\hrddram_test:state_counter[9]~q ),
	.datac(\hrddram_test:state_counter[5]~q ),
	.datad(\hrddram_test:state_counter[11]~q ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0020;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\hrddram_test:state_counter[10]~q  & (!\hrddram_test:state_counter[8]~q  & (!\hrddram_test:state_counter[0]~q  & !\hrddram_test:state_counter[7]~q )))

	.dataa(\hrddram_test:state_counter[10]~q ),
	.datab(\hrddram_test:state_counter[8]~q ),
	.datac(\hrddram_test:state_counter[0]~q ),
	.datad(\hrddram_test:state_counter[7]~q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
fiftyfivenm_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\Equal0~1_combout  & (!\hrddram_test:state_counter[12]~q  & (\Equal0~2_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\hrddram_test:state_counter[12]~q ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h2000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
fiftyfivenm_lcell_comb \ram_wr_request~0 (
// Equation(s):
// \ram_wr_request~0_combout  = (\Equal0~3_combout ) # ((\hyperram_0|next_control_state.command~0_combout  & \ram_wr_request~q ))

	.dataa(gnd),
	.datab(\hyperram_0|next_control_state.command~0_combout ),
	.datac(\ram_wr_request~q ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\ram_wr_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_wr_request~0 .lut_mask = 16'hFFC0;
defparam \ram_wr_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas ram_wr_request(
	.clk(\clock~input_o ),
	.d(\ram_wr_request~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_wr_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam ram_wr_request.is_wysiwyg = "true";
defparam ram_wr_request.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
fiftyfivenm_lcell_comb \hyperram_0|next_control_state.command~0 (
// Equation(s):
// \hyperram_0|next_control_state.command~0_combout  = (((\hyperram_0|internal_clock~q ) # (!\ram_wr_request~q )) # (!\hyperram_0|next_control_state.command~0_combout )) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|next_control_state.command~0_combout ),
	.datac(\hyperram_0|internal_clock~q ),
	.datad(\ram_wr_request~q ),
	.cin(gnd),
	.combout(\hyperram_0|next_control_state.command~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|next_control_state.command~0 .lut_mask = 16'hF7FF;
defparam \hyperram_0|next_control_state.command~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[1]~7 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[1]~7_combout  = (\hyperram_0|ddr_ck_div_counter [1] & (!\hyperram_0|ddr_ck_div_counter[0]~6 )) # (!\hyperram_0|ddr_ck_div_counter [1] & ((\hyperram_0|ddr_ck_div_counter[0]~6 ) # (GND)))
// \hyperram_0|ddr_ck_div_counter[1]~8  = CARRY((!\hyperram_0|ddr_ck_div_counter[0]~6 ) # (!\hyperram_0|ddr_ck_div_counter [1]))

	.dataa(\hyperram_0|ddr_ck_div_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|ddr_ck_div_counter[0]~6 ),
	.combout(\hyperram_0|ddr_ck_div_counter[1]~7_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[1]~8 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[1]~7 .lut_mask = 16'h5A5F;
defparam \hyperram_0|ddr_ck_div_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[2]~9 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[2]~9_combout  = (\hyperram_0|ddr_ck_div_counter [2] & (\hyperram_0|ddr_ck_div_counter[1]~8  $ (GND))) # (!\hyperram_0|ddr_ck_div_counter [2] & (!\hyperram_0|ddr_ck_div_counter[1]~8  & VCC))
// \hyperram_0|ddr_ck_div_counter[2]~10  = CARRY((\hyperram_0|ddr_ck_div_counter [2] & !\hyperram_0|ddr_ck_div_counter[1]~8 ))

	.dataa(gnd),
	.datab(\hyperram_0|ddr_ck_div_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|ddr_ck_div_counter[1]~8 ),
	.combout(\hyperram_0|ddr_ck_div_counter[2]~9_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[2]~10 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[2]~9 .lut_mask = 16'hC30C;
defparam \hyperram_0|ddr_ck_div_counter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N15
dffeas \hyperram_0|ddr_ck_div_counter[2] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[2] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[3]~11 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[3]~11_combout  = (\hyperram_0|ddr_ck_div_counter [3] & (!\hyperram_0|ddr_ck_div_counter[2]~10 )) # (!\hyperram_0|ddr_ck_div_counter [3] & ((\hyperram_0|ddr_ck_div_counter[2]~10 ) # (GND)))
// \hyperram_0|ddr_ck_div_counter[3]~12  = CARRY((!\hyperram_0|ddr_ck_div_counter[2]~10 ) # (!\hyperram_0|ddr_ck_div_counter [3]))

	.dataa(gnd),
	.datab(\hyperram_0|ddr_ck_div_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|ddr_ck_div_counter[2]~10 ),
	.combout(\hyperram_0|ddr_ck_div_counter[3]~11_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[3]~12 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[3]~11 .lut_mask = 16'h3C3F;
defparam \hyperram_0|ddr_ck_div_counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \hyperram_0|ddr_ck_div_counter[3] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[3] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[4]~13 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[4]~13_combout  = \hyperram_0|ddr_ck_div_counter[3]~12  $ (!\hyperram_0|ddr_ck_div_counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hyperram_0|ddr_ck_div_counter [4]),
	.cin(\hyperram_0|ddr_ck_div_counter[3]~12 ),
	.combout(\hyperram_0|ddr_ck_div_counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[4]~13 .lut_mask = 16'hF00F;
defparam \hyperram_0|ddr_ck_div_counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \hyperram_0|ddr_ck_div_counter[4] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[4] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
fiftyfivenm_lcell_comb \hyperram_0|Equal0~0 (
// Equation(s):
// \hyperram_0|Equal0~0_combout  = (\hyperram_0|ddr_ck_div_counter [1]) # ((\hyperram_0|ddr_ck_div_counter [3]) # ((!\hyperram_0|ddr_ck_div_counter [4]) # (!\hyperram_0|ddr_ck_div_counter [2])))

	.dataa(\hyperram_0|ddr_ck_div_counter [1]),
	.datab(\hyperram_0|ddr_ck_div_counter [3]),
	.datac(\hyperram_0|ddr_ck_div_counter [2]),
	.datad(\hyperram_0|ddr_ck_div_counter [4]),
	.cin(gnd),
	.combout(\hyperram_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Equal0~0 .lut_mask = 16'hEFFF;
defparam \hyperram_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[2]~15 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[2]~15_combout  = ((\hyperram_0|next_control_state.command~0_combout ) # ((!\hyperram_0|ddr_ck_div_counter [0] & !\hyperram_0|Equal0~0_combout ))) # (!\reset_n~input_o )

	.dataa(\hyperram_0|ddr_ck_div_counter [0]),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|next_control_state.command~0_combout ),
	.datad(\hyperram_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|ddr_ck_div_counter[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[2]~15 .lut_mask = 16'hF3F7;
defparam \hyperram_0|ddr_ck_div_counter[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \hyperram_0|ddr_ck_div_counter[0] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[0] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \hyperram_0|ddr_ck_div_counter[1] (
	.clk(\clock~input_o ),
	.d(\hyperram_0|ddr_ck_div_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[2]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[1] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
fiftyfivenm_lcell_comb \hyperram_0|internal_clock~0 (
// Equation(s):
// \hyperram_0|internal_clock~0_combout  = (\hyperram_0|ddr_ck_div_counter [4]) # ((\hyperram_0|ddr_ck_div_counter [3] & ((\hyperram_0|ddr_ck_div_counter [1]) # (\hyperram_0|ddr_ck_div_counter [2]))))

	.dataa(\hyperram_0|ddr_ck_div_counter [1]),
	.datab(\hyperram_0|ddr_ck_div_counter [4]),
	.datac(\hyperram_0|ddr_ck_div_counter [2]),
	.datad(\hyperram_0|ddr_ck_div_counter [3]),
	.cin(gnd),
	.combout(\hyperram_0|internal_clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_clock~0 .lut_mask = 16'hFECC;
defparam \hyperram_0|internal_clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
fiftyfivenm_lcell_comb \hyperram_0|internal_clock~1 (
// Equation(s):
// \hyperram_0|internal_clock~1_combout  = (\hyperram_0|internal_clock~0_combout  & (\reset_n~input_o  & !\hyperram_0|next_control_state.command~0_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|internal_clock~0_combout ),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|next_control_state.command~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|internal_clock~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_clock~1 .lut_mask = 16'h00C0;
defparam \hyperram_0|internal_clock~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \hyperram_0|internal_clock (
	.clk(\clock~input_o ),
	.d(\hyperram_0|internal_clock~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_clock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_clock .is_wysiwyg = "true";
defparam \hyperram_0|internal_clock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
fiftyfivenm_lcell_comb \hyperram_0|Add1~0 (
// Equation(s):
// \hyperram_0|Add1~0_combout  = \hyperram_0|command_counter [0] $ (VCC)
// \hyperram_0|Add1~1  = CARRY(\hyperram_0|command_counter [0])

	.dataa(\hyperram_0|command_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperram_0|Add1~0_combout ),
	.cout(\hyperram_0|Add1~1 ));
// synopsys translate_off
defparam \hyperram_0|Add1~0 .lut_mask = 16'h55AA;
defparam \hyperram_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
fiftyfivenm_lcell_comb \hyperram_0|Add1~5 (
// Equation(s):
// \hyperram_0|Add1~5_combout  = (\reset_n~input_o  & (!\hyperram_0|next_control_state.command~0_combout  & \hyperram_0|Add1~0_combout ))

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|next_control_state.command~0_combout ),
	.datad(\hyperram_0|Add1~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add1~5 .lut_mask = 16'h0C00;
defparam \hyperram_0|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
fiftyfivenm_clkctrl \hyperram_0|internal_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\hyperram_0|internal_clock~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hyperram_0|internal_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \hyperram_0|internal_clock~clkctrl .clock_type = "global clock";
defparam \hyperram_0|internal_clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
fiftyfivenm_lcell_comb \hyperram_0|command_counter[0] (
// Equation(s):
// \hyperram_0|command_counter [0] = (GLOBAL(\hyperram_0|internal_clock~clkctrl_outclk ) & ((\hyperram_0|command_counter [0]))) # (!GLOBAL(\hyperram_0|internal_clock~clkctrl_outclk ) & (\hyperram_0|Add1~5_combout ))

	.dataa(\hyperram_0|Add1~5_combout ),
	.datab(gnd),
	.datac(\hyperram_0|command_counter [0]),
	.datad(\hyperram_0|internal_clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hyperram_0|command_counter [0]),
	.cout());
// synopsys translate_off
defparam \hyperram_0|command_counter[0] .lut_mask = 16'hF0AA;
defparam \hyperram_0|command_counter[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
fiftyfivenm_lcell_comb \hyperram_0|Add1~2 (
// Equation(s):
// \hyperram_0|Add1~2_combout  = (\hyperram_0|command_counter [1] & (!\hyperram_0|Add1~1 )) # (!\hyperram_0|command_counter [1] & ((\hyperram_0|Add1~1 ) # (GND)))
// \hyperram_0|Add1~3  = CARRY((!\hyperram_0|Add1~1 ) # (!\hyperram_0|command_counter [1]))

	.dataa(\hyperram_0|command_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add1~1 ),
	.combout(\hyperram_0|Add1~2_combout ),
	.cout(\hyperram_0|Add1~3 ));
// synopsys translate_off
defparam \hyperram_0|Add1~2 .lut_mask = 16'h5A5F;
defparam \hyperram_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
fiftyfivenm_lcell_comb \hyperram_0|Add1~4 (
// Equation(s):
// \hyperram_0|Add1~4_combout  = (\reset_n~input_o  & (!\hyperram_0|next_control_state.command~0_combout  & \hyperram_0|Add1~2_combout ))

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|next_control_state.command~0_combout ),
	.datad(\hyperram_0|Add1~2_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add1~4 .lut_mask = 16'h0C00;
defparam \hyperram_0|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
fiftyfivenm_lcell_comb \hyperram_0|command_counter[1] (
// Equation(s):
// \hyperram_0|command_counter [1] = (GLOBAL(\hyperram_0|internal_clock~clkctrl_outclk ) & ((\hyperram_0|command_counter [1]))) # (!GLOBAL(\hyperram_0|internal_clock~clkctrl_outclk ) & (\hyperram_0|Add1~4_combout ))

	.dataa(gnd),
	.datab(\hyperram_0|Add1~4_combout ),
	.datac(\hyperram_0|command_counter [1]),
	.datad(\hyperram_0|internal_clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hyperram_0|command_counter [1]),
	.cout());
// synopsys translate_off
defparam \hyperram_0|command_counter[1] .lut_mask = 16'hF0CC;
defparam \hyperram_0|command_counter[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
fiftyfivenm_lcell_comb \hyperram_0|Add1~6 (
// Equation(s):
// \hyperram_0|Add1~6_combout  = \hyperram_0|Add1~3  $ (!\hyperram_0|command_counter [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hyperram_0|command_counter [2]),
	.cin(\hyperram_0|Add1~3 ),
	.combout(\hyperram_0|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add1~6 .lut_mask = 16'hF00F;
defparam \hyperram_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
fiftyfivenm_lcell_comb \hyperram_0|Add1~8 (
// Equation(s):
// \hyperram_0|Add1~8_combout  = (!\hyperram_0|next_control_state.command~0_combout  & (\reset_n~input_o  & \hyperram_0|Add1~6_combout ))

	.dataa(\hyperram_0|next_control_state.command~0_combout ),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add1~8 .lut_mask = 16'h4040;
defparam \hyperram_0|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
fiftyfivenm_lcell_comb \hyperram_0|command_counter[2] (
// Equation(s):
// \hyperram_0|command_counter [2] = (GLOBAL(\hyperram_0|internal_clock~clkctrl_outclk ) & (\hyperram_0|command_counter [2])) # (!GLOBAL(\hyperram_0|internal_clock~clkctrl_outclk ) & ((\hyperram_0|Add1~8_combout )))

	.dataa(gnd),
	.datab(\hyperram_0|command_counter [2]),
	.datac(\hyperram_0|Add1~8_combout ),
	.datad(\hyperram_0|internal_clock~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hyperram_0|command_counter [2]),
	.cout());
// synopsys translate_off
defparam \hyperram_0|command_counter[2] .lut_mask = 16'hCCF0;
defparam \hyperram_0|command_counter[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
fiftyfivenm_lcell_comb \hyperram_0|internal_data_out[0]~0 (
// Equation(s):
// \hyperram_0|internal_data_out[0]~0_combout  = (\hyperram_0|command_counter [1] & (!\hyperram_0|command_counter [0] & !\hyperram_0|command_counter [2]))

	.dataa(gnd),
	.datab(\hyperram_0|command_counter [1]),
	.datac(\hyperram_0|command_counter [0]),
	.datad(\hyperram_0|command_counter [2]),
	.cin(gnd),
	.combout(\hyperram_0|internal_data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_data_out[0]~0 .lut_mask = 16'h000C;
defparam \hyperram_0|internal_data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
fiftyfivenm_lcell_comb \hyperram_0|internal_data_out[5]~1 (
// Equation(s):
// \hyperram_0|internal_data_out[5]~1_combout  = (!\hyperram_0|command_counter [0] & (\hyperram_0|command_counter [1] $ (!\hyperram_0|command_counter [2])))

	.dataa(gnd),
	.datab(\hyperram_0|command_counter [1]),
	.datac(\hyperram_0|command_counter [0]),
	.datad(\hyperram_0|command_counter [2]),
	.cin(gnd),
	.combout(\hyperram_0|internal_data_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_data_out[5]~1 .lut_mask = 16'h0C03;
defparam \hyperram_0|internal_data_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N1
fiftyfivenm_io_ibuf \A~input (
	.i(A),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A~input_o ));
// synopsys translate_off
defparam \A~input .bus_hold = "false";
defparam \A~input .listen_to_nsleep_signal = "false";
defparam \A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N1
fiftyfivenm_io_ibuf \B~input (
	.i(B),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B~input_o ));
// synopsys translate_off
defparam \B~input .bus_hold = "false";
defparam \B~input .listen_to_nsleep_signal = "false";
defparam \B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
fiftyfivenm_io_ibuf \ram_ck_p~input (
	.i(ram_ck_p),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_ck_p~input_o ));
// synopsys translate_off
defparam \ram_ck_p~input .bus_hold = "false";
defparam \ram_ck_p~input .listen_to_nsleep_signal = "false";
defparam \ram_ck_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N22
fiftyfivenm_io_ibuf \ram_rwds~input (
	.i(ram_rwds),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_rwds~input_o ));
// synopsys translate_off
defparam \ram_rwds~input .bus_hold = "false";
defparam \ram_rwds~input .listen_to_nsleep_signal = "false";
defparam \ram_rwds~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N22
fiftyfivenm_io_ibuf \ram_dq[0]~input (
	.i(ram_dq[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[0]~input_o ));
// synopsys translate_off
defparam \ram_dq[0]~input .bus_hold = "false";
defparam \ram_dq[0]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N29
fiftyfivenm_io_ibuf \ram_dq[1]~input (
	.i(ram_dq[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[1]~input_o ));
// synopsys translate_off
defparam \ram_dq[1]~input .bus_hold = "false";
defparam \ram_dq[1]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
fiftyfivenm_io_ibuf \ram_dq[2]~input (
	.i(ram_dq[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[2]~input_o ));
// synopsys translate_off
defparam \ram_dq[2]~input .bus_hold = "false";
defparam \ram_dq[2]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
fiftyfivenm_io_ibuf \ram_dq[3]~input (
	.i(ram_dq[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[3]~input_o ));
// synopsys translate_off
defparam \ram_dq[3]~input .bus_hold = "false";
defparam \ram_dq[3]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
fiftyfivenm_io_ibuf \ram_dq[4]~input (
	.i(ram_dq[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[4]~input_o ));
// synopsys translate_off
defparam \ram_dq[4]~input .bus_hold = "false";
defparam \ram_dq[4]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
fiftyfivenm_io_ibuf \ram_dq[5]~input (
	.i(ram_dq[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[5]~input_o ));
// synopsys translate_off
defparam \ram_dq[5]~input .bus_hold = "false";
defparam \ram_dq[5]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
fiftyfivenm_io_ibuf \ram_dq[6]~input (
	.i(ram_dq[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[6]~input_o ));
// synopsys translate_off
defparam \ram_dq[6]~input .bus_hold = "false";
defparam \ram_dq[6]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
fiftyfivenm_io_ibuf \ram_dq[7]~input (
	.i(ram_dq[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[7]~input_o ));
// synopsys translate_off
defparam \ram_dq[7]~input .bus_hold = "false";
defparam \ram_dq[7]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign ram_rst = \ram_rst~output_o ;

assign ram_cs_n = \ram_cs_n~output_o ;

assign ram_ck_n = \ram_ck_n~output_o ;

assign A = \A~output_o ;

assign B = \B~output_o ;

assign ram_ck_p = \ram_ck_p~output_o ;

assign ram_rwds = \ram_rwds~output_o ;

assign ram_dq[0] = \ram_dq[0]~output_o ;

assign ram_dq[1] = \ram_dq[1]~output_o ;

assign ram_dq[2] = \ram_dq[2]~output_o ;

assign ram_dq[3] = \ram_dq[3]~output_o ;

assign ram_dq[4] = \ram_dq[4]~output_o ;

assign ram_dq[5] = \ram_dq[5]~output_o ;

assign ram_dq[6] = \ram_dq[6]~output_o ;

assign ram_dq[7] = \ram_dq[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_16,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_18,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_19,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_129,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_136,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_138,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
