digraph test {
    "Input,1,rc_is_idle" [style=filled, color=yellow];
    "Input,1,rc_reqn" [style=filled, color=yellow];
    "Input,1,rstn" [style=filled, color=yellow];
    "Output,1,rc_ackn" [style=filled, color=green];
    "Wire,2,_00_" [style=filled, color=orange];
    "Wire,1,_01_" [style=filled, color=orange];
    "Wire,2,_02_" [style=filled, color=orange];
    "Wire,1,_03_" [style=filled, color=orange];
    "Wire,1,_04_" [style=filled, color=orange];
    "Wire,1,_05_" [style=filled, color=orange];
    "Wire,2,_06_" [style=filled, color=orange];
    "Wire,1,_07_" [style=filled, color=orange];
    "Wire,1,_08_" [style=filled, color=orange];
    "Wire,1,_09_" [style=filled, color=orange];
    "Wire,1,_10_" [style=filled, color=orange];
    "Wire,1,_11_" [style=filled, color=orange];
    "Wire,2,_12_" [style=filled, color=orange];
    "Reg,2,state_c" [style=filled, color=orange];
    "Wire,2,state_n" [style=filled, color=orange];
    "Not,Null,Not_1" [style=filled, color=pink];
    "Not,Null,Not_2" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Const,1,Constant_1'Hx" [style=filled, color=grey];
    "Eq,Null,Eq_1" [style=filled, color=pink];
    "Const,2,Constant_2'H1" [style=filled, color=grey];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Const,2,Constant_2'H0" [style=filled, color=grey];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Const,2,Constant_2'Hx" [style=filled, color=grey];
    "Eq,Null,Eq_2" [style=filled, color=pink];
    "Case,Null,Case_1" [style=filled, color=pink];
    "Eq,Null,Eq_3" [style=filled, color=pink];
    "Eq,Null,Eq_4" [style=filled, color=pink];
    "Cond,Null,Cond_4" [style=filled, color=pink];
    "Const,1,Constant_1'H1" [style=filled, color=grey];
    "Eq,Null,Eq_5" [style=filled, color=pink];
    "Cond,Null,Cond_5" [style=filled, color=pink];
    "Cond,Null,Cond_6" [style=filled, color=pink];
    "Const,1,Constant_1'H0" [style=filled, color=grey];
    "Cond,Null,Cond_7" [style=filled, color=pink];
    "Input,1,rc_is_idle" -> "Cond,Null,Cond_2" [label="1"];
    "Input,1,rc_is_idle" -> "Cond,Null,Cond_6" [label="1"];
    "Input,1,rc_reqn" -> "Not,Null,Not_1" [label="1"];
    "Input,1,rstn" -> "Not,Null,Not_2" [label="1"];
    "Wire,2,_00_" -> "Reg,2,state_c" [label="1"];
    "Wire,1,_01_" -> "Cond,Null,Cond_4" [label="2"];
    "Wire,2,_02_" -> "Case,Null,Case_1" [label="4"];
    "Wire,1,_03_" -> "Cond,Null,Cond_7" [label="1"];
    "Wire,1,_04_" -> "Cond,Null,Cond_5" [label="1"];
    "Wire,1,_05_" -> "Cond,Null,Cond_1" [label="1"];
    "Wire,2,_06_" -> "Cond,Null,Cond_3" [label="2"];
    "Wire,1,_07_" -> "Cond,Null,Cond_3" [label="1"];
    "Wire,1,_08_" -> "Case,Null,Case_1" [label="3"];
    "Wire,1,_09_" -> "Case,Null,Case_1" [label="1"];
    "Wire,1,_10_" -> "Cond,Null,Cond_4" [label="1"];
    "Wire,1,_11_" -> "Cond,Null,Cond_1" [label="2"];
    "Wire,2,_12_" -> "Case,Null,Case_1" [label="2"];
    "Reg,2,state_c" -> "Eq,Null,Eq_1" [label="1"];
    "Reg,2,state_c" -> "Eq,Null,Eq_2" [label="1"];
    "Reg,2,state_c" -> "Eq,Null,Eq_3" [label="1"];
    "Reg,2,state_c" -> "Eq,Null,Eq_4" [label="1"];
    "Reg,2,state_c" -> "Eq,Null,Eq_5" [label="1"];
    "Wire,2,state_n" -> "Cond,Null,Cond_5" [label="3"];
    "Not,Null,Not_1" -> "Wire,1,_03_" [label="1"];
    "Not,Null,Not_2" -> "Wire,1,_04_" [label="1"];
    "Cond,Null,Cond_1" -> "Wire,1,_01_" [label="1"];
    "Const,1,Constant_1'Hx" -> "Cond,Null,Cond_1" [label="3"];
    "Eq,Null,Eq_1" -> "Wire,1,_05_" [label="1"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_1" [label="2"];
    "Const,2,Constant_2'H1" -> "Cond,Null,Cond_2" [label="3"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_2" [label="2"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_3" [label="2"];
    "Const,2,Constant_2'H1" -> "Eq,Null,Eq_5" [label="2"];
    "Const,2,Constant_2'H1" -> "Cond,Null,Cond_7" [label="2"];
    "Cond,Null,Cond_2" -> "Wire,2,_06_" [label="1"];
    "Const,2,Constant_2'H0" -> "Cond,Null,Cond_2" [label="2"];
    "Const,2,Constant_2'H0" -> "Eq,Null,Eq_4" [label="2"];
    "Const,2,Constant_2'H0" -> "Cond,Null,Cond_5" [label="2"];
    "Const,2,Constant_2'H0" -> "Cond,Null,Cond_7" [label="3"];
    "Const,2,Constant_2'H0" -> "Case,Null,Case_1" [label="8"];
    "Cond,Null,Cond_3" -> "Wire,2,_02_" [label="1"];
    "Const,2,Constant_2'Hx" -> "Cond,Null,Cond_3" [label="3"];
    "Eq,Null,Eq_2" -> "Wire,1,_07_" [label="1"];
    "Case,Null,Case_1" -> "Wire,2,state_n" [label="1"];
    "Eq,Null,Eq_3" -> "Wire,1,_08_" [label="1"];
    "Eq,Null,Eq_4" -> "Wire,1,_09_" [label="1"];
    "Cond,Null,Cond_4" -> "Output,1,rc_ackn" [label="1"];
    "Const,1,Constant_1'H1" -> "Cond,Null,Cond_4" [label="3"];
    "Const,1,Constant_1'H1" -> "Cond,Null,Cond_6" [label="3"];
    "Eq,Null,Eq_5" -> "Wire,1,_10_" [label="1"];
    "Cond,Null,Cond_5" -> "Wire,2,_00_" [label="1"];
    "Cond,Null,Cond_6" -> "Wire,1,_11_" [label="1"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_6" [label="2"];
    "Cond,Null,Cond_7" -> "Wire,2,_12_" [label="1"];
}
