Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 28 16:05:15 2021
| Host         : dyna-comet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (82)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.320   -23838.863                  15587                52521        0.026        0.000                      0                52505        1.100        0.000                       0                 19583  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_10M                                                                                     {0.000 50.000}       100.000         10.000          
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_125M_1                                                                                {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_2                                                                               {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_3                                                                               {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M                                                                                          96.124        0.000                      0                  131        0.183        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M                                                                                         -2.823   -23715.916                  15528                49388        0.060        0.000                      0                49388        1.100        0.000                       0                 18405  
  CLK_125M_1                                                                                      4.887        0.000                      0                  416        0.099        0.000                      0                  416        3.358        0.000                       0                   285  
  PLL_CLKFB_2                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
  PLL_CLKFB_3                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.601        0.000                      0                  619        0.073        0.000                      0                  619        3.600        0.000                       0                   336  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.394        0.000                      0                  928        0.068        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M                                                                                    CLK_10M                                                                                          -0.100       -0.849                     12                   67        0.180        0.000                      0                   67  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.429        0.000                      0                    2  
CLK_10M                                                                                     CLK_200M                                                                                          0.209        0.000                      0                  174        0.466        0.000                      0                  174  
CLK_125M_1                                                                                  CLK_200M                                                                                         -4.320      -12.948                      3                    3        1.780        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -3.035      -35.008                     12                   12        1.439        0.000                      0                   12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.252        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_125M_1                                                                                       -2.830      -54.179                     23                   23        0.026        0.000                      0                   23  
GMII_RX_CLK                                                                                 CLK_125M_1                                                                                        5.423        0.000                      0                   19        0.041        0.000                      0                   19  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -2.593      -19.962                      9                    9        0.376        0.000                      0                    9  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.203        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          0.562        0.000                      0                  872        0.270        0.000                      0                  872  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.990        0.000                      0                  100        0.159        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       96.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.124ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.840ns (24.329%)  route 2.613ns (75.671%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 102.752 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.450     3.006    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.223     3.229 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.707     3.936    irMrsyncTime[4]
    SLICE_X40Y118        LUT6 (Prop_lut6_I5_O)        0.043     3.979 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     3.979    irTestMrsync_i_13_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.246 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.246    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.299 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.299    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.424 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419     4.844    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129     4.973 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.486     6.459    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.316   102.752    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[10]/C
                         clock pessimism              0.229   102.981    
                         clock uncertainty           -0.095   102.886    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.304   102.582    irMrsyncTime_reg[10]
  -------------------------------------------------------------------
                         required time                        102.582    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 96.124    

Slack (MET) :             96.124ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.840ns (24.329%)  route 2.613ns (75.671%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 102.752 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.450     3.006    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.223     3.229 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.707     3.936    irMrsyncTime[4]
    SLICE_X40Y118        LUT6 (Prop_lut6_I5_O)        0.043     3.979 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     3.979    irTestMrsync_i_13_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.246 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.246    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.299 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.299    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.424 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419     4.844    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129     4.973 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.486     6.459    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.316   102.752    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism              0.229   102.981    
                         clock uncertainty           -0.095   102.886    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.304   102.582    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                        102.582    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 96.124    

Slack (MET) :             96.124ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.840ns (24.329%)  route 2.613ns (75.671%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 102.752 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.450     3.006    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.223     3.229 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.707     3.936    irMrsyncTime[4]
    SLICE_X40Y118        LUT6 (Prop_lut6_I5_O)        0.043     3.979 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     3.979    irTestMrsync_i_13_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.246 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.246    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.299 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.299    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.424 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419     4.844    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129     4.973 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.486     6.459    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.316   102.752    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism              0.229   102.981    
                         clock uncertainty           -0.095   102.886    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.304   102.582    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                        102.582    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 96.124    

Slack (MET) :             96.124ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.840ns (24.329%)  route 2.613ns (75.671%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 102.752 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.450     3.006    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.223     3.229 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.707     3.936    irMrsyncTime[4]
    SLICE_X40Y118        LUT6 (Prop_lut6_I5_O)        0.043     3.979 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     3.979    irTestMrsync_i_13_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.246 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.246    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.299 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.299    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.424 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419     4.844    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129     4.973 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.486     6.459    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.316   102.752    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[9]/C
                         clock pessimism              0.229   102.981    
                         clock uncertainty           -0.095   102.886    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.304   102.582    irMrsyncTime_reg[9]
  -------------------------------------------------------------------
                         required time                        102.582    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                 96.124    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.840ns (24.374%)  route 2.606ns (75.626%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 102.748 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.450     3.006    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.223     3.229 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.707     3.936    irMrsyncTime[4]
    SLICE_X40Y118        LUT6 (Prop_lut6_I5_O)        0.043     3.979 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     3.979    irTestMrsync_i_13_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.246 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.246    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.299 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.299    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.424 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419     4.844    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129     4.973 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.480     6.452    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.312   102.748    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.229   102.977    
                         clock uncertainty           -0.095   102.882    
    SLICE_X39Y121        FDRE (Setup_fdre_C_R)       -0.304   102.578    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        102.578    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 96.126    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.840ns (24.374%)  route 2.606ns (75.626%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 102.748 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.450     3.006    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.223     3.229 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.707     3.936    irMrsyncTime[4]
    SLICE_X40Y118        LUT6 (Prop_lut6_I5_O)        0.043     3.979 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     3.979    irTestMrsync_i_13_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.246 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.246    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.299 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.299    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.424 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419     4.844    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129     4.973 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.480     6.452    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.312   102.748    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.229   102.977    
                         clock uncertainty           -0.095   102.882    
    SLICE_X39Y121        FDRE (Setup_fdre_C_R)       -0.304   102.578    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        102.578    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 96.126    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.840ns (24.374%)  route 2.606ns (75.626%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 102.748 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.450     3.006    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.223     3.229 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.707     3.936    irMrsyncTime[4]
    SLICE_X40Y118        LUT6 (Prop_lut6_I5_O)        0.043     3.979 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     3.979    irTestMrsync_i_13_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.246 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.246    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.299 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.299    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.424 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419     4.844    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129     4.973 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.480     6.452    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.312   102.748    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.229   102.977    
                         clock uncertainty           -0.095   102.882    
    SLICE_X39Y121        FDRE (Setup_fdre_C_R)       -0.304   102.578    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        102.578    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 96.126    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.840ns (24.374%)  route 2.606ns (75.626%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 102.748 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.450     3.006    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.223     3.229 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.707     3.936    irMrsyncTime[4]
    SLICE_X40Y118        LUT6 (Prop_lut6_I5_O)        0.043     3.979 r  irTestMrsync_i_13/O
                         net (fo=1, routed)           0.000     3.979    irTestMrsync_i_13_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.246 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.246    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.299 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.299    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.424 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419     4.844    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129     4.973 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.480     6.452    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.312   102.748    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.229   102.977    
                         clock uncertainty           -0.095   102.882    
    SLICE_X39Y121        FDRE (Setup_fdre_C_R)       -0.304   102.578    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        102.578    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 96.126    

Slack (MET) :             96.208ns  (required time - arrival time)
  Source:                 irSpillTime_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.818ns (25.125%)  route 2.438ns (74.875%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 102.744 - 100.000 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.443     2.999    CLK_10M_BUFG
    SLICE_X44Y120        FDRE                                         r  irSpillTime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.223     3.222 r  irSpillTime_reg[3]/Q
                         net (fo=3, routed)           0.915     4.137    irSpillTime_reg[3]
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.043     4.180 r  irTestSpill[1]_i_30/O
                         net (fo=1, routed)           0.000     4.180    irTestSpill[1]_i_30_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.436 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.436    irTestSpill_reg[1]_i_17_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.490 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.490    irTestSpill_reg[1]_i_8_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.600 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.465     5.065    irSpillTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.132     5.197 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.058     6.255    irSpillTime[0]_i_1_n_0
    SLICE_X44Y126        FDRE                                         r  irSpillTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.308   102.744    CLK_10M_BUFG
    SLICE_X44Y126        FDRE                                         r  irSpillTime_reg[24]/C
                         clock pessimism              0.208   102.952    
                         clock uncertainty           -0.095   102.857    
    SLICE_X44Y126        FDRE (Setup_fdre_C_R)       -0.395   102.462    irSpillTime_reg[24]
  -------------------------------------------------------------------
                         required time                        102.462    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                 96.208    

Slack (MET) :             96.208ns  (required time - arrival time)
  Source:                 irSpillTime_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.818ns (25.125%)  route 2.438ns (74.875%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 102.744 - 100.000 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.443     2.999    CLK_10M_BUFG
    SLICE_X44Y120        FDRE                                         r  irSpillTime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.223     3.222 r  irSpillTime_reg[3]/Q
                         net (fo=3, routed)           0.915     4.137    irSpillTime_reg[3]
    SLICE_X42Y122        LUT6 (Prop_lut6_I0_O)        0.043     4.180 r  irTestSpill[1]_i_30/O
                         net (fo=1, routed)           0.000     4.180    irTestSpill[1]_i_30_n_0
    SLICE_X42Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.436 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.436    irTestSpill_reg[1]_i_17_n_0
    SLICE_X42Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.490 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.490    irTestSpill_reg[1]_i_8_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.600 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.465     5.065    irSpillTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.132     5.197 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.058     6.255    irSpillTime[0]_i_1_n_0
    SLICE_X44Y126        FDRE                                         r  irSpillTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.308   102.744    CLK_10M_BUFG
    SLICE_X44Y126        FDRE                                         r  irSpillTime_reg[25]/C
                         clock pessimism              0.208   102.952    
                         clock uncertainty           -0.095   102.857    
    SLICE_X44Y126        FDRE (Setup_fdre_C_R)       -0.395   102.462    irSpillTime_reg[25]
  -------------------------------------------------------------------
                         required time                        102.462    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                 96.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (50.091%)  route 0.129ns (49.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.617     1.235    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.100     1.335 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.129     1.464    irTestSpill__0[0]
    SLICE_X45Y124        LUT5 (Prop_lut5_I3_O)        0.029     1.493 r  irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     1.493    irTestSpill[1]_i_1_n_0
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.520    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism             -0.285     1.235    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.075     1.310    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.897%)  route 0.129ns (50.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.617     1.235    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.100     1.335 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.129     1.464    irTestSpill__0[0]
    SLICE_X45Y124        LUT4 (Prop_lut4_I0_O)        0.028     1.492 r  irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     1.492    irTestSpill[0]_i_1_n_0
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.520    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism             -0.285     1.235    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.060     1.295    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.627     1.245    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.100     1.345 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.098     1.443    irMrsyncTime[4]
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.520 r  irMrsyncTime_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.520    irMrsyncTime_reg[4]_i_1_n_4
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.845     1.532    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[4]/C
                         clock pessimism             -0.287     1.245    
    SLICE_X39Y115        FDRE (Hold_fdre_C_D)         0.071     1.316    irMrsyncTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.626     1.244    CLK_10M_BUFG
    SLICE_X39Y116        FDRE                                         r  irMrsyncTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDRE (Prop_fdre_C_Q)         0.100     1.344 r  irMrsyncTime_reg[8]/Q
                         net (fo=2, routed)           0.101     1.445    irMrsyncTime[8]
    SLICE_X39Y116        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.522 r  irMrsyncTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.522    irMrsyncTime_reg[8]_i_1_n_4
    SLICE_X39Y116        FDRE                                         r  irMrsyncTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.844     1.531    CLK_10M_BUFG
    SLICE_X39Y116        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism             -0.287     1.244    
    SLICE_X39Y116        FDRE (Hold_fdre_C_D)         0.071     1.315    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.621     1.239    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.100     1.339 r  irMrsyncTime_reg[28]/Q
                         net (fo=2, routed)           0.101     1.440    irMrsyncTime[28]
    SLICE_X39Y121        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.517 r  irMrsyncTime_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.517    irMrsyncTime_reg[28]_i_1_n_4
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.839     1.526    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism             -0.287     1.239    
    SLICE_X39Y121        FDRE (Hold_fdre_C_D)         0.071     1.310    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.625     1.243    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDRE (Prop_fdre_C_Q)         0.100     1.343 r  irMrsyncTime_reg[12]/Q
                         net (fo=2, routed)           0.101     1.444    irMrsyncTime[12]
    SLICE_X39Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.521 r  irMrsyncTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.521    irMrsyncTime_reg[12]_i_1_n_4
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.843     1.530    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism             -0.287     1.243    
    SLICE_X39Y117        FDRE (Hold_fdre_C_D)         0.071     1.314    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.624     1.242    CLK_10M_BUFG
    SLICE_X39Y118        FDRE                                         r  irMrsyncTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.100     1.342 r  irMrsyncTime_reg[16]/Q
                         net (fo=2, routed)           0.101     1.443    irMrsyncTime[16]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.520 r  irMrsyncTime_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.520    irMrsyncTime_reg[16]_i_1_n_4
    SLICE_X39Y118        FDRE                                         r  irMrsyncTime_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.842     1.529    CLK_10M_BUFG
    SLICE_X39Y118        FDRE                                         r  irMrsyncTime_reg[16]/C
                         clock pessimism             -0.287     1.242    
    SLICE_X39Y118        FDRE (Hold_fdre_C_D)         0.071     1.313    irMrsyncTime_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.623     1.241    CLK_10M_BUFG
    SLICE_X39Y119        FDRE                                         r  irMrsyncTime_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.100     1.341 r  irMrsyncTime_reg[20]/Q
                         net (fo=2, routed)           0.101     1.442    irMrsyncTime[20]
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.519 r  irMrsyncTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.519    irMrsyncTime_reg[20]_i_1_n_4
    SLICE_X39Y119        FDRE                                         r  irMrsyncTime_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.841     1.528    CLK_10M_BUFG
    SLICE_X39Y119        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism             -0.287     1.241    
    SLICE_X39Y119        FDRE (Hold_fdre_C_D)         0.071     1.312    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.208%)  route 0.098ns (34.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.624     1.242    CLK_10M_BUFG
    SLICE_X39Y118        FDRE                                         r  irMrsyncTime_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.100     1.342 r  irMrsyncTime_reg[13]/Q
                         net (fo=2, routed)           0.098     1.440    irMrsyncTime[13]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.523 r  irMrsyncTime_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.523    irMrsyncTime_reg[16]_i_1_n_7
    SLICE_X39Y118        FDRE                                         r  irMrsyncTime_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.842     1.529    CLK_10M_BUFG
    SLICE_X39Y118        FDRE                                         r  irMrsyncTime_reg[13]/C
                         clock pessimism             -0.287     1.242    
    SLICE_X39Y118        FDRE (Hold_fdre_C_D)         0.071     1.313    irMrsyncTime_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.208%)  route 0.098ns (34.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.623     1.241    CLK_10M_BUFG
    SLICE_X39Y119        FDRE                                         r  irMrsyncTime_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.100     1.341 r  irMrsyncTime_reg[17]/Q
                         net (fo=2, routed)           0.098     1.439    irMrsyncTime[17]
    SLICE_X39Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.522 r  irMrsyncTime_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.522    irMrsyncTime_reg[20]_i_1_n_7
    SLICE_X39Y119        FDRE                                         r  irMrsyncTime_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.841     1.528    CLK_10M_BUFG
    SLICE_X39Y119        FDRE                                         r  irMrsyncTime_reg[17]/C
                         clock pessimism             -0.287     1.241    
    SLICE_X39Y119        FDRE (Hold_fdre_C_D)         0.071     1.312    irMrsyncTime_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y4   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X45Y124   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X40Y117   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X39Y117   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X39Y117   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X39Y117   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X39Y118   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X39Y118   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X39Y118   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X45Y124   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X45Y124   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y120   irMrsyncTime_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y120   irMrsyncTime_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y120   irMrsyncTime_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y120   irMrsyncTime_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y116   irMrsyncTime_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y116   irMrsyncTime_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y116   irMrsyncTime_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y116   irMrsyncTime_reg[8]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X40Y117   irMrsyncTime_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y117   irMrsyncTime_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y117   irMrsyncTime_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y117   irMrsyncTime_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y119   irMrsyncTime_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y119   irMrsyncTime_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y119   irMrsyncTime_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y115   irMrsyncTime_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y119   irMrsyncTime_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X39Y115   irMrsyncTime_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :        15528  Failing Endpoints,  Worst Slack       -2.823ns,  Total Violation   -23715.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.302ns (4.156%)  route 6.965ns (95.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 6.143 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.679     8.650    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/RESET
    SLICE_X8Y232         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.143     6.143    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/CLK_200M
    SLICE_X8Y232         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[4]/C
                         clock pessimism              0.000     6.143    
                         clock uncertainty           -0.035     6.108    
    SLICE_X8Y232         FDRE (Setup_fdre_C_R)       -0.281     5.827    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.302ns (4.156%)  route 6.965ns (95.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 6.143 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.679     8.650    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/RESET
    SLICE_X8Y232         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.143     6.143    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/CLK_200M
    SLICE_X8Y232         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[5]/C
                         clock pessimism              0.000     6.143    
                         clock uncertainty           -0.035     6.108    
    SLICE_X8Y232         FDRE (Setup_fdre_C_R)       -0.281     5.827    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.302ns (4.156%)  route 6.965ns (95.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 6.143 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.679     8.650    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/RESET
    SLICE_X8Y232         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.143     6.143    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/CLK_200M
    SLICE_X8Y232         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[6]/C
                         clock pessimism              0.000     6.143    
                         clock uncertainty           -0.035     6.108    
    SLICE_X8Y232         FDRE (Setup_fdre_C_R)       -0.281     5.827    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.823ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.302ns (4.156%)  route 6.965ns (95.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 6.143 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.679     8.650    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/RESET
    SLICE_X8Y232         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.143     6.143    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/CLK_200M
    SLICE_X8Y232         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[7]/C
                         clock pessimism              0.000     6.143    
                         clock uncertainty           -0.035     6.108    
    SLICE_X8Y232         FDRE (Setup_fdre_C_R)       -0.281     5.827    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[43].shift_cntr/regCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                 -2.823    

Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 0.302ns (4.189%)  route 6.908ns (95.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 6.138 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.622     8.593    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RESET
    SLICE_X9Y227         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.138     6.138    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/CLK_200M
    SLICE_X9Y227         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[4]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.035     6.103    
    SLICE_X9Y227         FDRE (Setup_fdre_C_R)       -0.304     5.799    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                          5.799    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 -2.794    

Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 0.302ns (4.189%)  route 6.908ns (95.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 6.138 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.622     8.593    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RESET
    SLICE_X9Y227         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.138     6.138    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/CLK_200M
    SLICE_X9Y227         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[5]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.035     6.103    
    SLICE_X9Y227         FDRE (Setup_fdre_C_R)       -0.304     5.799    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                          5.799    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 -2.794    

Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 0.302ns (4.189%)  route 6.908ns (95.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 6.138 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.622     8.593    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RESET
    SLICE_X9Y227         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.138     6.138    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/CLK_200M
    SLICE_X9Y227         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[6]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.035     6.103    
    SLICE_X9Y227         FDRE (Setup_fdre_C_R)       -0.304     5.799    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                          5.799    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 -2.794    

Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 0.302ns (4.189%)  route 6.908ns (95.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 6.138 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.622     8.593    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RESET
    SLICE_X9Y227         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.138     6.138    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/CLK_200M
    SLICE_X9Y227         FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[7]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.035     6.103    
    SLICE_X9Y227         FDRE (Setup_fdre_C_R)       -0.304     5.799    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/regCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                          5.799    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 -2.794    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/regCNTR_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.302ns (4.116%)  route 7.036ns (95.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.750     8.721    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RESET
    SLICE_X24Y266        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/regCNTR_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.268     6.268    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/CLK_200M
    SLICE_X24Y266        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/regCNTR_reg[0]/C
                         clock pessimism              0.000     6.268    
                         clock uncertainty           -0.035     6.233    
    SLICE_X24Y266        FDRE (Setup_fdre_C_R)       -0.304     5.929    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/regCNTR_reg[0]
  -------------------------------------------------------------------
                         required time                          5.929    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                 -2.792    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 LOC_REG/x02_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/regCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.302ns (4.116%)  route 7.036ns (95.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.383     1.383    LOC_REG/CLK
    SLICE_X56Y131        FDCE                                         r  LOC_REG/x02_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDCE (Prop_fdce_C_Q)         0.259     1.642 r  LOC_REG/x02_Reg_reg[0]/Q
                         net (fo=3, routed)           0.286     1.928    RUN_RESET
    SLICE_X56Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.971 r  top_mcs_i_1/O
                         net (fo=8932, routed)        6.750     8.721    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/RESET
    SLICE_X24Y266        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/regCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.268     6.268    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/CLK_200M
    SLICE_X24Y266        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/regCNTR_reg[1]/C
                         clock pessimism              0.000     6.268    
                         clock uncertainty           -0.035     6.233    
    SLICE_X24Y266        FDRE (Setup_fdre_C_R)       -0.304     5.929    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[53].shift_cntr/regCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                          5.929    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                 -2.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/count1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/count1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.599%)  route 0.159ns (55.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.697     0.697    ila_0/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X9Y99          FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.100     0.797 r  ila_0/inst/ila_core_inst/u_ila_regs/count1_reg[2]/Q
                         net (fo=6, routed)           0.159     0.956    ila_0/inst/ila_core_inst/u_ila_regs/count1_reg[2]
    SLICE_X8Y100         LUT6 (Prop_lut6_I1_O)        0.028     0.984 r  ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_2/O
                         net (fo=1, routed)           0.000     0.984    ila_0/inst/ila_core_inst/u_ila_regs/p_0_in__0[6]
    SLICE_X8Y100         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/count1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.865     0.865    ila_0/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X8Y100         FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/count1_reg[6]/C
                         clock pessimism             -0.028     0.837    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.087     0.924    ila_0/inst/ila_core_inst/u_ila_regs/count1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.127%)  route 0.099ns (49.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.574     0.574    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y167        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167        FDRE (Prop_fdre_C_Q)         0.100     0.674 r  nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/Q
                         net (fo=1, routed)           0.099     0.773    nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/D
    SLICE_X38Y166        RAMS32                                       r  nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.772     0.772    nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/WCLK
    SLICE_X38Y166        RAMS32                                       r  nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
                         clock pessimism             -0.168     0.604    
    SLICE_X38Y166        RAMS32 (Hold_rams32_CLK_I)
                                                      0.106     0.710    nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.259%)  route 0.102ns (52.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.727     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X7Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.091     0.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.102     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X2Y96          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.968     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y96          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.208     0.760    
    SLICE_X2Y96          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.727     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X5Y96          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.100     0.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]/Q
                         net (fo=1, routed)           0.103     0.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X2Y96          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.968     0.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X2Y96          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.208     0.760    
    SLICE_X2Y96          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 PREPROCESSOR/SIG_EDGE[2].regSIG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PREPROCESSOR/SIG_EDGE[2].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.704%)  route 0.134ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.617     0.617    PREPROCESSOR/CLK
    SLICE_X48Y122        FDRE                                         r  PREPROCESSOR/SIG_EDGE[2].regSIG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.100     0.717 r  PREPROCESSOR/SIG_EDGE[2].regSIG_reg[2]/Q
                         net (fo=1, routed)           0.134     0.851    PREPROCESSOR/SIG_EDGE[2].shift_ram_hit_sig/U0/i_synth/i_bb_inst/d[0]
    SLICE_X46Y122        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[2].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.834     0.834    PREPROCESSOR/SIG_EDGE[2].shift_ram_hit_sig/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y122        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[2].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/CLK
                         clock pessimism             -0.205     0.629    
    SLICE_X46Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.783    PREPROCESSOR/SIG_EDGE[2].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.855%)  route 0.145ns (55.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.639     0.639    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y115         FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.118     0.757 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/Q
                         net (fo=1, routed)           0.145     0.902    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[3]
    RAMB36_X0Y23         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.885     0.885    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y23         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.207     0.678    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     0.833    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_9/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.175ns (40.746%)  route 0.254ns (59.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.592     0.592    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X9Y150         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.100     0.692 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_9/Q
                         net (fo=3, routed)           0.254     0.946    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[9]
    SLICE_X10Y149        LUT2 (Prop_lut2_I1_O)        0.028     0.974 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Msub_n0128_lut<9>/O
                         net (fo=1, routed)           0.000     0.974    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Msub_n0128_lut[9]
    SLICE_X10Y149        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.021 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Msub_n0128_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.021    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/n0128[9]
    SLICE_X10Y149        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.865     0.865    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X10Y149        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_9/C
                         clock pessimism             -0.008     0.857    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.092     0.949    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_9
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.175ns (40.719%)  route 0.255ns (59.281%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.592     0.592    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X9Y150         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.100     0.692 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_10/Q
                         net (fo=3, routed)           0.255     0.947    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[10]
    SLICE_X10Y149        LUT2 (Prop_lut2_I1_O)        0.028     0.975 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Msub_n0128_lut<10>/O
                         net (fo=1, routed)           0.000     0.975    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Msub_n0128_lut[10]
    SLICE_X10Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.022 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Msub_n0128_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.022    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/n0128[10]
    SLICE_X10Y149        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.865     0.865    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X10Y149        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_10/C
                         clock pessimism             -0.008     0.857    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.092     0.949    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/subAddr_10
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PREPROCESSOR/SIG_EDGE[45].regSIG_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PREPROCESSOR/SIG_EDGE[45].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.691%)  route 0.140ns (58.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.623     0.623    PREPROCESSOR/CLK
    SLICE_X48Y133        FDRE                                         r  PREPROCESSOR/SIG_EDGE[45].regSIG_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y133        FDRE (Prop_fdre_C_Q)         0.100     0.723 r  PREPROCESSOR/SIG_EDGE[45].regSIG_reg[45]/Q
                         net (fo=1, routed)           0.140     0.863    PREPROCESSOR/SIG_EDGE[45].shift_ram_hit_sig/U0/i_synth/i_bb_inst/d[0]
    SLICE_X46Y134        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[45].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.841     0.841    PREPROCESSOR/SIG_EDGE[45].shift_ram_hit_sig/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y134        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[45].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/CLK
                         clock pessimism             -0.205     0.636    
    SLICE_X46Y134        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.790    PREPROCESSOR/SIG_EDGE[45].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_8/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.208%)  route 0.201ns (66.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.592     0.592    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X9Y150         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDCE (Prop_fdce_C_Q)         0.100     0.692 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_8/Q
                         net (fo=3, routed)           0.201     0.893    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[8]
    RAMB36_X0Y30         RAMB36E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.823     0.823    nolabel_line149/SiTCP/SiTCP/CLK
    RAMB36_X0Y30         RAMB36E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.187     0.636    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.819    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line149/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y68    nolabel_line149/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y48    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y48    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y20    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y20    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y21    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y21    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y21    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y21    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y19    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X6Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X6Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X6Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X6Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X6Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X6Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y167   nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y167   nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y167   nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y167   nolabel_line149/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X2Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X2Y96     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        4.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.273ns (10.359%)  route 2.362ns (89.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y156         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.223     6.173 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.509     7.682    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y179         LUT3 (Prop_lut3_I1_O)        0.050     7.732 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.853     8.585    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.186    13.472    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.868    
                         clock uncertainty           -0.064    13.804    
    RAMB18_X0Y74         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.332    13.472    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.472    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.410ns (15.549%)  route 2.227ns (84.451%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y156         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.223     6.173 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.508     7.681    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y179         LUT4 (Prop_lut4_I3_O)        0.051     7.732 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.234     7.966    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X7Y179         LUT4 (Prop_lut4_I2_O)        0.136     8.102 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_946/O
                         net (fo=1, routed)           0.484     8.587    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_607
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.186    13.472    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.868    
                         clock uncertainty           -0.064    13.804    
    RAMB18_X0Y74         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.476    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.476    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.266ns (11.922%)  route 1.965ns (88.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 13.498 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y156         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.223     6.173 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.509     7.682    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y179         LUT2 (Prop_lut2_I1_O)        0.043     7.725 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.456     8.181    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X2Y179         FDSE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.212    13.498    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y179         FDSE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.396    13.894    
                         clock uncertainty           -0.064    13.830    
    SLICE_X2Y179         FDSE (Setup_fdse_C_S)       -0.281    13.549    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         13.549    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.266ns (11.922%)  route 1.965ns (88.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 13.498 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y156         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.223     6.173 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.509     7.682    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y179         LUT2 (Prop_lut2_I1_O)        0.043     7.725 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.456     8.181    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X2Y179         FDSE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.212    13.498    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y179         FDSE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.396    13.894    
                         clock uncertainty           -0.064    13.830    
    SLICE_X2Y179         FDSE (Setup_fdse_C_S)       -0.281    13.549    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         13.549    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.274ns (12.575%)  route 1.905ns (87.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.498ns = ( 13.498 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y156         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.223     6.173 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.508     7.681    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y179         LUT4 (Prop_lut4_I3_O)        0.051     7.732 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.397     8.129    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X6Y180         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.212    13.498    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                         clock pessimism              0.396    13.894    
                         clock uncertainty           -0.064    13.830    
    SLICE_X6Y180         FDCE (Setup_fdce_C_D)       -0.095    13.735    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.273ns (12.732%)  route 1.871ns (87.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 13.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y156         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.223     6.173 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.509     7.682    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y179         LUT3 (Prop_lut3_I1_O)        0.050     7.732 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.362     8.094    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X3Y181         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.213    13.499    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y181         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.396    13.895    
                         clock uncertainty           -0.064    13.831    
    SLICE_X3Y181         FDRE (Setup_fdre_C_D)       -0.108    13.723    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.320ns (17.219%)  route 1.538ns (82.781%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y189         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDCE (Prop_fdce_C_Q)         0.223     6.171 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.821     6.992    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X5Y186         LUT2 (Prop_lut2_I0_O)        0.043     7.035 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.371     7.406    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X5Y186         LUT4 (Prop_lut4_I2_O)        0.054     7.460 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_952/O
                         net (fo=1, routed)           0.346     7.806    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_610
    RAMB18_X0Y75         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.186    13.472    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y75         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.868    
                         clock uncertainty           -0.064    13.804    
    RAMB18_X0Y75         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.337    13.467    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.309ns (17.266%)  route 1.481ns (82.734%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 13.468 - 8.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.352     5.948    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y189         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDCE (Prop_fdce_C_Q)         0.223     6.171 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.821     6.992    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X5Y186         LUT2 (Prop_lut2_I0_O)        0.043     7.035 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.166     7.201    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X5Y186         LUT4 (Prop_lut4_I2_O)        0.043     7.244 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_954/O
                         net (fo=1, routed)           0.494     7.738    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_611
    RAMB18_X0Y72         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.182    13.468    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y72         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.864    
                         clock uncertainty           -0.064    13.800    
    RAMB18_X0Y72         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.557    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.557    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_4/R
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.266ns (15.690%)  route 1.429ns (84.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 13.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.346     5.942    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y183         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDCE (Prop_fdce_C_Q)         0.223     6.165 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/Q
                         net (fo=6, routed)           0.631     6.796    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq
    SLICE_X4Y179         LUT1 (Prop_lut1_I0_O)        0.043     6.839 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq_inv1_INV_0/O
                         net (fo=11, routed)          0.798     7.637    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq_inv
    SLICE_X7Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_4/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.213    13.499    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_4/C
                         clock pessimism              0.419    13.918    
                         clock uncertainty           -0.064    13.854    
    SLICE_X7Y182         FDRE (Setup_fdre_C_R)       -0.304    13.550    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_4
  -------------------------------------------------------------------
                         required time                         13.550    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_5/R
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.266ns (15.690%)  route 1.429ns (84.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 13.499 - 8.000 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.346     5.942    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y183         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDCE (Prop_fdce_C_Q)         0.223     6.165 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/Q
                         net (fo=6, routed)           0.631     6.796    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq
    SLICE_X4Y179         LUT1 (Prop_lut1_I0_O)        0.043     6.839 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq_inv1_INV_0/O
                         net (fo=11, routed)          0.798     7.637    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq_inv
    SLICE_X7Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_5/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.213    13.499    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_5/C
                         clock pessimism              0.419    13.918    
                         clock uncertainty           -0.064    13.854    
    SLICE_X7Y182         FDRE (Setup_fdre_C_R)       -0.304    13.550    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_5
  -------------------------------------------------------------------
                         required time                         13.550    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  5.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.567%)  route 0.198ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.589     2.577    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y189         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y189         FDRE (Prop_fdre_C_Q)         0.100     2.677 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/Q
                         net (fo=1, routed)           0.198     2.875    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[4]
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.820     3.156    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.621    
    RAMB18_X0Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     2.776    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.534%)  route 0.180ns (66.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.588     2.576    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y187         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_fdre_C_Q)         0.091     2.667 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/Q
                         net (fo=1, routed)           0.180     2.847    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[1]
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.820     3.156    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.621    
    RAMB18_X0Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.119     2.740    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.620     2.608    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y186         FDCE (Prop_fdce_C_Q)         0.100     2.708 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           0.062     2.770    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X3Y186         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.819     3.155    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
                         clock pessimism             -0.547     2.608    
    SLICE_X3Y186         FDCE (Hold_fdce_C_D)         0.047     2.655    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.623     2.611    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y150         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDCE (Prop_fdce_C_Q)         0.100     2.711 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/Q
                         net (fo=2, routed)           0.066     2.777    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe[0]
    SLICE_X4Y150         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.824     3.160    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y150         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
                         clock pessimism             -0.549     2.611    
    SLICE_X4Y150         FDCE (Hold_fdce_C_D)         0.044     2.655    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.118ns (33.306%)  route 0.236ns (66.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.588     2.576    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y187         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDCE (Prop_fdce_C_Q)         0.118     2.694 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/Q
                         net (fo=3, routed)           0.236     2.930    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[9]
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.820     3.156    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.621    
    RAMB18_X0Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.804    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.449%)  route 0.246ns (67.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.587     2.575    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y185         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDCE (Prop_fdce_C_Q)         0.118     2.693 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_2/Q
                         net (fo=3, routed)           0.246     2.939    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[2]
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.820     3.156    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.621    
    RAMB18_X0Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.804    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.611     2.599    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y177         FDRE (Prop_fdre_C_Q)         0.100     2.699 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/Q
                         net (fo=2, routed)           0.096     2.795    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr[4]
    SLICE_X5Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.811     3.147    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
                         clock pessimism             -0.535     2.612    
    SLICE_X5Y178         FDRE (Hold_fdre_C_D)         0.047     2.659    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.404%)  route 0.246ns (67.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.588     2.576    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y187         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDCE (Prop_fdce_C_Q)         0.118     2.694 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/Q
                         net (fo=3, routed)           0.246     2.940    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[10]
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.820     3.156    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y74         RAMB18E1                                     r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.621    
    RAMB18_X0Y74         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.804    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.128ns (61.615%)  route 0.080ns (38.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.616     2.604    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y182         FDRE (Prop_fdre_C_Q)         0.100     2.704 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/Q
                         net (fo=1, routed)           0.080     2.784    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]
    SLICE_X5Y182         LUT3 (Prop_lut3_I1_O)        0.028     2.812 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT21/O
                         net (fo=1, routed)           0.000     2.812    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[10]
    SLICE_X5Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.815     3.151    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/C
                         clock pessimism             -0.536     2.615    
    SLICE_X5Y182         FDRE (Hold_fdre_C_D)         0.060     2.675    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.611     2.599    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.107     2.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/Q
                         net (fo=1, routed)           0.054     2.760    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[1]
    SLICE_X6Y177         LUT3 (Prop_lut3_I1_O)        0.064     2.824 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT31/O
                         net (fo=1, routed)           0.000     2.824    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[1]
    SLICE_X6Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.810     3.146    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/C
                         clock pessimism             -0.547     2.599    
    SLICE_X6Y177         FDRE (Hold_fdre_C_D)         0.087     2.686    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line149/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y74    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y75    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y72    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y74    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line149/GMIIBUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line149/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y184    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y184    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y178    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y178    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y178    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y177    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y177    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y178    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y177    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y181    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y184    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y184    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X2Y190    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_21/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y184    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y184    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X4Y184    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_2
  To Clock:  PLL_CLKFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_3
  To Clock:  PLL_CLKFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line149/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  nolabel_line149/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.262ns (19.959%)  route 5.060ns (80.041%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           5.060    11.822    nolabel_line149/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.392    12.467    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.009    12.423    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 1.254ns (19.941%)  route 5.035ns (80.059%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           5.035    11.789    nolabel_line149/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y137         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.388    12.463    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y137         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.022    12.406    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                         -11.789    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 1.240ns (20.034%)  route 4.948ns (79.966%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.948    11.688    nolabel_line149/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.383    12.458    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)       -0.019    12.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.239ns (20.110%)  route 4.923ns (79.890%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.923    11.662    nolabel_line149/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.383    12.458    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)       -0.031    12.392    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.793ns (20.780%)  route 3.024ns (79.220%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.239ns = ( 10.239 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           3.024     9.317    nolabel_line149/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.668    10.239    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.239    
                         clock uncertainty           -0.035    10.204    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.006    10.210    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.210    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.759ns (19.845%)  route 3.066ns (80.155%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 10.248 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           3.066     9.326    nolabel_line149/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X3Y149         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677    10.248    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y149         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.248    
                         clock uncertainty           -0.035    10.213    
    SLICE_X3Y149         FDRE (Setup_fdre_C_D)        0.014    10.227    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.255ns (20.907%)  route 4.746ns (79.093%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.746    11.500    nolabel_line149/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.383    12.458    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)       -0.019    12.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 1.251ns (20.874%)  route 4.741ns (79.126%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.741    11.492    nolabel_line149/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y137         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.388    12.463    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y137         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.031    12.397    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.830ns (22.371%)  route 2.878ns (77.629%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.239ns = ( 10.239 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           2.878     9.208    nolabel_line149/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X1Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.668    10.239    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y130         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.239    
                         clock uncertainty           -0.035    10.204    
    SLICE_X1Y130         FDRE (Setup_fdre_C_D)        0.006    10.210    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.210    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.822ns (22.161%)  route 2.887ns (77.839%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.244ns = ( 10.244 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           2.887     9.209    nolabel_line149/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y137         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.673    10.244    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y137         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.244    
                         clock uncertainty           -0.035    10.209    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.007    10.216    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  1.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.337%)  route 0.137ns (53.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.644     2.215    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y149        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.118     2.333 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/Q
                         net (fo=1, routed)           0.137     2.470    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orData[1]
    SLICE_X12Y150        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.792     2.602    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y150        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_1/C
                         clock pessimism             -0.247     2.355    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.042     2.397    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_1
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.799%)  route 0.145ns (59.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.644     2.215    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y149        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y149        FDRE (Prop_fdre_C_Q)         0.100     2.315 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_6/Q
                         net (fo=1, routed)           0.145     2.460    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orData[6]
    SLICE_X12Y150        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.792     2.602    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y150        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6/C
                         clock pessimism             -0.247     2.355    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.032     2.387    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.107ns (47.771%)  route 0.117ns (52.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y148         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.107     2.355 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5/Q
                         net (fo=6, routed)           0.117     2.472    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData[5]
    SLICE_X3Y150         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y150         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_5/C
                         clock pessimism             -0.247     2.388    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.005     2.393    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_5
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.189%)  route 0.162ns (57.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.677     2.248    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y148         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.118     2.366 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_6/Q
                         net (fo=6, routed)           0.162     2.528    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData[6]
    SLICE_X3Y150         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.825     2.635    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y150         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_6/C
                         clock pessimism             -0.247     2.388    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.043     2.431    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_6
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.643     2.214    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.100     2.314 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_10/Q
                         net (fo=1, routed)           0.081     2.395    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[10]
    SLICE_X8Y145         LUT3 (Prop_lut3_I1_O)        0.028     2.423 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT21/O
                         net (fo=1, routed)           0.000     2.423    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[10]
    SLICE_X8Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.864     2.674    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/C
                         clock pessimism             -0.449     2.225    
    SLICE_X8Y145         FDRE (Hold_fdre_C_D)         0.087     2.312    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_10
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.675     2.246    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y147         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y147         FDRE (Prop_fdre_C_Q)         0.100     2.346 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_7/Q
                         net (fo=1, routed)           0.055     2.401    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[7]
    SLICE_X5Y147         LUT3 (Prop_lut3_I1_O)        0.028     2.429 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT101/O
                         net (fo=1, routed)           0.000     2.429    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[7]
    SLICE_X5Y147         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.896     2.706    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y147         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7/C
                         clock pessimism             -0.449     2.257    
    SLICE_X5Y147         FDRE (Hold_fdre_C_D)         0.060     2.317    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_7
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.256ns (77.954%)  route 0.072ns (22.046%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.644     2.215    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y149        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.100     2.315 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=26, routed)          0.072     2.387    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X11Y149        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.115     2.502 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.503    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.544 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.544    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[4]
    SLICE_X11Y150        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.793     2.603    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y150        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/C
                         clock pessimism             -0.247     2.356    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.071     2.427    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.592     2.163    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y151        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.100     2.263 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/Q
                         net (fo=3, routed)           0.088     2.351    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[8]
    SLICE_X10Y151        LUT6 (Prop_lut6_I4_O)        0.028     2.379 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o<12>1/O
                         net (fo=1, routed)           0.000     2.379    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o
    SLICE_X10Y151        FDSE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.793     2.603    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y151        FDSE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/C
                         clock pessimism             -0.429     2.174    
    SLICE_X10Y151        FDSE (Hold_fdse_C_D)         0.087     2.261    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.100     2.345 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_0/Q
                         net (fo=1, routed)           0.094     2.439    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[0]
    SLICE_X6Y146         LUT3 (Prop_lut3_I1_O)        0.028     2.467 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n012213/O
                         net (fo=1, routed)           0.000     2.467    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[0]
    SLICE_X6Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.895     2.705    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0/C
                         clock pessimism             -0.446     2.259    
    SLICE_X6Y146         FDRE (Hold_fdre_C_D)         0.087     2.346    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.100     2.345 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/Q
                         net (fo=1, routed)           0.094     2.439    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[1]
    SLICE_X6Y146         LUT3 (Prop_lut3_I1_O)        0.028     2.467 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n012241/O
                         net (fo=1, routed)           0.000     2.467    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[1]
    SLICE_X6Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.895     2.705    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/C
                         clock pessimism             -0.446     2.259    
    SLICE_X6Y146         FDRE (Hold_fdre_C_D)         0.087     2.346    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y30   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X11Y147  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X1Y145   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X11Y147  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X12Y150  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X8Y150   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X13Y153  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_3/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X13Y153  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_5/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X8Y154   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X11Y147  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X1Y145   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X11Y147  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y145   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y153   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y151   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxU4Rcvd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y146   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxErr/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y154   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y153   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y152   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y146   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y146   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y145   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y146   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y146   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y146   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y144   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y145   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X6Y149   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X8Y150   nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/lastWe/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line149/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.865ns (24.100%)  route 2.724ns (75.900%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 36.811 - 33.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.469     4.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y139         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.204     4.593 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.880     5.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y140         LUT4 (Prop_lut4_I2_O)        0.129     5.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.467     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X3Y139         LUT6 (Prop_lut6_I3_O)        0.134     6.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.684     7.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y139         LUT5 (Prop_lut5_I1_O)        0.043     7.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.693     7.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y139        LUT3 (Prop_lut3_I1_O)        0.043     7.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X10Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.334    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.531    37.342    
                         clock uncertainty           -0.035    37.307    
    SLICE_X10Y139        FDRE (Setup_fdre_C_D)        0.066    37.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.373    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                 29.394    

Slack (MET) :             29.479ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.865ns (24.685%)  route 2.639ns (75.315%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 36.811 - 33.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.469     4.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y139         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.204     4.593 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.880     5.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X8Y140         LUT4 (Prop_lut4_I2_O)        0.129     5.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.467     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X3Y139         LUT6 (Prop_lut6_I3_O)        0.134     6.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12/O
                         net (fo=1, routed)           0.000     6.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12_n_0
    SLICE_X3Y139         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X3Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.516 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.684     7.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X7Y139         LUT5 (Prop_lut5_I1_O)        0.043     7.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.608     7.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X10Y139        LUT3 (Prop_lut3_I1_O)        0.043     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X10Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.334    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.531    37.342    
                         clock uncertainty           -0.035    37.307    
    SLICE_X10Y139        FDRE (Setup_fdre_C_D)        0.066    37.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.373    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 29.479    

Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.309ns (9.751%)  route 2.860ns (90.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.540     6.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.043     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.480     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.043     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.840     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.458    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X8Y93          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 29.506    

Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.309ns (9.751%)  route 2.860ns (90.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.540     6.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.043     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.480     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.043     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.840     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.458    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X8Y93          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 29.506    

Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.309ns (9.751%)  route 2.860ns (90.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.540     6.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.043     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.480     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.043     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.840     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.458    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X8Y93          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 29.506    

Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.309ns (9.751%)  route 2.860ns (90.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.540     6.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.043     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.480     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.043     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.840     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.458    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X8Y93          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 29.506    

Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.309ns (9.751%)  route 2.860ns (90.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.540     6.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.043     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.480     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.043     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.840     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.458    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X8Y93          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 29.506    

Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.309ns (9.751%)  route 2.860ns (90.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.540     6.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.043     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.480     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.043     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.840     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.458    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X8Y93          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 29.506    

Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.309ns (9.751%)  route 2.860ns (90.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.540     6.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.043     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.480     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.043     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.840     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X8Y93          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y93          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.458    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X8Y93          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 29.506    

Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.309ns (9.751%)  route 2.860ns (90.249%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 36.983 - 33.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508     4.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X5Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.540     6.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.043     6.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.480     6.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X5Y88          LUT2 (Prop_lut2_I0_O)        0.043     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.840     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X8Y93          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.506    36.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y93          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.458    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X8Y93          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    37.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                 29.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.118ns (51.187%)  route 0.113ns (48.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.695     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.118     2.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.113     2.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X8Y91          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.935     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y91          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.473     2.253    
    SLICE_X8Y91          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.612%)  route 0.111ns (48.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.695     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.118     2.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.111     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X8Y91          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.935     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y91          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.473     2.253    
    SLICE_X8Y91          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.570%)  route 0.111ns (48.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.695     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.118     2.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.111     2.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X8Y91          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.935     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y91          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.473     2.253    
    SLICE_X8Y91          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.180%)  route 0.108ns (47.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.221ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.695     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X10Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.118     2.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.108     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X8Y91          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.935     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y91          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.473     2.253    
    SLICE_X8Y91          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.670     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X3Y132         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.100     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/Q
                         net (fo=2, routed)           0.064     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[3]
    SLICE_X2Y132         LUT4 (Prop_lut4_I3_O)        0.028     2.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[2]_i_1/O
                         net (fo=1, routed)           0.000     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[2]
    SLICE_X2Y132         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.888     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X2Y132         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/C
                         clock pessimism             -0.472     2.207    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.087     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.648%)  route 0.113ns (55.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.696     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.091     2.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.936     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y93          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.494     2.233    
    SLICE_X8Y93          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.676     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X3Y104         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.100     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X3Y104         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.896     2.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X3Y104         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.485     2.202    
    SLICE_X3Y104         FDRE (Hold_fdre_C_D)         0.047     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.676     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X3Y105         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.100     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X3Y105         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.896     2.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X3Y105         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.485     2.202    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.047     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.726     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y89          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDPE (Prop_fdpe_C_Q)         0.100     2.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X3Y89          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.966     2.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y89          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.505     2.252    
    SLICE_X3Y89          FDPE (Hold_fdpe_C_D)         0.047     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.728     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X1Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.100     2.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X1Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.968     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X1Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.505     2.254    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.047     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X7Y120   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X2Y122   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X1Y120   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X1Y122   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X0Y120   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X4Y122   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X6Y122   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X6Y120   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X5Y121   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y92    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y92    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y93    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y92    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X8Y92    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :           12  Failing Endpoints,  Worst Slack       -0.100ns,  Total Violation       -0.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.919ns  (logic 0.766ns (12.942%)  route 5.153ns (87.058%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 102.752 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.486   102.364    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.316   102.752    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[10]/C
                         clock pessimism              0.000   102.752    
                         clock uncertainty           -0.185   102.567    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.304   102.263    irMrsyncTime_reg[10]
  -------------------------------------------------------------------
                         required time                        102.263    
                         arrival time                        -102.364    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.919ns  (logic 0.766ns (12.942%)  route 5.153ns (87.058%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 102.752 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.486   102.364    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.316   102.752    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[11]/C
                         clock pessimism              0.000   102.752    
                         clock uncertainty           -0.185   102.567    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.304   102.263    irMrsyncTime_reg[11]
  -------------------------------------------------------------------
                         required time                        102.263    
                         arrival time                        -102.364    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.919ns  (logic 0.766ns (12.942%)  route 5.153ns (87.058%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 102.752 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.486   102.364    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.316   102.752    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism              0.000   102.752    
                         clock uncertainty           -0.185   102.567    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.304   102.263    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                        102.263    
                         arrival time                        -102.364    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.919ns  (logic 0.766ns (12.942%)  route 5.153ns (87.058%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 102.752 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.486   102.364    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.316   102.752    CLK_10M_BUFG
    SLICE_X39Y117        FDRE                                         r  irMrsyncTime_reg[9]/C
                         clock pessimism              0.000   102.752    
                         clock uncertainty           -0.185   102.567    
    SLICE_X39Y117        FDRE (Setup_fdre_C_R)       -0.304   102.263    irMrsyncTime_reg[9]
  -------------------------------------------------------------------
                         required time                        102.263    
                         arrival time                        -102.364    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.912ns  (logic 0.766ns (12.956%)  route 5.146ns (87.044%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 102.748 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.480   102.357    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.312   102.748    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.000   102.748    
                         clock uncertainty           -0.185   102.563    
    SLICE_X39Y121        FDRE (Setup_fdre_C_R)       -0.304   102.259    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        102.259    
                         arrival time                        -102.357    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.912ns  (logic 0.766ns (12.956%)  route 5.146ns (87.044%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 102.748 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.480   102.357    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.312   102.748    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.000   102.748    
                         clock uncertainty           -0.185   102.563    
    SLICE_X39Y121        FDRE (Setup_fdre_C_R)       -0.304   102.259    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        102.259    
                         arrival time                        -102.357    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.912ns  (logic 0.766ns (12.956%)  route 5.146ns (87.044%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 102.748 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.480   102.357    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.312   102.748    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.000   102.748    
                         clock uncertainty           -0.185   102.563    
    SLICE_X39Y121        FDRE (Setup_fdre_C_R)       -0.304   102.259    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        102.259    
                         arrival time                        -102.357    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.912ns  (logic 0.766ns (12.956%)  route 5.146ns (87.044%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 102.748 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.480   102.357    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.312   102.748    CLK_10M_BUFG
    SLICE_X39Y121        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.000   102.748    
                         clock uncertainty           -0.185   102.563    
    SLICE_X39Y121        FDRE (Setup_fdre_C_R)       -0.304   102.259    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        102.259    
                         arrival time                        -102.357    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.833ns  (logic 0.766ns (13.131%)  route 5.067ns (86.869%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 102.753 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.401   102.278    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y116        FDRE                                         r  irMrsyncTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.317   102.753    CLK_10M_BUFG
    SLICE_X39Y116        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism              0.000   102.753    
                         clock uncertainty           -0.185   102.568    
    SLICE_X39Y116        FDRE (Setup_fdre_C_R)       -0.304   102.264    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                        102.264    
                         arrival time                        -102.278    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 LOC_REG/x2A_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.833ns  (logic 0.766ns (13.131%)  route 5.067ns (86.869%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 102.753 - 100.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 96.445 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.445    96.445    LOC_REG/CLK
    SLICE_X43Y118        FDCE                                         r  LOC_REG/x2A_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDCE (Prop_fdce_C_Q)         0.223    96.668 r  LOC_REG/x2A_Reg_reg[2]/Q
                         net (fo=2, routed)           3.247    99.915    TEST_MRSYNC_FRQ_0[10]
    SLICE_X40Y118        LUT6 (Prop_lut6_I4_O)        0.043    99.958 r  irTestMrsync_i_11/O
                         net (fo=1, routed)           0.000    99.958    irTestMrsync_i_11_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   100.151 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000   100.151    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053   100.204 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.204    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   100.329 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.419   100.749    irMrsyncTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.129   100.878 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          1.401   102.278    irMrsyncTime[31]_i_1_n_0
    SLICE_X39Y116        FDRE                                         r  irMrsyncTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.317   102.753    CLK_10M_BUFG
    SLICE_X39Y116        FDRE                                         r  irMrsyncTime_reg[6]/C
                         clock pessimism              0.000   102.753    
                         clock uncertainty           -0.185   102.568    
    SLICE_X39Y116        FDRE (Setup_fdre_C_R)       -0.304   102.264    irMrsyncTime_reg[6]
  -------------------------------------------------------------------
                         required time                        102.264    
                         arrival time                        -102.278    
  -------------------------------------------------------------------
                         slack                                 -0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.656ns (29.697%)  route 1.553ns (70.303%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.309     1.309    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.178     1.487 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.515     2.002    LOC_REG_n_218
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.036     2.038 r  irTestSpill[1]_i_39/O
                         net (fo=1, routed)           0.000     2.038    irTestSpill[1]_i_39_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     2.185 r  irTestSpill_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.007     2.192    irTestSpill_reg[1]_i_23_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     2.235 r  irTestSpill_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.332     2.568    irSpillTime1[31]
    SLICE_X42Y124        LUT4 (Prop_lut4_I3_O)        0.036     2.604 r  irTestSpill[1]_i_9/O
                         net (fo=1, routed)           0.000     2.604    irTestSpill[1]_i_9_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.108     2.712 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.698     3.410    irSpillTime0
    SLICE_X45Y124        LUT5 (Prop_lut5_I2_O)        0.108     3.518 r  irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     3.518    irTestSpill[1]_i_1_n_0
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.185     3.178    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.160     3.338    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.518    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.652ns (29.570%)  route 1.553ns (70.430%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        1.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.309     1.309    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.178     1.487 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.515     2.002    LOC_REG_n_218
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.036     2.038 r  irTestSpill[1]_i_39/O
                         net (fo=1, routed)           0.000     2.038    irTestSpill[1]_i_39_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     2.185 r  irTestSpill_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.007     2.192    irTestSpill_reg[1]_i_23_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     2.235 r  irTestSpill_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.332     2.568    irSpillTime1[31]
    SLICE_X42Y124        LUT4 (Prop_lut4_I3_O)        0.036     2.604 r  irTestSpill[1]_i_9/O
                         net (fo=1, routed)           0.000     2.604    irTestSpill[1]_i_9_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.108     2.712 f  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.698     3.410    irSpillTime0
    SLICE_X45Y124        LUT4 (Prop_lut4_I2_O)        0.104     3.514 r  irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     3.514    irTestSpill[0]_i_1_n_0
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.185     3.178    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.154     3.332    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 LOC_REG/x2B_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.332ns (22.153%)  route 1.167ns (77.847%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.624     0.624    LOC_REG/CLK
    SLICE_X42Y117        FDCE                                         r  LOC_REG/x2B_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDCE (Prop_fdce_C_Q)         0.118     0.742 r  LOC_REG/x2B_Reg_reg[0]/Q
                         net (fo=2, routed)           1.167     1.909    TEST_MRSYNC_FRQ_0[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.028     1.937 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     1.937    irTestMrsync_i_14_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     2.051 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.051    irTestMrsync_reg_i_6_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.076 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.076    irTestMrsync_reg_i_2_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     2.123 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     2.123    irMrsyncTime0
    SLICE_X40Y120        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.840     1.527    CLK_10M_BUFG
    SLICE_X40Y120        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.185     1.712    
    SLICE_X40Y120        FDRE (Hold_fdre_C_D)         0.065     1.777    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.432ns (26.478%)  route 1.200ns (73.522%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.618     0.618    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.323     1.041    LOC_REG_n_218
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.028     1.069 r  irTestSpill[1]_i_39/O
                         net (fo=1, routed)           0.000     1.069    irTestSpill[1]_i_39_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.120 r  irTestSpill_reg[1]_i_23/O[2]
                         net (fo=1, routed)           0.168     1.288    irSpillTime1[26]
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.067     1.355 r  irTestSpill[1]_i_11/O
                         net (fo=1, routed)           0.000     1.355    irTestSpill[1]_i_11_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.116     1.471 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.240     1.711    irSpillTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.070     1.781 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.468     2.250    irSpillTime[0]_i_1_n_0
    SLICE_X44Y120        FDSE                                         r  irSpillTime_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.838     1.525    CLK_10M_BUFG
    SLICE_X44Y120        FDSE                                         r  irSpillTime_reg[0]/C
                         clock pessimism              0.000     1.525    
                         clock uncertainty            0.185     1.710    
    SLICE_X44Y120        FDSE (Hold_fdse_C_S)        -0.054     1.656    irSpillTime_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.432ns (26.478%)  route 1.200ns (73.522%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.618     0.618    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.323     1.041    LOC_REG_n_218
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.028     1.069 r  irTestSpill[1]_i_39/O
                         net (fo=1, routed)           0.000     1.069    irTestSpill[1]_i_39_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.120 r  irTestSpill_reg[1]_i_23/O[2]
                         net (fo=1, routed)           0.168     1.288    irSpillTime1[26]
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.067     1.355 r  irTestSpill[1]_i_11/O
                         net (fo=1, routed)           0.000     1.355    irTestSpill[1]_i_11_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.116     1.471 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.240     1.711    irSpillTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.070     1.781 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.468     2.250    irSpillTime[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  irSpillTime_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.838     1.525    CLK_10M_BUFG
    SLICE_X44Y120        FDRE                                         r  irSpillTime_reg[1]/C
                         clock pessimism              0.000     1.525    
                         clock uncertainty            0.185     1.710    
    SLICE_X44Y120        FDRE (Hold_fdre_C_R)        -0.054     1.656    irSpillTime_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.432ns (26.478%)  route 1.200ns (73.522%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.618     0.618    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.323     1.041    LOC_REG_n_218
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.028     1.069 r  irTestSpill[1]_i_39/O
                         net (fo=1, routed)           0.000     1.069    irTestSpill[1]_i_39_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.120 r  irTestSpill_reg[1]_i_23/O[2]
                         net (fo=1, routed)           0.168     1.288    irSpillTime1[26]
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.067     1.355 r  irTestSpill[1]_i_11/O
                         net (fo=1, routed)           0.000     1.355    irTestSpill[1]_i_11_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.116     1.471 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.240     1.711    irSpillTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.070     1.781 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.468     2.250    irSpillTime[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  irSpillTime_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.838     1.525    CLK_10M_BUFG
    SLICE_X44Y120        FDRE                                         r  irSpillTime_reg[2]/C
                         clock pessimism              0.000     1.525    
                         clock uncertainty            0.185     1.710    
    SLICE_X44Y120        FDRE (Hold_fdre_C_R)        -0.054     1.656    irSpillTime_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.432ns (26.478%)  route 1.200ns (73.522%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.618     0.618    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.323     1.041    LOC_REG_n_218
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.028     1.069 r  irTestSpill[1]_i_39/O
                         net (fo=1, routed)           0.000     1.069    irTestSpill[1]_i_39_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.120 r  irTestSpill_reg[1]_i_23/O[2]
                         net (fo=1, routed)           0.168     1.288    irSpillTime1[26]
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.067     1.355 r  irTestSpill[1]_i_11/O
                         net (fo=1, routed)           0.000     1.355    irTestSpill[1]_i_11_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.116     1.471 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.240     1.711    irSpillTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.070     1.781 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.468     2.250    irSpillTime[0]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  irSpillTime_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.838     1.525    CLK_10M_BUFG
    SLICE_X44Y120        FDRE                                         r  irSpillTime_reg[3]/C
                         clock pessimism              0.000     1.525    
                         clock uncertainty            0.185     1.710    
    SLICE_X44Y120        FDRE (Hold_fdre_C_R)        -0.054     1.656    irSpillTime_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.432ns (26.378%)  route 1.206ns (73.622%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.618     0.618    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.323     1.041    LOC_REG_n_218
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.028     1.069 r  irTestSpill[1]_i_39/O
                         net (fo=1, routed)           0.000     1.069    irTestSpill[1]_i_39_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.120 r  irTestSpill_reg[1]_i_23/O[2]
                         net (fo=1, routed)           0.168     1.288    irSpillTime1[26]
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.067     1.355 r  irTestSpill[1]_i_11/O
                         net (fo=1, routed)           0.000     1.355    irTestSpill[1]_i_11_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.116     1.471 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.240     1.711    irSpillTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.070     1.781 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.474     2.256    irSpillTime[0]_i_1_n_0
    SLICE_X44Y121        FDRE                                         r  irSpillTime_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.837     1.524    CLK_10M_BUFG
    SLICE_X44Y121        FDRE                                         r  irSpillTime_reg[4]/C
                         clock pessimism              0.000     1.524    
                         clock uncertainty            0.185     1.709    
    SLICE_X44Y121        FDRE (Hold_fdre_C_R)        -0.054     1.655    irSpillTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.432ns (26.378%)  route 1.206ns (73.622%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.618     0.618    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.323     1.041    LOC_REG_n_218
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.028     1.069 r  irTestSpill[1]_i_39/O
                         net (fo=1, routed)           0.000     1.069    irTestSpill[1]_i_39_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.120 r  irTestSpill_reg[1]_i_23/O[2]
                         net (fo=1, routed)           0.168     1.288    irSpillTime1[26]
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.067     1.355 r  irTestSpill[1]_i_11/O
                         net (fo=1, routed)           0.000     1.355    irTestSpill[1]_i_11_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.116     1.471 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.240     1.711    irSpillTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.070     1.781 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.474     2.256    irSpillTime[0]_i_1_n_0
    SLICE_X44Y121        FDRE                                         r  irSpillTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.837     1.524    CLK_10M_BUFG
    SLICE_X44Y121        FDRE                                         r  irSpillTime_reg[5]/C
                         clock pessimism              0.000     1.524    
                         clock uncertainty            0.185     1.709    
    SLICE_X44Y121        FDRE (Hold_fdre_C_R)        -0.054     1.655    irSpillTime_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 LOC_REG/x24_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.432ns (26.378%)  route 1.206ns (73.622%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.524ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.618     0.618    LOC_REG/CLK
    SLICE_X40Y124        FDCE                                         r  LOC_REG/x24_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  LOC_REG/x24_Reg_reg[2]/Q
                         net (fo=2, routed)           0.323     1.041    LOC_REG_n_218
    SLICE_X41Y124        LUT2 (Prop_lut2_I1_O)        0.028     1.069 r  irTestSpill[1]_i_39/O
                         net (fo=1, routed)           0.000     1.069    irTestSpill[1]_i_39_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.120 r  irTestSpill_reg[1]_i_23/O[2]
                         net (fo=1, routed)           0.168     1.288    irSpillTime1[26]
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.067     1.355 r  irTestSpill[1]_i_11/O
                         net (fo=1, routed)           0.000     1.355    irTestSpill[1]_i_11_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.116     1.471 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.240     1.711    irSpillTime0
    SLICE_X42Y120        LUT2 (Prop_lut2_I0_O)        0.070     1.781 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.474     2.256    irSpillTime[0]_i_1_n_0
    SLICE_X44Y121        FDRE                                         r  irSpillTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.837     1.524    CLK_10M_BUFG
    SLICE_X44Y121        FDRE                                         r  irSpillTime_reg[6]/C
                         clock pessimism              0.000     1.524    
                         clock uncertainty            0.185     1.709    
    SLICE_X44Y121        FDRE (Hold_fdre_C_R)        -0.054     1.655    irSpillTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.601    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.284    11.284    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SFT_DAT_reg[8]_0
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.400ns  (logic 1.259ns (52.462%)  route 1.141ns (47.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line149/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line149/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.141     2.400    nolabel_line149/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X20Y187        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.161    11.161    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X20Y187        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.161    
                         clock uncertainty           -0.025    11.136    
    SLICE_X20Y187        FDRE (Setup_fdre_C_D)       -0.002    11.134    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -2.400    
  -------------------------------------------------------------------
                         slack                                  8.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.277ns  (logic 0.649ns (50.829%)  route 0.628ns (49.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line149/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line149/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.628     1.277    nolabel_line149/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X20Y187        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.786     0.786    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X20Y187        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.786    
                         clock uncertainty            0.025     0.811    
    SLICE_X20Y187        FDRE (Hold_fdre_C_D)         0.037     0.848    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.853     0.853    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SFT_DAT_reg[8]_0
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/enWrite_reg[2]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.562ns (19.380%)  route 2.338ns (80.620%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 6.254 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.910     4.107    PREPROCESSOR/probe5[1]
    SLICE_X71Y139        LUT3 (Prop_lut3_I0_O)        0.126     4.233 r  PREPROCESSOR/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.371     4.604    top_mcs/PSPILL
    SLICE_X70Y139        LUT2 (Prop_lut2_I0_O)        0.051     4.655 r  top_mcs/regNSYNC[31]_i_1/O
                         net (fo=44, routed)          0.243     4.897    top_mcs/ENABLE1
    SLICE_X71Y139        LUT6 (Prop_lut6_I0_O)        0.138     5.035 f  top_mcs/enWrite[3]_i_3/O
                         net (fo=33, routed)          0.815     5.850    top_mcs/enWrite[3]
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.043     5.893 r  top_mcs/enWrite[2]_rep_i_1__3/O
                         net (fo=1, routed)           0.000     5.893    top_mcs/enWrite[2]_rep_i_1__3_n_0
    SLICE_X80Y123        FDRE                                         r  top_mcs/enWrite_reg[2]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.254     6.254    top_mcs/CLK_200M
    SLICE_X80Y123        FDRE                                         r  top_mcs/enWrite_reg[2]_rep__3/C
                         clock pessimism              0.000     6.254    
                         clock uncertainty           -0.185     6.069    
    SLICE_X80Y123        FDRE (Setup_fdre_C_D)        0.033     6.102    top_mcs/enWrite_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          6.102    
                         arrival time                          -5.893    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/enWrite_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.562ns (19.404%)  route 2.334ns (80.596%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 6.254 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.910     4.107    PREPROCESSOR/probe5[1]
    SLICE_X71Y139        LUT3 (Prop_lut3_I0_O)        0.126     4.233 r  PREPROCESSOR/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.371     4.604    top_mcs/PSPILL
    SLICE_X70Y139        LUT2 (Prop_lut2_I0_O)        0.051     4.655 r  top_mcs/regNSYNC[31]_i_1/O
                         net (fo=44, routed)          0.243     4.897    top_mcs/ENABLE1
    SLICE_X71Y139        LUT6 (Prop_lut6_I0_O)        0.138     5.035 f  top_mcs/enWrite[3]_i_3/O
                         net (fo=33, routed)          0.811     5.846    top_mcs/enWrite[3]
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.043     5.889 r  top_mcs/enWrite[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     5.889    top_mcs/enWrite[2]_rep_i_1_n_0
    SLICE_X80Y123        FDRE                                         r  top_mcs/enWrite_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.254     6.254    top_mcs/CLK_200M
    SLICE_X80Y123        FDRE                                         r  top_mcs/enWrite_reg[2]_rep/C
                         clock pessimism              0.000     6.254    
                         clock uncertainty           -0.185     6.069    
    SLICE_X80Y123        FDRE (Setup_fdre_C_D)        0.034     6.103    top_mcs/enWrite_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/enWrite_reg[2]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.562ns (19.617%)  route 2.303ns (80.383%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 6.256 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.910     4.107    PREPROCESSOR/probe5[1]
    SLICE_X71Y139        LUT3 (Prop_lut3_I0_O)        0.126     4.233 r  PREPROCESSOR/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.371     4.604    top_mcs/PSPILL
    SLICE_X70Y139        LUT2 (Prop_lut2_I0_O)        0.051     4.655 r  top_mcs/regNSYNC[31]_i_1/O
                         net (fo=44, routed)          0.243     4.897    top_mcs/ENABLE1
    SLICE_X71Y139        LUT6 (Prop_lut6_I0_O)        0.138     5.035 f  top_mcs/enWrite[3]_i_3/O
                         net (fo=33, routed)          0.779     5.815    top_mcs/enWrite[3]
    SLICE_X83Y121        LUT6 (Prop_lut6_I5_O)        0.043     5.858 r  top_mcs/enWrite[2]_rep_i_1__7/O
                         net (fo=1, routed)           0.000     5.858    top_mcs/enWrite[2]_rep_i_1__7_n_0
    SLICE_X83Y121        FDRE                                         r  top_mcs/enWrite_reg[2]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.256     6.256    top_mcs/CLK_200M
    SLICE_X83Y121        FDRE                                         r  top_mcs/enWrite_reg[2]_rep__7/C
                         clock pessimism              0.000     6.256    
                         clock uncertainty           -0.185     6.071    
    SLICE_X83Y121        FDRE (Setup_fdre_C_D)        0.034     6.105    top_mcs/enWrite_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                          6.105    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/relCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.416ns (16.459%)  route 2.111ns (83.541%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -1.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 6.257 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.444     3.641    TEST_PSPILL
    SLICE_X45Y133        LUT3 (Prop_lut3_I2_O)        0.126     3.767 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.353     4.120    PREPROCESSOR/probe5[0]
    SLICE_X44Y136        LUT3 (Prop_lut3_I0_O)        0.043     4.163 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=36, routed)          0.792     4.955    top_mcs/MR_SYNC
    SLICE_X67Y140        LUT2 (Prop_lut2_I1_O)        0.043     4.998 r  top_mcs/relCNTR[10]_i_1/O
                         net (fo=15, routed)          0.522     5.520    top_mcs/relCNTR[10]_i_1_n_0
    SLICE_X72Y141        FDRE                                         r  top_mcs/relCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.257     6.257    top_mcs/CLK_200M
    SLICE_X72Y141        FDRE                                         r  top_mcs/relCNTR_reg[1]/C
                         clock pessimism              0.000     6.257    
                         clock uncertainty           -0.185     6.072    
    SLICE_X72Y141        FDRE (Setup_fdre_C_R)       -0.304     5.768    top_mcs/relCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/relCNTR_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.416ns (16.459%)  route 2.111ns (83.541%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -1.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 6.257 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.444     3.641    TEST_PSPILL
    SLICE_X45Y133        LUT3 (Prop_lut3_I2_O)        0.126     3.767 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.353     4.120    PREPROCESSOR/probe5[0]
    SLICE_X44Y136        LUT3 (Prop_lut3_I0_O)        0.043     4.163 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=36, routed)          0.792     4.955    top_mcs/MR_SYNC
    SLICE_X67Y140        LUT2 (Prop_lut2_I1_O)        0.043     4.998 r  top_mcs/relCNTR[10]_i_1/O
                         net (fo=15, routed)          0.522     5.520    top_mcs/relCNTR[10]_i_1_n_0
    SLICE_X72Y141        FDRE                                         r  top_mcs/relCNTR_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.257     6.257    top_mcs/CLK_200M
    SLICE_X72Y141        FDRE                                         r  top_mcs/relCNTR_reg[1]_rep/C
                         clock pessimism              0.000     6.257    
                         clock uncertainty           -0.185     6.072    
    SLICE_X72Y141        FDRE (Setup_fdre_C_R)       -0.304     5.768    top_mcs/relCNTR_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/relCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.416ns (16.459%)  route 2.111ns (83.541%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -1.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 6.257 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.444     3.641    TEST_PSPILL
    SLICE_X45Y133        LUT3 (Prop_lut3_I2_O)        0.126     3.767 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.353     4.120    PREPROCESSOR/probe5[0]
    SLICE_X44Y136        LUT3 (Prop_lut3_I0_O)        0.043     4.163 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=36, routed)          0.792     4.955    top_mcs/MR_SYNC
    SLICE_X67Y140        LUT2 (Prop_lut2_I1_O)        0.043     4.998 r  top_mcs/relCNTR[10]_i_1/O
                         net (fo=15, routed)          0.522     5.520    top_mcs/relCNTR[10]_i_1_n_0
    SLICE_X72Y141        FDRE                                         r  top_mcs/relCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.257     6.257    top_mcs/CLK_200M
    SLICE_X72Y141        FDRE                                         r  top_mcs/relCNTR_reg[2]/C
                         clock pessimism              0.000     6.257    
                         clock uncertainty           -0.185     6.072    
    SLICE_X72Y141        FDRE (Setup_fdre_C_R)       -0.304     5.768    top_mcs/relCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/relCNTR_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.416ns (16.473%)  route 2.109ns (83.527%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -1.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 6.257 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.444     3.641    TEST_PSPILL
    SLICE_X45Y133        LUT3 (Prop_lut3_I2_O)        0.126     3.767 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.353     4.120    PREPROCESSOR/probe5[0]
    SLICE_X44Y136        LUT3 (Prop_lut3_I0_O)        0.043     4.163 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=36, routed)          0.792     4.955    top_mcs/MR_SYNC
    SLICE_X67Y140        LUT2 (Prop_lut2_I1_O)        0.043     4.998 r  top_mcs/relCNTR[10]_i_1/O
                         net (fo=15, routed)          0.520     5.518    top_mcs/relCNTR[10]_i_1_n_0
    SLICE_X73Y141        FDRE                                         r  top_mcs/relCNTR_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.257     6.257    top_mcs/CLK_200M
    SLICE_X73Y141        FDRE                                         r  top_mcs/relCNTR_reg[2]_rep/C
                         clock pessimism              0.000     6.257    
                         clock uncertainty           -0.185     6.072    
    SLICE_X73Y141        FDRE (Setup_fdre_C_R)       -0.304     5.768    top_mcs/relCNTR_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/relCNTR_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.416ns (16.473%)  route 2.109ns (83.527%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -1.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 6.257 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.444     3.641    TEST_PSPILL
    SLICE_X45Y133        LUT3 (Prop_lut3_I2_O)        0.126     3.767 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.353     4.120    PREPROCESSOR/probe5[0]
    SLICE_X44Y136        LUT3 (Prop_lut3_I0_O)        0.043     4.163 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=36, routed)          0.792     4.955    top_mcs/MR_SYNC
    SLICE_X67Y140        LUT2 (Prop_lut2_I1_O)        0.043     4.998 r  top_mcs/relCNTR[10]_i_1/O
                         net (fo=15, routed)          0.520     5.518    top_mcs/relCNTR[10]_i_1_n_0
    SLICE_X73Y141        FDRE                                         r  top_mcs/relCNTR_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.257     6.257    top_mcs/CLK_200M
    SLICE_X73Y141        FDRE                                         r  top_mcs/relCNTR_reg[3]/C
                         clock pessimism              0.000     6.257    
                         clock uncertainty           -0.185     6.072    
    SLICE_X73Y141        FDRE (Setup_fdre_C_R)       -0.304     5.768    top_mcs/relCNTR_reg[3]
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/relCNTR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.416ns (16.473%)  route 2.109ns (83.527%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -1.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 6.257 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.444     3.641    TEST_PSPILL
    SLICE_X45Y133        LUT3 (Prop_lut3_I2_O)        0.126     3.767 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.353     4.120    PREPROCESSOR/probe5[0]
    SLICE_X44Y136        LUT3 (Prop_lut3_I0_O)        0.043     4.163 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=36, routed)          0.792     4.955    top_mcs/MR_SYNC
    SLICE_X67Y140        LUT2 (Prop_lut2_I1_O)        0.043     4.998 r  top_mcs/relCNTR[10]_i_1/O
                         net (fo=15, routed)          0.520     5.518    top_mcs/relCNTR[10]_i_1_n_0
    SLICE_X73Y141        FDRE                                         r  top_mcs/relCNTR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.257     6.257    top_mcs/CLK_200M
    SLICE_X73Y141        FDRE                                         r  top_mcs/relCNTR_reg[4]/C
                         clock pessimism              0.000     6.257    
                         clock uncertainty           -0.185     6.072    
    SLICE_X73Y141        FDRE (Setup_fdre_C_R)       -0.304     5.768    top_mcs/relCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/enWrite_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.562ns (19.556%)  route 2.312ns (80.444%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 6.256 - 5.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.437     2.993    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.204     3.197 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.910     4.107    PREPROCESSOR/probe5[1]
    SLICE_X71Y139        LUT3 (Prop_lut3_I0_O)        0.126     4.233 r  PREPROCESSOR/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.371     4.604    top_mcs/PSPILL
    SLICE_X70Y139        LUT2 (Prop_lut2_I0_O)        0.051     4.655 r  top_mcs/regNSYNC[31]_i_1/O
                         net (fo=44, routed)          0.243     4.897    top_mcs/ENABLE1
    SLICE_X71Y139        LUT6 (Prop_lut6_I0_O)        0.138     5.035 f  top_mcs/enWrite[3]_i_3/O
                         net (fo=33, routed)          0.788     5.824    top_mcs/enWrite[3]
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.043     5.867 r  top_mcs/enWrite[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     5.867    top_mcs/enWrite[2]_rep_i_1__0_n_0
    SLICE_X82Y121        FDRE                                         r  top_mcs/enWrite_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.256     6.256    top_mcs/CLK_200M
    SLICE_X82Y121        FDRE                                         r  top_mcs/enWrite_reg[2]_rep__0/C
                         clock pessimism              0.000     6.256    
                         clock uncertainty           -0.185     6.071    
    SLICE_X82Y121        FDRE (Setup_fdre_C_D)        0.064     6.135    top_mcs/enWrite_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                  0.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 irTestMrsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncPulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.159%)  route 0.193ns (65.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.622     1.240    CLK_10M_BUFG
    SLICE_X40Y120        FDRE                                         r  irTestMrsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDRE (Prop_fdre_C_Q)         0.100     1.340 r  irTestMrsync_reg/Q
                         net (fo=1, routed)           0.193     1.533    p_0_in__0[0]
    SLICE_X37Y120        FDRE                                         r  irMrsyncPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.842     0.842    CLK_200M
    SLICE_X37Y120        FDRE                                         r  irMrsyncPulse_reg[0]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.185     1.027    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.040     1.067    irMrsyncPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.091ns (15.094%)  route 0.512ns (84.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.617     1.235    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.091     1.326 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.512     1.838    ila_0/inst/ila_core_inst/TRIGGER_I[47]
    SLICE_X8Y115         SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.858     0.858    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y115         SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.185     1.043    
    SLICE_X8Y115         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.159    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.100ns (18.638%)  route 0.437ns (81.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.625     1.243    CLK_10M_BUFG
    SLICE_X40Y117        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDSE (Prop_fdse_C_Q)         0.100     1.343 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.437     1.780    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X19Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.854     0.854    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X19Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.185     1.039    
    SLICE_X19Y118        FDRE (Hold_fdre_C_D)         0.047     1.086    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.091ns (16.720%)  route 0.453ns (83.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.617     1.235    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.091     1.326 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.453     1.779    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X13Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.857     0.857    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X13Y115        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.185     1.042    
    SLICE_X13Y115        FDRE (Hold_fdre_C_D)         0.000     1.042    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.100ns (17.009%)  route 0.488ns (82.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.627     1.245    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.100     1.345 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.488     1.833    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X19Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.854     0.854    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X19Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.185     1.039    
    SLICE_X19Y118        FDRE (Hold_fdre_C_D)         0.047     1.086    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.429%)  route 0.509ns (83.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.627     1.245    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.100     1.345 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.509     1.854    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X19Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.854     0.854    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X19Y118        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.185     1.039    
    SLICE_X19Y118        FDRE (Hold_fdre_C_D)         0.044     1.083    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.100ns (13.685%)  route 0.631ns (86.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.627     1.245    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.100     1.345 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.631     1.976    ila_0/inst/ila_core_inst/TRIGGER_I[63]
    SLICE_X18Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.858     0.858    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X18Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.185     1.043    
    SLICE_X18Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.197    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.100ns (14.087%)  route 0.610ns (85.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.625     1.243    CLK_10M_BUFG
    SLICE_X40Y117        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDSE (Prop_fdse_C_Q)         0.100     1.343 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.610     1.953    ila_0/inst/ila_core_inst/TRIGGER_I[61]
    SLICE_X18Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.858     0.858    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X18Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.185     1.043    
    SLICE_X18Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.142    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.100ns (13.923%)  route 0.618ns (86.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.627     1.245    CLK_10M_BUFG
    SLICE_X39Y115        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_fdre_C_Q)         0.100     1.345 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.618     1.963    ila_0/inst/ila_core_inst/TRIGGER_I[62]
    SLICE_X18Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.858     0.858    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X18Y113        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.185     1.043    
    SLICE_X18Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.137    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/get_spillInfo/SPL_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.157ns (17.890%)  route 0.721ns (82.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.617     1.235    CLK_10M_BUFG
    SLICE_X45Y124        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.091     1.326 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.478     1.804    PREPROCESSOR/probe5[1]
    SLICE_X71Y139        LUT3 (Prop_lut3_I0_O)        0.066     1.870 r  PREPROCESSOR/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.243     2.113    top_mcs/get_spillInfo/PSPILL
    SLICE_X65Y136        FDRE                                         r  top_mcs/get_spillInfo/SPL_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.808     0.808    top_mcs/get_spillInfo/CLK_200M
    SLICE_X65Y136        FDRE                                         r  top_mcs/get_spillInfo/SPL_REG_reg[0]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.185     0.993    
    SLICE_X65Y136        FDRE (Hold_fdre_C_D)         0.038     1.031    top_mcs/get_spillInfo/SPL_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  1.082    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -4.320ns,  Total Violation      -12.948ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.320ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.162 - 25.000 ) 
    Source Clock Delay      (SCD):    5.892ns = ( 29.892 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959    25.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.296    29.892    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_fdre_C_Q)         0.236    30.128 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.109    30.237    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X9Y188         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.162    26.162    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.162    
                         clock uncertainty           -0.154    26.008    
    SLICE_X9Y188         FDCE (Setup_fdce_C_D)       -0.091    25.917    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.917    
                         arrival time                         -30.237    
  -------------------------------------------------------------------
                         slack                                 -4.320    

Slack (VIOLATED) :        -4.318ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -4.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.217 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 29.945 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959    25.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.349    29.945    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y185         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y185         FDRE (Prop_fdre_C_Q)         0.236    30.181 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.109    30.290    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X3Y185         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.217    26.217    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X3Y185         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.154    26.063    
    SLICE_X3Y185         FDCE (Setup_fdce_C_D)       -0.091    25.972    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.972    
                         arrival time                         -30.290    
  -------------------------------------------------------------------
                         slack                                 -4.318    

Slack (VIOLATED) :        -4.310ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -4.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.217 - 25.000 ) 
    Source Clock Delay      (SCD):    5.946ns = ( 29.946 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959    25.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.350    29.946    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y186         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y186         FDCE (Prop_fdce_C_Q)         0.223    30.169 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.194    30.363    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X5Y187         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.217    26.217    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X5Y187         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.154    26.063    
    SLICE_X5Y187         FDCE (Setup_fdce_C_D)       -0.010    26.053    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         26.053    
                         arrival time                         -30.363    
  -------------------------------------------------------------------
                         slack                                 -4.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        -1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.618     2.606    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y186         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y186         FDCE (Prop_fdce_C_Q)         0.100     2.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.094     2.800    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X5Y187         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.819     0.819    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X5Y187         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.154     0.973    
    SLICE_X5Y187         FDCE (Hold_fdce_C_D)         0.047     1.020    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.782ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.589     2.577    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_fdre_C_Q)         0.107     2.684 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.053     2.737    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X9Y188         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.790     0.790    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.790    
                         clock uncertainty            0.154     0.944    
    SLICE_X9Y188         FDCE (Hold_fdce_C_D)         0.011     0.955    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.767     0.767    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.620     2.608    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y185         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y185         FDRE (Prop_fdre_C_Q)         0.107     2.715 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.053     2.768    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X3Y185         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.819     0.819    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X3Y185         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.154     0.973    
    SLICE_X3Y185         FDCE (Hold_fdce_C_D)         0.011     0.984    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.784    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           12  Failing Endpoints,  Worst Slack       -3.035ns,  Total Violation      -35.008ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.035ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.524ns  (logic 0.223ns (42.539%)  route 0.301ns (57.461%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y146         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.301    29.368    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X7Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.391    26.391    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X7Y145         FDRE (Setup_fdre_C_D)       -0.022    26.334    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.334    
                         arrival time                         -29.368    
  -------------------------------------------------------------------
                         slack                                 -3.035    

Slack (VIOLATED) :        -3.020ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.513ns  (logic 0.223ns (43.508%)  route 0.290ns (56.492%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y144         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.290    29.357    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X7Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.391    26.391    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X7Y145         FDRE (Setup_fdre_C_D)       -0.019    26.337    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.337    
                         arrival time                         -29.357    
  -------------------------------------------------------------------
                         slack                                 -3.020    

Slack (VIOLATED) :        -2.945ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.447ns  (logic 0.259ns (57.958%)  route 0.188ns (42.041%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y149         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.259    29.103 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.188    29.291    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X5Y149         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.391    26.391    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X5Y149         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X5Y149         FDRE (Setup_fdre_C_D)       -0.010    26.346    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.346    
                         arrival time                         -29.291    
  -------------------------------------------------------------------
                         slack                                 -2.945    

Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.420ns  (logic 0.223ns (53.105%)  route 0.197ns (46.895%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y146         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.197    29.264    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.391    26.391    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X4Y146         FDRE (Setup_fdre_C_D)       -0.010    26.346    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.346    
                         arrival time                         -29.264    
  -------------------------------------------------------------------
                         slack                                 -2.918    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y146         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.191    29.258    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.391    26.391    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X4Y146         FDRE (Setup_fdre_C_D)       -0.008    26.348    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.348    
                         arrival time                         -29.258    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.909ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.411ns  (logic 0.223ns (54.275%)  route 0.188ns (45.725%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 26.392 - 25.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 28.845 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.528    28.845    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.223    29.068 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.188    29.256    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X1Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.392    26.392    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X1Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.392    
                         clock uncertainty           -0.035    26.357    
    SLICE_X1Y146         FDRE (Setup_fdre_C_D)       -0.010    26.347    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.347    
                         arrival time                         -29.256    
  -------------------------------------------------------------------
                         slack                                 -2.909    

Slack (VIOLATED) :        -2.909ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 26.337 - 25.000 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 28.789 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.472    28.789    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y147        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDCE (Prop_fdce_C_Q)         0.223    29.012 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.191    29.203    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X11Y146        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.337    26.337    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X11Y146        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.337    
                         clock uncertainty           -0.035    26.302    
    SLICE_X11Y146        FDRE (Setup_fdre_C_D)       -0.008    26.294    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         26.294    
                         arrival time                         -29.203    
  -------------------------------------------------------------------
                         slack                                 -2.909    

Slack (VIOLATED) :        -2.902ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.405ns  (logic 0.223ns (55.079%)  route 0.182ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 26.391 - 25.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 28.844 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.527    28.844    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y146         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.223    29.067 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.182    29.249    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.391    26.391    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.391    
                         clock uncertainty           -0.035    26.356    
    SLICE_X4Y146         FDRE (Setup_fdre_C_D)       -0.009    26.347    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.347    
                         arrival time                         -29.249    
  -------------------------------------------------------------------
                         slack                                 -2.902    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.392ns = ( 26.392 - 25.000 ) 
    Source Clock Delay      (SCD):    4.845ns = ( 28.845 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.528    28.845    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y145         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDCE (Prop_fdce_C_Q)         0.204    29.049 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.110    29.159    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X0Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.392    26.392    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.392    
                         clock uncertainty           -0.035    26.357    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.091    26.266    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.266    
                         arrival time                         -29.159    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.871ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 26.337 - 25.000 ) 
    Source Clock Delay      (SCD):    4.789ns = ( 28.789 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.472    28.789    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y147        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDCE (Prop_fdce_C_Q)         0.204    28.993 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.110    29.103    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X10Y147        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.337    26.337    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X10Y147        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.337    
                         clock uncertainty           -0.035    26.302    
    SLICE_X10Y147        FDRE (Setup_fdre_C_D)       -0.070    26.232    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.232    
                         arrival time                         -29.103    
  -------------------------------------------------------------------
                         slack                                 -2.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.218%)  route 0.056ns (35.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.676     2.247    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y145         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDCE (Prop_fdce_C_Q)         0.100     2.347 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.056     2.403    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X0Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.896     0.896    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.033     0.964    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.644     2.215    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y147        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDCE (Prop_fdce_C_Q)         0.091     2.306 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.054     2.360    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X10Y147        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.865     0.865    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X10Y147        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.035     0.900    
    SLICE_X10Y147        FDRE (Hold_fdre_C_D)         0.009     0.909    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.676     2.247    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y145         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDCE (Prop_fdce_C_Q)         0.091     2.338 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.054     2.392    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X0Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.896     0.896    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.009     0.940    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.644     2.215    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y147        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDCE (Prop_fdce_C_Q)         0.091     2.306 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.054     2.360    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X10Y147        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.865     0.865    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X10Y147        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.035     0.900    
    SLICE_X10Y147        FDRE (Hold_fdre_C_D)         0.006     0.906    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.676     2.247    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y146         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDCE (Prop_fdce_C_Q)         0.100     2.347 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.092     2.439    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X1Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.896     0.896    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X1Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.047     0.978    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y146         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.100     2.345 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.093     2.438    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.895     0.895    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X4Y146         FDRE (Hold_fdre_C_D)         0.047     0.977    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.644     2.215    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y147        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDCE (Prop_fdce_C_Q)         0.100     2.315 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.095     2.410    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X11Y146        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.864     0.864    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X11Y146        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.035     0.899    
    SLICE_X11Y146        FDRE (Hold_fdre_C_D)         0.049     0.948    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.780%)  route 0.097ns (49.220%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y146         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.100     2.345 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.097     2.442    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.895     0.895    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X4Y146         FDRE (Hold_fdre_C_D)         0.047     0.977    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.847%)  route 0.093ns (48.153%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.674     2.245    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y146         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.100     2.345 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.093     2.438    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.895     0.895    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X4Y146         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.895    
                         clock uncertainty            0.035     0.930    
    SLICE_X4Y146         FDRE (Hold_fdre_C_D)         0.033     0.963    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.225%)  route 0.092ns (43.775%))
  Logic Levels:           0  
  Clock Path Skew:        -1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.675     2.246    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y149         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.118     2.364 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.092     2.456    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X5Y149         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.896     0.896    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X5Y149         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.896    
                         clock uncertainty            0.035     0.931    
    SLICE_X5Y149         FDRE (Hold_fdre_C_D)         0.047     0.978    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  1.478    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.252ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.739ns  (logic 0.259ns (35.065%)  route 0.480ns (64.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.480     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X0Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 32.252    

Slack (MET) :             32.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.694ns  (logic 0.223ns (32.123%)  route 0.471ns (67.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.471     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y91          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y91          FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 32.327    

Slack (MET) :             32.330ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.610ns  (logic 0.236ns (38.704%)  route 0.374ns (61.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.374     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X2Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y94          FDCE (Setup_fdce_C_D)       -0.060    32.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.940    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                 32.330    

Slack (MET) :             32.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.532ns  (logic 0.236ns (44.320%)  route 0.296ns (55.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.296     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X0Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                 32.376    

Slack (MET) :             32.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.299     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y90          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 32.436    

Slack (MET) :             32.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.534ns  (logic 0.259ns (48.475%)  route 0.275ns (51.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.275     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X0Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                 32.456    

Slack (MET) :             32.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.300     0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X6Y90          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 32.498    

Slack (MET) :             32.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.300     0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y92          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y92          FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 32.498    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           23  Failing Endpoints,  Worst Slack       -2.830ns,  Total Violation      -54.179ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.740ns  (logic 0.204ns (2.636%)  route 7.536ns (97.364%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 21.494 - 16.000 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 16.340 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.340    16.340    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y178         FDRE (Prop_fdre_C_Q)         0.204    16.544 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           7.536    24.080    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.208    21.494    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    21.494    
                         clock uncertainty           -0.154    21.340    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)       -0.090    21.250    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.250    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                 -2.830    

Slack (VIOLATED) :        -2.766ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.753ns  (logic 0.223ns (2.876%)  route 7.530ns (97.124%))
  Logic Levels:           0  
  Clock Path Skew:        4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 21.494 - 16.000 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 16.343 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.343    16.343    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y180         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_fdre_C_Q)         0.223    16.566 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           7.530    24.096    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.208    21.494    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    21.494    
                         clock uncertainty           -0.154    21.340    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)       -0.010    21.330    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         21.330    
                         arrival time                         -24.096    
  -------------------------------------------------------------------
                         slack                                 -2.766    

Slack (VIOLATED) :        -2.766ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.777ns  (logic 0.259ns (3.331%)  route 7.518ns (96.669%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 21.499 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 16.345 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.345    16.345    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X6Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.259    16.604 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           7.518    24.122    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X2Y181         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.213    21.499    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y181         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.154    21.345    
    SLICE_X2Y181         FDRE (Setup_fdre_C_D)        0.011    21.356    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         21.356    
                         arrival time                         -24.122    
  -------------------------------------------------------------------
                         slack                                 -2.766    

Slack (VIOLATED) :        -2.727ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.627ns  (logic 0.236ns (3.094%)  route 7.391ns (96.906%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 21.499 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 16.345 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.345    16.345    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X6Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.236    16.581 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           7.391    23.972    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X5Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.213    21.499    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.154    21.345    
    SLICE_X5Y182         FDRE (Setup_fdre_C_D)       -0.100    21.245    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.245    
                         arrival time                         -23.972    
  -------------------------------------------------------------------
                         slack                                 -2.727    

Slack (VIOLATED) :        -2.717ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.707ns  (logic 0.259ns (3.361%)  route 7.448ns (96.639%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 21.499 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 16.345 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.345    16.345    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X6Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.259    16.604 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           7.448    24.052    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X5Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.213    21.499    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.154    21.345    
    SLICE_X5Y182         FDRE (Setup_fdre_C_D)       -0.010    21.335    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                         -24.052    
  -------------------------------------------------------------------
                         slack                                 -2.717    

Slack (VIOLATED) :        -2.683ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.569ns  (logic 0.236ns (3.118%)  route 7.333ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 21.499 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 16.345 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.345    16.345    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X6Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.236    16.581 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           7.333    23.914    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X4Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.213    21.499    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.154    21.345    
    SLICE_X4Y182         FDRE (Setup_fdre_C_D)       -0.114    21.231    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.231    
                         arrival time                         -23.914    
  -------------------------------------------------------------------
                         slack                                 -2.683    

Slack (VIOLATED) :        -2.681ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.684ns  (logic 0.259ns (3.371%)  route 7.425ns (96.629%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 21.499 - 16.000 ) 
    Source Clock Delay      (SCD):    1.346ns = ( 16.346 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.346    16.346    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X2Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y182         FDRE (Prop_fdre_C_Q)         0.259    16.605 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           7.425    24.030    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X2Y181         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.213    21.499    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y181         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.154    21.345    
    SLICE_X2Y181         FDRE (Setup_fdre_C_D)        0.004    21.349    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                         -24.030    
  -------------------------------------------------------------------
                         slack                                 -2.681    

Slack (VIOLATED) :        -2.649ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.547ns  (logic 0.236ns (3.127%)  route 7.311ns (96.873%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 21.499 - 16.000 ) 
    Source Clock Delay      (SCD):    1.345ns = ( 16.345 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.345    16.345    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X6Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y182         FDRE (Prop_fdre_C_Q)         0.236    16.581 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           7.311    23.892    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X4Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.213    21.499    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.154    21.345    
    SLICE_X4Y182         FDRE (Setup_fdre_C_D)       -0.102    21.243    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         21.243    
                         arrival time                         -23.892    
  -------------------------------------------------------------------
                         slack                                 -2.649    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.601ns  (logic 0.223ns (2.934%)  route 7.378ns (97.066%))
  Logic Levels:           0  
  Clock Path Skew:        4.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 21.494 - 16.000 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 16.343 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.343    16.343    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y180         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_fdre_C_Q)         0.223    16.566 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           7.378    23.944    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.208    21.494    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    21.494    
                         clock uncertainty           -0.154    21.340    
    SLICE_X7Y177         FDRE (Setup_fdre_C_D)       -0.008    21.332    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                         -23.944    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.601ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.633ns  (logic 0.302ns (3.957%)  route 7.331ns (96.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 21.448 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.296    16.296    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X10Y187        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDRE (Prop_fdre_C_Q)         0.259    16.555 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           7.331    23.886    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X9Y187         LUT2 (Prop_lut2_I1_O)        0.043    23.929 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    23.929    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X9Y187         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796    17.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.162    21.448    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y187         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    21.448    
                         clock uncertainty           -0.154    21.294    
    SLICE_X9Y187         FDRE (Setup_fdre_C_D)        0.034    21.328    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         21.328    
                         arrival time                         -23.929    
  -------------------------------------------------------------------
                         slack                                 -2.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 0.162ns (3.262%)  route 4.805ns (96.738%))
  Logic Levels:           0  
  Clock Path Skew:        4.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.209     1.209    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y178         FDRE (Prop_fdre_C_Q)         0.162     1.371 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           4.805     6.176    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X6Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.339     5.935    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     5.935    
                         clock uncertainty            0.154     6.089    
    SLICE_X6Y177         FDRE (Hold_fdre_C_D)         0.061     6.150    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -6.150    
                         arrival time                           6.176    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.178ns (3.321%)  route 5.182ns (96.679%))
  Logic Levels:           0  
  Clock Path Skew:        4.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.212     1.212    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y180         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_fdre_C_Q)         0.178     1.390 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           5.182     6.572    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.339     5.935    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000     5.935    
                         clock uncertainty            0.154     6.089    
    SLICE_X7Y177         FDRE (Hold_fdre_C_D)         0.118     6.207    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -6.207    
                         arrival time                           6.572    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.178ns (3.154%)  route 5.466ns (96.846%))
  Logic Levels:           0  
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.209     1.209    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y178         FDRE (Prop_fdre_C_Q)         0.178     1.387 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.466     6.853    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X3Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.341     5.937    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     5.937    
                         clock uncertainty            0.154     6.091    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.105     6.196    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -6.196    
                         arrival time                           6.853    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.178ns (3.132%)  route 5.505ns (96.868%))
  Logic Levels:           0  
  Clock Path Skew:        4.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.209     1.209    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y178         FDRE (Prop_fdre_C_Q)         0.178     1.387 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.505     6.892    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.339     5.935    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     5.935    
                         clock uncertainty            0.154     6.089    
    SLICE_X7Y177         FDRE (Hold_fdre_C_D)         0.099     6.188    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -6.188    
                         arrival time                           6.892    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 0.178ns (3.064%)  route 5.631ns (96.936%))
  Logic Levels:           0  
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.941ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.212     1.212    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X5Y181         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.178     1.390 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.631     7.021    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X4Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.345     5.941    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y182         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     5.941    
                         clock uncertainty            0.154     6.095    
    SLICE_X4Y182         FDRE (Hold_fdre_C_D)         0.110     6.205    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -6.205    
                         arrival time                           7.021    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.091ns (2.498%)  route 3.553ns (97.503%))
  Logic Levels:           0  
  Clock Path Skew:        2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.612     0.612    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y178         FDRE (Prop_fdre_C_Q)         0.091     0.703 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           3.553     4.256    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X3Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.812     3.148    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000     3.148    
                         clock uncertainty            0.154     3.302    
    SLICE_X3Y178         FDRE (Hold_fdre_C_D)         0.002     3.304    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.178ns (2.992%)  route 5.771ns (97.008%))
  Logic Levels:           0  
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.212     1.212    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X5Y181         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.178     1.390 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.771     7.161    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X5Y180         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.343     5.939    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y180         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     5.939    
                         clock uncertainty            0.154     6.093    
    SLICE_X5Y180         FDRE (Hold_fdre_C_D)         0.099     6.192    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -6.192    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.242ns (4.018%)  route 5.781ns (95.982%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.163     1.163    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X10Y187        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDRE (Prop_fdre_C_Q)         0.206     1.369 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           5.781     7.150    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X9Y187         LUT2 (Prop_lut2_I0_O)        0.036     7.186 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     7.186    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X9Y187         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.296     5.892    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y187         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     5.892    
                         clock uncertainty            0.154     6.046    
    SLICE_X9Y187         FDRE (Hold_fdre_C_D)         0.154     6.200    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -6.200    
                         arrival time                           7.186    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.178ns (2.929%)  route 5.899ns (97.071%))
  Logic Levels:           0  
  Clock Path Skew:        4.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.209     1.209    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y178         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y178         FDRE (Prop_fdre_C_Q)         0.178     1.387 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           5.899     7.286    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X6Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.339     5.935    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y177         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     5.935    
                         clock uncertainty            0.154     6.089    
    SLICE_X6Y177         FDRE (Hold_fdre_C_D)         0.132     6.221    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                           7.286    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 0.178ns (2.932%)  route 5.893ns (97.068%))
  Logic Levels:           0  
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.212     1.212    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X5Y181         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y181         FDRE (Prop_fdre_C_Q)         0.178     1.390 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.893     7.283    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X5Y180         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.343     5.939    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y180         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     5.939    
                         clock uncertainty            0.154     6.093    
    SLICE_X5Y180         FDRE (Hold_fdre_C_D)         0.105     6.198    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -6.198    
                         arrival time                           7.283    
  -------------------------------------------------------------------
                         slack                                  1.085    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.797ns (24.115%)  route 2.508ns (75.885%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.759 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.812 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.812    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y159         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.978 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.978    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X3Y159         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.220    13.506    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y159         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    13.506    
                         clock uncertainty           -0.154    13.352    
    SLICE_X3Y159         FDRE (Setup_fdre_C_D)        0.049    13.401    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.744ns (22.878%)  route 2.508ns (77.122%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.759 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.925 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.925    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.220    13.506    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    13.506    
                         clock uncertainty           -0.154    13.352    
    SLICE_X3Y158         FDRE (Setup_fdre_C_D)        0.049    13.401    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.742ns (22.831%)  route 2.508ns (77.169%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.759 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.812 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.812    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y159         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.923 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.923    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y159         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.220    13.506    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y159         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    13.506    
                         clock uncertainty           -0.154    13.352    
    SLICE_X3Y159         FDRE (Setup_fdre_C_D)        0.049    13.401    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.727ns (22.473%)  route 2.508ns (77.527%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.759 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.908 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.908    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.220    13.506    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    13.506    
                         clock uncertainty           -0.154    13.352    
    SLICE_X3Y158         FDRE (Setup_fdre_C_D)        0.049    13.401    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.691ns (21.601%)  route 2.508ns (78.400%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.872 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.872    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.221    13.507    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    13.507    
                         clock uncertainty           -0.154    13.353    
    SLICE_X3Y157         FDRE (Setup_fdre_C_D)        0.049    13.402    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.689ns (21.551%)  route 2.508ns (78.449%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.759 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.870 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.870    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.220    13.506    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    13.506    
                         clock uncertainty           -0.154    13.352    
    SLICE_X3Y158         FDRE (Setup_fdre_C_D)        0.049    13.401    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.689ns (21.551%)  route 2.508ns (78.449%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 13.506 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.759 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.759    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y158         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.870 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.870    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.220    13.506    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    13.506    
                         clock uncertainty           -0.154    13.352    
    SLICE_X3Y158         FDRE (Setup_fdre_C_D)        0.049    13.401    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.674ns (21.182%)  route 2.508ns (78.818%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.855 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.855    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.221    13.507    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    13.507    
                         clock uncertainty           -0.154    13.353    
    SLICE_X3Y157         FDRE (Setup_fdre_C_D)        0.049    13.402    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.636ns (20.229%)  route 2.508ns (79.771%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.817 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.817    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.221    13.507    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    13.507    
                         clock uncertainty           -0.154    13.353    
    SLICE_X3Y157         FDRE (Setup_fdre_C_D)        0.049    13.402    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.636ns (20.229%)  route 2.508ns (79.771%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.356     4.673    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.223     4.896 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           2.508     7.404    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I2_O)        0.043     7.447 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     7.447    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.706 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.706    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y157         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.817 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.817    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.796     9.796    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.221    13.507    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    13.507    
                         clock uncertainty           -0.154    13.353    
    SLICE_X3Y157         FDRE (Setup_fdre_C_D)        0.049    13.402    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  5.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.296ns (14.697%)  route 1.718ns (85.303%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y152         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.178     4.475 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           1.718     6.193    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X3Y156         LUT3 (Prop_lut3_I1_O)        0.036     6.229 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.229    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y156         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.311 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.311    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y156         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.355     5.951    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y156         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     5.951    
                         clock uncertainty            0.154     6.105    
    SLICE_X3Y156         FDRE (Hold_fdre_C_D)         0.165     6.270    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -6.270    
                         arrival time                           6.311    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.335ns (16.416%)  route 1.706ns (83.584%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y153         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDRE (Prop_fdre_C_Q)         0.206     4.503 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/Q
                         net (fo=2, routed)           1.706     6.209    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[11]
    SLICE_X3Y158         LUT3 (Prop_lut3_I1_O)        0.036     6.245 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<12>/O
                         net (fo=1, routed)           0.000     6.245    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[12]
    SLICE_X3Y158         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.338 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.338    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X3Y158         FDRE (Hold_fdre_C_D)         0.165     6.269    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -6.269    
                         arrival time                           6.338    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.302ns (14.500%)  route 1.781ns (85.500%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.221     4.296    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y154         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           1.781     6.255    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y157         LUT3 (Prop_lut3_I2_O)        0.036     6.291 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     6.291    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X3Y157         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.379 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.379    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.355     5.951    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     5.951    
                         clock uncertainty            0.154     6.105    
    SLICE_X3Y157         FDRE (Hold_fdre_C_D)         0.165     6.270    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -6.270    
                         arrival time                           6.379    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.301ns (14.413%)  route 1.787ns (85.587%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.221     4.296    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y154         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           1.787     6.262    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y157         LUT3 (Prop_lut3_I1_O)        0.036     6.298 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     6.298    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X3Y157         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.385 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.385    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.355     5.951    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     5.951    
                         clock uncertainty            0.154     6.105    
    SLICE_X3Y157         FDRE (Hold_fdre_C_D)         0.165     6.270    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -6.270    
                         arrival time                           6.385    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.206ns (15.726%)  route 1.104ns (84.274%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.624     2.195    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y154         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.091     2.286 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.104     3.390    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X3Y157         LUT3 (Prop_lut3_I2_O)        0.066     3.456 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     3.456    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X3Y157         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     3.505 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.505    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.037     1.037    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         0.823     3.159    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     3.159    
                         clock uncertainty            0.154     3.313    
    SLICE_X3Y157         FDRE (Hold_fdre_C_D)         0.071     3.384    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.296ns (14.129%)  route 1.799ns (85.871%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y154         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.178     4.475 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           1.799     6.274    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X3Y158         LUT3 (Prop_lut3_I2_O)        0.036     6.310 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     6.310    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X3Y158         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.392 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.392    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.354     5.950    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X3Y158         FDRE (Hold_fdre_C_D)         0.165     6.269    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -6.269    
                         arrival time                           6.392    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.189ns (9.160%)  route 1.874ns (90.840%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166     4.241    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y150         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.189     4.430 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           1.874     6.305    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X6Y150         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.355     5.951    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y150         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     5.951    
                         clock uncertainty            0.154     6.105    
    SLICE_X6Y150         FDCE (Hold_fdce_C_D)         0.069     6.174    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -6.174    
                         arrival time                           6.305    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.302ns (14.321%)  route 1.807ns (85.679%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y154         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.178     4.475 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.807     6.282    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X3Y155         LUT3 (Prop_lut3_I2_O)        0.036     6.318 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     6.318    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X3Y155         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.406 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.406    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X3Y155         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y155         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X3Y155         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.406    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.301ns (14.254%)  route 1.811ns (85.746%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y154         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.178     4.475 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.811     6.286    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X3Y155         LUT3 (Prop_lut3_I1_O)        0.036     6.322 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.322    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X3Y155         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.409 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.409    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X3Y155         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.356     5.952    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y155         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     5.952    
                         clock uncertainty            0.154     6.106    
    SLICE_X3Y155         FDRE (Hold_fdre_C_D)         0.165     6.271    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -6.271    
                         arrival time                           6.409    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.307ns (14.484%)  route 1.813ns (85.516%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222     4.297    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y154         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y154         FDRE (Prop_fdre_C_Q)         0.178     4.475 f  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           1.813     6.288    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X3Y157         LUT3 (Prop_lut3_I2_O)        0.036     6.324 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     6.324    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X3Y157         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.417 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.417    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.959     1.959    nolabel_line149/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line149/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line149/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line149/GMIIBUFG/O
                         net (fo=283, routed)         1.355     5.951    nolabel_line149/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     5.951    
                         clock uncertainty            0.154     6.105    
    SLICE_X3Y157         FDRE (Hold_fdre_C_D)         0.165     6.270    nolabel_line149/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -6.270    
                         arrival time                           6.417    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.593ns,  Total Violation      -19.962ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.593ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.574ns  (logic 0.266ns (4.046%)  route 6.308ns (95.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 20.235 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285    16.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y160        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y160        FDCE (Prop_fdce_C_Q)         0.223    16.508 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           6.308    22.816    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X22Y161        LUT6 (Prop_lut6_I3_O)        0.043    22.859 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.859    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X22Y161        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.160    20.235    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y161        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.235    
                         clock uncertainty           -0.035    20.200    
    SLICE_X22Y161        FDRE (Setup_fdre_C_D)        0.066    20.266    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.266    
                         arrival time                         -22.859    
  -------------------------------------------------------------------
                         slack                                 -2.593    

Slack (VIOLATED) :        -2.559ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.510ns  (logic 0.266ns (4.086%)  route 6.244ns (95.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.284    16.284    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y162        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y162        FDCE (Prop_fdce_C_Q)         0.223    16.507 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/Q
                         net (fo=4, routed)           6.244    22.751    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[29]
    SLICE_X21Y160        LUT6 (Prop_lut6_I4_O)        0.043    22.794 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.794    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X21Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162    20.237    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X21Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X21Y160        FDRE (Setup_fdre_C_D)        0.034    20.236    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.236    
                         arrival time                         -22.794    
  -------------------------------------------------------------------
                         slack                                 -2.559    

Slack (VIOLATED) :        -2.529ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.511ns  (logic 0.266ns (4.085%)  route 6.245ns (95.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 20.235 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.284    16.284    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y162        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y162        FDCE (Prop_fdce_C_Q)         0.223    16.507 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           6.245    22.752    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X22Y161        LUT6 (Prop_lut6_I4_O)        0.043    22.795 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    22.795    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X22Y161        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.160    20.235    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y161        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.235    
                         clock uncertainty           -0.035    20.200    
    SLICE_X22Y161        FDRE (Setup_fdre_C_D)        0.066    20.266    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.266    
                         arrival time                         -22.795    
  -------------------------------------------------------------------
                         slack                                 -2.529    

Slack (VIOLATED) :        -2.524ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.505ns  (logic 0.266ns (4.089%)  route 6.239ns (95.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 16.287 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.287    16.287    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y156        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y156        FDCE (Prop_fdce_C_Q)         0.223    16.510 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/Q
                         net (fo=4, routed)           6.239    22.749    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[20]
    SLICE_X22Y158        LUT6 (Prop_lut6_I3_O)        0.043    22.792 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.792    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X22Y158        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162    20.237    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y158        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X22Y158        FDRE (Setup_fdre_C_D)        0.066    20.268    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -22.792    
  -------------------------------------------------------------------
                         slack                                 -2.524    

Slack (VIOLATED) :        -2.480ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.462ns  (logic 0.266ns (4.116%)  route 6.196ns (95.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 20.236 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.284    16.284    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y162        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y162        FDCE (Prop_fdce_C_Q)         0.223    16.507 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           6.196    22.703    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X22Y160        LUT6 (Prop_lut6_I4_O)        0.043    22.746 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.746    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X22Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.161    20.236    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.236    
                         clock uncertainty           -0.035    20.201    
    SLICE_X22Y160        FDRE (Setup_fdre_C_D)        0.066    20.267    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.267    
                         arrival time                         -22.746    
  -------------------------------------------------------------------
                         slack                                 -2.480    

Slack (VIOLATED) :        -2.473ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.454ns  (logic 0.266ns (4.122%)  route 6.188ns (95.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 16.287 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.287    16.287    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDPE (Prop_fdpe_C_Q)         0.223    16.510 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           6.188    22.698    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X22Y158        LUT6 (Prop_lut6_I5_O)        0.043    22.741 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.741    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X22Y158        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162    20.237    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y158        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X22Y158        FDRE (Setup_fdre_C_D)        0.066    20.268    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                         -22.741    
  -------------------------------------------------------------------
                         slack                                 -2.473    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.247ns  (logic 0.223ns (3.570%)  route 6.024ns (96.430%))
  Logic Levels:           0  
  Clock Path Skew:        2.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.284    16.284    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X39Y159        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDCE (Prop_fdce_C_Q)         0.223    16.507 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           6.024    22.531    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X16Y155        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.166    20.241    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y155        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.011    20.217    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                         -22.531    
  -------------------------------------------------------------------
                         slack                                 -2.314    

Slack (VIOLATED) :        -1.535ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.483ns  (logic 0.266ns (4.851%)  route 5.217ns (95.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.237ns = ( 20.237 - 16.000 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 16.287 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.287    16.287    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y157        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDCE (Prop_fdce_C_Q)         0.223    16.510 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           5.217    21.727    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X21Y160        LUT6 (Prop_lut6_I5_O)        0.043    21.770 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    21.770    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X21Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162    20.237    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X21Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.237    
                         clock uncertainty           -0.035    20.202    
    SLICE_X21Y160        FDRE (Setup_fdre_C_D)        0.034    20.236    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.236    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -1.535    

Slack (VIOLATED) :        -0.956ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.938ns  (logic 0.330ns (6.683%)  route 4.608ns (93.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 20.236 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285    16.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X36Y160        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y160        FDCE (Prop_fdce_C_Q)         0.204    16.489 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           4.608    21.097    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X22Y160        LUT6 (Prop_lut6_I2_O)        0.126    21.223 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    21.223    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X22Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.161    20.236    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.236    
                         clock uncertainty           -0.035    20.201    
    SLICE_X22Y160        FDRE (Setup_fdre_C_D)        0.066    20.267    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.267    
                         arrival time                         -21.223    
  -------------------------------------------------------------------
                         slack                                 -0.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.214ns (5.274%)  route 3.843ns (94.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.155     1.155    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y157        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y157        FDCE (Prop_fdce_C_Q)         0.178     1.333 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/Q
                         net (fo=4, routed)           3.843     5.176    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[12]
    SLICE_X22Y158        LUT6 (Prop_lut6_I5_O)        0.036     5.212 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.212    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X22Y158        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.295     4.612    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y158        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.612    
                         clock uncertainty            0.035     4.648    
    SLICE_X22Y158        FDRE (Hold_fdre_C_D)         0.189     4.837    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -4.837    
                         arrival time                           5.212    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.214ns (5.255%)  route 3.859ns (94.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.611ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.152     1.152    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y163        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y163        FDPE (Prop_fdpe_C_Q)         0.178     1.330 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           3.859     5.189    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X22Y160        LUT6 (Prop_lut6_I4_O)        0.036     5.225 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.225    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X22Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.611    
                         clock uncertainty            0.035     4.647    
    SLICE_X22Y160        FDRE (Hold_fdre_C_D)         0.189     4.836    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.836    
                         arrival time                           5.225    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.214ns (5.207%)  route 3.896ns (94.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.612ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.154     1.154    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y158        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y158        FDCE (Prop_fdce_C_Q)         0.178     1.332 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/Q
                         net (fo=4, routed)           3.896     5.228    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[27]
    SLICE_X22Y158        LUT6 (Prop_lut6_I4_O)        0.036     5.264 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.264    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X22Y158        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.295     4.612    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y158        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.612    
                         clock uncertainty            0.035     4.648    
    SLICE_X22Y158        FDRE (Hold_fdre_C_D)         0.189     4.837    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -4.837    
                         arrival time                           5.264    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.214ns (5.109%)  route 3.975ns (94.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.151     1.151    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y160        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.178     1.329 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           3.975     5.304    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X22Y161        LUT6 (Prop_lut6_I5_O)        0.036     5.340 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.340    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X22Y161        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.293     4.610    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y161        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.610    
                         clock uncertainty            0.035     4.646    
    SLICE_X22Y161        FDRE (Hold_fdre_C_D)         0.189     4.835    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.835    
                         arrival time                           5.340    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.214ns (5.065%)  route 4.011ns (94.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.151     1.151    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y160        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_fdce_C_Q)         0.178     1.329 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           4.011     5.340    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X22Y161        LUT6 (Prop_lut6_I5_O)        0.036     5.376 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.376    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X22Y161        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.293     4.610    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y161        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.610    
                         clock uncertainty            0.035     4.646    
    SLICE_X22Y161        FDRE (Hold_fdre_C_D)         0.189     4.835    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -4.835    
                         arrival time                           5.376    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.155ns (5.792%)  route 2.521ns (94.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.578     0.578    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X36Y160        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y160        FDCE (Prop_fdce_C_Q)         0.091     0.669 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/Q
                         net (fo=4, routed)           2.521     3.190    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[7]
    SLICE_X21Y160        LUT6 (Prop_lut6_I2_O)        0.064     3.254 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     3.254    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X21Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.788     2.598    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X21Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.598    
                         clock uncertainty            0.035     2.634    
    SLICE_X21Y160        FDRE (Hold_fdre_C_D)         0.061     2.695    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.128ns (4.102%)  route 2.992ns (95.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.578     0.578    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X37Y160        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y160        FDPE (Prop_fdpe_C_Q)         0.100     0.678 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           2.992     3.670    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X21Y160        LUT6 (Prop_lut6_I3_O)        0.028     3.698 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     3.698    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X21Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.788     2.598    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X21Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     2.598    
                         clock uncertainty            0.035     2.634    
    SLICE_X21Y160        FDRE (Hold_fdre_C_D)         0.061     2.695    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.128ns (3.916%)  route 3.140ns (96.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.578     0.578    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X36Y160        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y160        FDCE (Prop_fdce_C_Q)         0.100     0.678 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           3.140     3.818    nolabel_line149/SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X22Y160        LUT6 (Prop_lut6_I2_O)        0.028     3.846 r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     3.846    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X22Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.787     2.597    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X22Y160        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty            0.035     2.633    
    SLICE_X22Y160        FDRE (Hold_fdre_C_D)         0.087     2.720    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.100ns (3.035%)  route 3.195ns (96.965%))
  Logic Levels:           0  
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.578     0.578    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X39Y159        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDCE (Prop_fdce_C_Q)         0.100     0.678 r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.195     3.873    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X16Y155        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.791     2.601    nolabel_line149/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y155        FDRE                                         r  nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty            0.035     2.637    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.042     2.679    nolabel_line149/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  1.194    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.203ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.707ns  (logic 0.236ns (33.401%)  route 0.471ns (66.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.471     0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X1Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.734ns  (logic 0.259ns (35.292%)  route 0.475ns (64.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.475     0.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X1Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.590ns  (logic 0.236ns (39.996%)  route 0.354ns (60.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.354     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X7Y91          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y91          FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.534ns  (logic 0.236ns (44.182%)  route 0.298ns (55.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.298     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X1Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)       -0.093     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.528ns  (logic 0.236ns (44.735%)  route 0.292ns (55.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.292     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X5Y90          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.534ns  (logic 0.259ns (48.464%)  route 0.275ns (51.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y90          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.535ns  (logic 0.259ns (48.380%)  route 0.276ns (51.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.276     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X4Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.549ns  (logic 0.259ns (47.178%)  route 0.290ns (52.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.290     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X2Y93          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X2Y93          FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  4.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.223ns (5.299%)  route 3.985ns (94.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.985     5.493    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X5Y161         FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.217     6.217    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X5Y161         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_2/C
                         clock pessimism              0.086     6.303    
                         clock uncertainty           -0.035     6.268    
    SLICE_X5Y161         FDCE (Recov_fdce_C_CLR)     -0.212     6.056    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_2
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 0.223ns (5.299%)  route 3.985ns (94.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.985     5.493    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X5Y161         FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.217     6.217    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X5Y161         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_4/C
                         clock pessimism              0.086     6.303    
                         clock uncertainty           -0.035     6.268    
    SLICE_X5Y161         FDCE (Recov_fdce_C_CLR)     -0.212     6.056    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX34Data_4
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.223ns (5.433%)  route 3.881ns (94.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 6.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.881     5.389    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X56Y175        FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.076     6.076    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X56Y175        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_4/C
                         clock pessimism              0.086     6.162    
                         clock uncertainty           -0.035     6.127    
    SLICE_X56Y175        FDCE (Recov_fdce_C_CLR)     -0.154     5.973    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_4
  -------------------------------------------------------------------
                         required time                          5.973    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.223ns (5.433%)  route 3.881ns (94.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 6.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.881     5.389    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X56Y175        FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.076     6.076    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X56Y175        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_5/C
                         clock pessimism              0.086     6.162    
                         clock uncertainty           -0.035     6.127    
    SLICE_X56Y175        FDCE (Recov_fdce_C_CLR)     -0.154     5.973    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_5
  -------------------------------------------------------------------
                         required time                          5.973    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.223ns (5.433%)  route 3.881ns (94.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.076ns = ( 6.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.881     5.389    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X56Y175        FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.076     6.076    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X56Y175        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_6/C
                         clock pessimism              0.086     6.162    
                         clock uncertainty           -0.035     6.127    
    SLICE_X56Y175        FDCE (Recov_fdce_C_CLR)     -0.154     5.973    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX20Data_6
  -------------------------------------------------------------------
                         required time                          5.973    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.223ns (5.367%)  route 3.932ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.932     5.440    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X7Y162         FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.217     6.217    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y162         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_0/C
                         clock pessimism              0.086     6.303    
                         clock uncertainty           -0.035     6.268    
    SLICE_X7Y162         FDCE (Recov_fdce_C_CLR)     -0.212     6.056    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_0
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.223ns (5.367%)  route 3.932ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.932     5.440    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X7Y162         FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.217     6.217    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y162         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_2/C
                         clock pessimism              0.086     6.303    
                         clock uncertainty           -0.035     6.268    
    SLICE_X7Y162         FDCE (Recov_fdce_C_CLR)     -0.212     6.056    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_2
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.223ns (5.367%)  route 3.932ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.932     5.440    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X7Y162         FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.217     6.217    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y162         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_5/C
                         clock pessimism              0.086     6.303    
                         clock uncertainty           -0.035     6.268    
    SLICE_X7Y162         FDCE (Recov_fdce_C_CLR)     -0.212     6.056    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX32Data_5
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.223ns (5.398%)  route 3.908ns (94.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.908     5.416    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X7Y163         FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.217     6.217    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y163         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_0/C
                         clock pessimism              0.086     6.303    
                         clock uncertainty           -0.035     6.268    
    SLICE_X7Y163         FDCE (Recov_fdce_C_CLR)     -0.212     6.056    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_0
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.223ns (5.398%)  route 3.908ns (94.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 6.217 - 5.000 ) 
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.285     1.285    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.223     1.508 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.908     5.416    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X7Y163         FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       1.217     6.217    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X7Y163         FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_2/C
                         clock pessimism              0.086     6.303    
                         clock uncertainty           -0.035     6.268    
    SLICE_X7Y163         FDCE (Recov_fdce_C_CLR)     -0.212     6.056    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX35Data_2
  -------------------------------------------------------------------
                         required time                          6.056    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 nolabel_line149/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.401%)  route 0.154ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.621     0.621    nolabel_line149/CLK_200M
    SLICE_X7Y192         FDPE                                         r  nolabel_line149/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y192         FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  nolabel_line149/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.154     0.875    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/AR[0]
    SLICE_X2Y192         FDCE                                         f  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.823     0.823    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SFT_DAT_reg[8]_0
    SLICE_X2Y192         FDCE                                         r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[0]/C
                         clock pessimism             -0.168     0.655    
    SLICE_X2Y192         FDCE (Remov_fdce_C_CLR)     -0.050     0.605    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 nolabel_line149/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.401%)  route 0.154ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.621     0.621    nolabel_line149/CLK_200M
    SLICE_X7Y192         FDPE                                         r  nolabel_line149/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y192         FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  nolabel_line149/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.154     0.875    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/AR[0]
    SLICE_X2Y192         FDCE                                         f  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.823     0.823    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SFT_DAT_reg[8]_0
    SLICE_X2Y192         FDCE                                         r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[1]/C
                         clock pessimism             -0.168     0.655    
    SLICE_X2Y192         FDCE (Remov_fdce_C_CLR)     -0.050     0.605    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 nolabel_line149/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.401%)  route 0.154ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.621     0.621    nolabel_line149/CLK_200M
    SLICE_X7Y192         FDPE                                         r  nolabel_line149/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y192         FDPE (Prop_fdpe_C_Q)         0.100     0.721 f  nolabel_line149/SYS_RSTn_reg_inv/Q
                         net (fo=261, routed)         0.154     0.875    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/AR[0]
    SLICE_X2Y192         FDCE                                         f  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.823     0.823    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SFT_DAT_reg[8]_0
    SLICE_X2Y192         FDCE                                         r  nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[2]/C
                         clock pessimism             -0.168     0.655    
    SLICE_X2Y192         FDCE (Remov_fdce_C_CLR)     -0.050     0.605    nolabel_line149/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CNT_1US_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.173%)  route 0.137ns (57.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y91          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDPE (Prop_fdpe_C_Q)         0.100     0.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y90          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y90          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.226     0.740    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.173%)  route 0.137ns (57.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y91          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDPE (Prop_fdpe_C_Q)         0.100     0.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y90          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y90          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.226     0.740    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.173%)  route 0.137ns (57.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y91          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDPE (Prop_fdpe_C_Q)         0.100     0.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y90          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y90          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.226     0.740    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.173%)  route 0.137ns (57.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y91          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDPE (Prop_fdpe_C_Q)         0.100     0.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X6Y90          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y90          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.226     0.740    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.173%)  route 0.137ns (57.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.726ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.726     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y91          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDPE (Prop_fdpe_C_Q)         0.100     0.826 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y90          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.966     0.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y90          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.226     0.740    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.050     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.676%)  route 0.173ns (63.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.578     0.578    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.678 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.173     0.851    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y156        FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.777     0.777    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X42Y156        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/C
                         clock pessimism             -0.168     0.609    
    SLICE_X42Y156        FDCE (Remov_fdce_C_CLR)     -0.050     0.559    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line149/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.676%)  route 0.173ns (63.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.578     0.578    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X40Y157        FDPE                                         r  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y157        FDPE (Prop_fdpe_C_Q)         0.100     0.678 f  nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.173     0.851    nolabel_line149/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X42Y156        FDCE                                         f  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line149/BUFG0/O
                         net (fo=18405, routed)       0.777     0.777    nolabel_line149/SiTCP/SiTCP/CLK
    SLICE_X42Y156        FDCE                                         r  nolabel_line149/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/C
                         clock pessimism             -0.168     0.609    
    SLICE_X42Y156        FDCE (Remov_fdce_C_CLR)     -0.050     0.559    nolabel_line149/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.512ns (18.924%)  route 2.194ns (81.076%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 36.855 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     7.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378    36.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.531    37.386    
                         clock uncertainty           -0.035    37.351    
    SLICE_X3Y126         FDCE (Recov_fdce_C_CLR)     -0.212    37.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.139    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 29.990    

Slack (MET) :             29.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.512ns (18.924%)  route 2.194ns (81.076%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 36.855 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     7.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378    36.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.531    37.386    
                         clock uncertainty           -0.035    37.351    
    SLICE_X3Y126         FDCE (Recov_fdce_C_CLR)     -0.212    37.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.139    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 29.990    

Slack (MET) :             29.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.512ns (18.924%)  route 2.194ns (81.076%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 36.855 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.398     7.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378    36.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.531    37.386    
                         clock uncertainty           -0.035    37.351    
    SLICE_X3Y126         FDCE (Recov_fdce_C_CLR)     -0.212    37.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.139    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 29.990    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.512ns (19.508%)  route 2.113ns (80.492%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 36.856 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.317     7.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.379    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.531    37.387    
                         clock uncertainty           -0.035    37.352    
    SLICE_X3Y127         FDCE (Recov_fdce_C_CLR)     -0.212    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.512ns (19.508%)  route 2.113ns (80.492%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 36.856 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.317     7.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.379    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.531    37.387    
                         clock uncertainty           -0.035    37.352    
    SLICE_X3Y127         FDCE (Recov_fdce_C_CLR)     -0.212    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.512ns (19.508%)  route 2.113ns (80.492%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 36.856 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.317     7.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.379    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.531    37.387    
                         clock uncertainty           -0.035    37.352    
    SLICE_X3Y127         FDCE (Recov_fdce_C_CLR)     -0.212    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.072ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.512ns (19.508%)  route 2.113ns (80.492%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 36.856 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.317     7.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.379    36.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.531    37.387    
                         clock uncertainty           -0.035    37.352    
    SLICE_X3Y127         FDCE (Recov_fdce_C_CLR)     -0.212    37.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                 30.072    

Slack (MET) :             30.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.512ns (19.647%)  route 2.094ns (80.353%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 36.855 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.298     7.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378    36.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.554    37.409    
                         clock uncertainty           -0.035    37.374    
    SLICE_X4Y127         FDCE (Recov_fdce_C_CLR)     -0.212    37.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 30.113    

Slack (MET) :             30.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.512ns (19.647%)  route 2.094ns (80.353%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 36.855 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.298     7.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378    36.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.554    37.409    
                         clock uncertainty           -0.035    37.374    
    SLICE_X4Y127         FDCE (Recov_fdce_C_CLR)     -0.212    37.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 30.113    

Slack (MET) :             30.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.512ns (19.647%)  route 2.094ns (80.353%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 36.855 - 33.000 ) 
    Source Clock Delay      (SCD):    4.443ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.523     4.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y138         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDRE (Prop_fdre_C_Q)         0.204     4.647 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.500     5.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.126     5.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.840     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y133         LUT4 (Prop_lut4_I3_O)        0.050     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.456     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.132     6.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.298     7.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X4Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.378    36.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X4Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.554    37.409    
                         clock uncertainty           -0.035    37.374    
    SLICE_X4Y127         FDCE (Recov_fdce_C_CLR)     -0.212    37.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 30.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.978%)  route 0.271ns (73.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.677     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.100     2.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.271     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X6Y94          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.967     2.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X6Y94          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.293     2.465    
    SLICE_X6Y94          FDCE (Remov_fdce_C_CLR)     -0.050     2.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.100ns (22.358%)  route 0.347ns (77.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.677     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.100     2.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.347     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X3Y89          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.966     2.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y89          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.293     2.464    
    SLICE_X3Y89          FDPE (Remov_fdpe_C_PRE)     -0.072     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.100ns (22.358%)  route 0.347ns (77.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.677     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X1Y101         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.100     2.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.347     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X3Y89          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.966     2.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y89          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.293     2.464    
    SLICE_X3Y89          FDPE (Remov_fdpe_C_PRE)     -0.072     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.125%)  route 0.104ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.725     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDPE (Prop_fdpe_C_Q)         0.100     2.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y87          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.963     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y87          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.491     2.263    
    SLICE_X5Y87          FDCE (Remov_fdce_C_CLR)     -0.069     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.125%)  route 0.104ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.725     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDPE (Prop_fdpe_C_Q)         0.100     2.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y87          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.963     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y87          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.491     2.263    
    SLICE_X5Y87          FDCE (Remov_fdce_C_CLR)     -0.069     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.125%)  route 0.104ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.725     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDPE (Prop_fdpe_C_Q)         0.100     2.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y87          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.963     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y87          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.491     2.263    
    SLICE_X5Y87          FDCE (Remov_fdce_C_CLR)     -0.069     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.125%)  route 0.104ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.725     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDPE (Prop_fdpe_C_Q)         0.100     2.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y87          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.963     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y87          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.491     2.263    
    SLICE_X5Y87          FDCE (Remov_fdce_C_CLR)     -0.069     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.125%)  route 0.104ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.725     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDPE (Prop_fdpe_C_Q)         0.100     2.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y87          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.963     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y87          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.491     2.263    
    SLICE_X5Y87          FDCE (Remov_fdce_C_CLR)     -0.069     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.125%)  route 0.104ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.725     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDPE (Prop_fdpe_C_Q)         0.100     2.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y87          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.963     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y87          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.491     2.263    
    SLICE_X5Y87          FDCE (Remov_fdce_C_CLR)     -0.069     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.125%)  route 0.104ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.725     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X5Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDPE (Prop_fdpe_C_Q)         0.100     2.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.104     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X5Y87          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.963     2.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y87          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.491     2.263    
    SLICE_X5Y87          FDPE (Remov_fdpe_C_PRE)     -0.072     2.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.264    





