Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 18 14:49:11 2024
| Host         : eddard.hfe.rwth-aachen.de running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (146)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (146)
---------------------------------
 There are 138 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 8 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.456    -7795.593                   6329                50102        0.051        0.000                      0                50102        0.264        0.000                       0                  7124  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
SYSCLK_P                       {0.000 2.500}        5.000           200.000         
USER_CLOCK                     {0.000 5.000}        10.000          100.000         
  CLK_OUT1_system_clk_creator  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_creator  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
USER_CLOCK                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK_OUT1_system_clk_creator      -33.456    -7795.593                   6329                50087        0.051        0.000                      0                50087        0.264        0.000                       0                  7120  
  clkfbout_system_clk_creator                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            CLK_OUT1_system_clk_creator  CLK_OUT1_system_clk_creator        3.948        0.000                      0                   15        0.300        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       CLK_OUT1_system_clk_creator                               
(none)                       clkfbout_system_clk_creator                               
(none)                                                    CLK_OUT1_system_clk_creator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLOCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :         6329  Failing Endpoints,  Worst Slack      -33.456ns,  Total Violation    -7795.593ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.456ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.175ns  (logic 23.220ns (60.825%)  route 14.955ns (39.175%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.531    35.447    adjustable_clock/clear
    SLICE_X38Y257        FDRE                                         r  adjustable_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X38Y257        FDRE                                         r  adjustable_clock/counter_reg[16]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X38Y257        FDRE (Setup_fdre_C_R)       -0.228     1.991    adjustable_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          1.991    
                         arrival time                         -35.447    
  -------------------------------------------------------------------
                         slack                                -33.456    

Slack (VIOLATED) :        -33.456ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.175ns  (logic 23.220ns (60.825%)  route 14.955ns (39.175%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.531    35.447    adjustable_clock/clear
    SLICE_X38Y257        FDRE                                         r  adjustable_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X38Y257        FDRE                                         r  adjustable_clock/counter_reg[17]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X38Y257        FDRE (Setup_fdre_C_R)       -0.228     1.991    adjustable_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          1.991    
                         arrival time                         -35.447    
  -------------------------------------------------------------------
                         slack                                -33.456    

Slack (VIOLATED) :        -33.456ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.175ns  (logic 23.220ns (60.825%)  route 14.955ns (39.175%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.531    35.447    adjustable_clock/clear
    SLICE_X38Y257        FDRE                                         r  adjustable_clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X38Y257        FDRE                                         r  adjustable_clock/counter_reg[18]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X38Y257        FDRE (Setup_fdre_C_R)       -0.228     1.991    adjustable_clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          1.991    
                         arrival time                         -35.447    
  -------------------------------------------------------------------
                         slack                                -33.456    

Slack (VIOLATED) :        -33.456ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.175ns  (logic 23.220ns (60.825%)  route 14.955ns (39.175%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.531    35.447    adjustable_clock/clear
    SLICE_X38Y257        FDRE                                         r  adjustable_clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X38Y257        FDRE                                         r  adjustable_clock/counter_reg[19]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X38Y257        FDRE (Setup_fdre_C_R)       -0.228     1.991    adjustable_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          1.991    
                         arrival time                         -35.447    
  -------------------------------------------------------------------
                         slack                                -33.456    

Slack (VIOLATED) :        -33.312ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.007ns  (logic 23.220ns (61.095%)  route 14.787ns (38.905%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.363    35.278    adjustable_clock/clear
    SLICE_X39Y256        FDRE                                         r  adjustable_clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X39Y256        FDRE                                         r  adjustable_clock/counter_reg[10]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X39Y256        FDRE (Setup_fdre_C_R)       -0.253     1.966    adjustable_clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          1.966    
                         arrival time                         -35.278    
  -------------------------------------------------------------------
                         slack                                -33.312    

Slack (VIOLATED) :        -33.312ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.007ns  (logic 23.220ns (61.095%)  route 14.787ns (38.905%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.363    35.278    adjustable_clock/clear
    SLICE_X39Y256        FDRE                                         r  adjustable_clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X39Y256        FDRE                                         r  adjustable_clock/counter_reg[11]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X39Y256        FDRE (Setup_fdre_C_R)       -0.253     1.966    adjustable_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          1.966    
                         arrival time                         -35.278    
  -------------------------------------------------------------------
                         slack                                -33.312    

Slack (VIOLATED) :        -33.312ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.007ns  (logic 23.220ns (61.095%)  route 14.787ns (38.905%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.363    35.278    adjustable_clock/clear
    SLICE_X39Y256        FDRE                                         r  adjustable_clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X39Y256        FDRE                                         r  adjustable_clock/counter_reg[8]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X39Y256        FDRE (Setup_fdre_C_R)       -0.253     1.966    adjustable_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          1.966    
                         arrival time                         -35.278    
  -------------------------------------------------------------------
                         slack                                -33.312    

Slack (VIOLATED) :        -33.312ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.007ns  (logic 23.220ns (61.095%)  route 14.787ns (38.905%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.363    35.278    adjustable_clock/clear
    SLICE_X39Y256        FDRE                                         r  adjustable_clock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X39Y256        FDRE                                         r  adjustable_clock/counter_reg[9]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X39Y256        FDRE (Setup_fdre_C_R)       -0.253     1.966    adjustable_clock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          1.966    
                         arrival time                         -35.278    
  -------------------------------------------------------------------
                         slack                                -33.312    

Slack (VIOLATED) :        -33.310ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.005ns  (logic 23.220ns (61.098%)  route 14.785ns (38.902%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.361    35.276    adjustable_clock/clear
    SLICE_X37Y257        FDRE                                         r  adjustable_clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X37Y257        FDRE                                         r  adjustable_clock/counter_reg[20]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X37Y257        FDRE (Setup_fdre_C_R)       -0.253     1.966    adjustable_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.966    
                         arrival time                         -35.276    
  -------------------------------------------------------------------
                         slack                                -33.310    

Slack (VIOLATED) :        -33.310ns  (required time - arrival time)
  Source:                 r_divisor1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adjustable_clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        38.005ns  (logic 23.220ns (61.098%)  route 14.785ns (38.902%))
  Logic Levels:           197  (CARRY4=180 DSP48E1=1 LUT2=13 LUT3=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.267ns = ( 2.733 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.729ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.412    -2.729    clk
    SLICE_X41Y220        FDRE                                         r  r_divisor1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y220        FDRE (Prop_fdre_C_Q)         0.223    -2.506 r  r_divisor1_reg[1]/Q
                         net (fo=1, routed)           0.224    -2.281    adjustable_clock/divisor[1]
    DSP48_X2Y88          DSP48E1 (Prop_dsp48e1_A[1]_P[0])
                                                      2.737     0.456 r  adjustable_clock/counter3/P[0]
                         net (fo=43, routed)          0.559     1.014    adjustable_clock/counter3_n_105
    SLICE_X43Y219        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     1.316 r  adjustable_clock/clk_out_reg_i_447/CO[3]
                         net (fo=1, routed)           0.000     1.316    adjustable_clock/clk_out_reg_i_447_n_0
    SLICE_X43Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.369 r  adjustable_clock/clk_out_reg_i_323/CO[3]
                         net (fo=1, routed)           0.000     1.369    adjustable_clock/clk_out_reg_i_323_n_0
    SLICE_X43Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.422 r  adjustable_clock/clk_out_reg_i_199/CO[3]
                         net (fo=1, routed)           0.000     1.422    adjustable_clock/clk_out_reg_i_199_n_0
    SLICE_X43Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.475 r  adjustable_clock/clk_out_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.475    adjustable_clock/clk_out_reg_i_99_n_0
    SLICE_X43Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.528 r  adjustable_clock/clk_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.528    adjustable_clock/clk_out_reg_i_51_n_0
    SLICE_X43Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.581 r  adjustable_clock/clk_out_reg_i_26/CO[3]
                         net (fo=31, routed)          0.645     2.227    adjustable_clock/counter2[24]
    SLICE_X42Y219        LUT2 (Prop_lut2_I1_O)        0.043     2.270 r  adjustable_clock/clk_out_i_691/O
                         net (fo=1, routed)           0.000     2.270    adjustable_clock/clk_out_i_691_n_0
    SLICE_X42Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.526 r  adjustable_clock/clk_out_reg_i_566/CO[3]
                         net (fo=1, routed)           0.000     2.526    adjustable_clock/clk_out_reg_i_566_n_0
    SLICE_X42Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.580 r  adjustable_clock/clk_out_reg_i_442/CO[3]
                         net (fo=1, routed)           0.000     2.580    adjustable_clock/clk_out_reg_i_442_n_0
    SLICE_X42Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.634 r  adjustable_clock/clk_out_reg_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.634    adjustable_clock/clk_out_reg_i_318_n_0
    SLICE_X42Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.688 r  adjustable_clock/clk_out_reg_i_194/CO[3]
                         net (fo=1, routed)           0.000     2.688    adjustable_clock/clk_out_reg_i_194_n_0
    SLICE_X42Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.742 r  adjustable_clock/clk_out_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.742    adjustable_clock/clk_out_reg_i_94_n_0
    SLICE_X42Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.796 r  adjustable_clock/clk_out_reg_i_49/CO[3]
                         net (fo=1, routed)           0.007     2.803    adjustable_clock/clk_out_reg_i_49_n_0
    SLICE_X42Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.936 r  adjustable_clock/clk_out_reg_i_25/CO[0]
                         net (fo=31, routed)          0.593     3.529    adjustable_clock/counter2[23]
    SLICE_X40Y219        LUT2 (Prop_lut2_I1_O)        0.128     3.657 r  adjustable_clock/clk_out_i_698/O
                         net (fo=1, routed)           0.000     3.657    adjustable_clock/clk_out_i_698_n_0
    SLICE_X40Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.913 r  adjustable_clock/clk_out_reg_i_579/CO[3]
                         net (fo=1, routed)           0.000     3.913    adjustable_clock/clk_out_reg_i_579_n_0
    SLICE_X40Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.967 r  adjustable_clock/clk_out_reg_i_457/CO[3]
                         net (fo=1, routed)           0.000     3.967    adjustable_clock/clk_out_reg_i_457_n_0
    SLICE_X40Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.021 r  adjustable_clock/clk_out_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     4.021    adjustable_clock/clk_out_reg_i_333_n_0
    SLICE_X40Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.075 r  adjustable_clock/clk_out_reg_i_209/CO[3]
                         net (fo=1, routed)           0.000     4.075    adjustable_clock/clk_out_reg_i_209_n_0
    SLICE_X40Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.129 r  adjustable_clock/clk_out_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000     4.129    adjustable_clock/clk_out_reg_i_109_n_0
    SLICE_X40Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.183 r  adjustable_clock/clk_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.007     4.190    adjustable_clock/clk_out_reg_i_60_n_0
    SLICE_X40Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     4.323 r  adjustable_clock/clk_out_reg_i_28/CO[0]
                         net (fo=30, routed)          0.590     4.914    adjustable_clock/counter2[22]
    SLICE_X41Y220        LUT3 (Prop_lut3_I0_O)        0.128     5.042 r  adjustable_clock/clk_out_i_582/O
                         net (fo=1, routed)           0.000     5.042    adjustable_clock/clk_out_i_582_n_0
    SLICE_X41Y220        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.309 r  adjustable_clock/clk_out_reg_i_456/CO[3]
                         net (fo=1, routed)           0.000     5.309    adjustable_clock/clk_out_reg_i_456_n_0
    SLICE_X41Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.362 r  adjustable_clock/clk_out_reg_i_332/CO[3]
                         net (fo=1, routed)           0.000     5.362    adjustable_clock/clk_out_reg_i_332_n_0
    SLICE_X41Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.415 r  adjustable_clock/clk_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     5.415    adjustable_clock/clk_out_reg_i_208_n_0
    SLICE_X41Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.468 r  adjustable_clock/clk_out_reg_i_108/CO[3]
                         net (fo=1, routed)           0.000     5.468    adjustable_clock/clk_out_reg_i_108_n_0
    SLICE_X41Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.521 r  adjustable_clock/clk_out_reg_i_58/CO[3]
                         net (fo=1, routed)           0.007     5.528    adjustable_clock/clk_out_reg_i_58_n_0
    SLICE_X41Y225        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     5.667 r  adjustable_clock/clk_out_reg_i_27/CO[0]
                         net (fo=30, routed)          0.580     6.247    adjustable_clock/counter2[21]
    SLICE_X39Y217        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     6.622 r  adjustable_clock/clk_out_reg_i_589/CO[3]
                         net (fo=1, routed)           0.000     6.622    adjustable_clock/clk_out_reg_i_589_n_0
    SLICE_X39Y218        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.675 r  adjustable_clock/clk_out_reg_i_467/CO[3]
                         net (fo=1, routed)           0.000     6.675    adjustable_clock/clk_out_reg_i_467_n_0
    SLICE_X39Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.728 r  adjustable_clock/clk_out_reg_i_343/CO[3]
                         net (fo=1, routed)           0.000     6.728    adjustable_clock/clk_out_reg_i_343_n_0
    SLICE_X39Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.781 r  adjustable_clock/clk_out_reg_i_219/CO[3]
                         net (fo=1, routed)           0.000     6.781    adjustable_clock/clk_out_reg_i_219_n_0
    SLICE_X39Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.834 r  adjustable_clock/clk_out_reg_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.834    adjustable_clock/clk_out_reg_i_119_n_0
    SLICE_X39Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.887 r  adjustable_clock/clk_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.887    adjustable_clock/clk_out_reg_i_64_n_0
    SLICE_X39Y223        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.026 r  adjustable_clock/clk_out_reg_i_30/CO[0]
                         net (fo=31, routed)          0.515     7.541    adjustable_clock/counter2[20]
    SLICE_X37Y221        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375     7.916 r  adjustable_clock/clk_out_reg_i_588/CO[3]
                         net (fo=1, routed)           0.000     7.916    adjustable_clock/clk_out_reg_i_588_n_0
    SLICE_X37Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.969 r  adjustable_clock/clk_out_reg_i_466/CO[3]
                         net (fo=1, routed)           0.000     7.969    adjustable_clock/clk_out_reg_i_466_n_0
    SLICE_X37Y223        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.022 r  adjustable_clock/clk_out_reg_i_342/CO[3]
                         net (fo=1, routed)           0.000     8.022    adjustable_clock/clk_out_reg_i_342_n_0
    SLICE_X37Y224        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.075 r  adjustable_clock/clk_out_reg_i_218/CO[3]
                         net (fo=1, routed)           0.007     8.082    adjustable_clock/clk_out_reg_i_218_n_0
    SLICE_X37Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.135 r  adjustable_clock/clk_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.135    adjustable_clock/clk_out_reg_i_118_n_0
    SLICE_X37Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.188 r  adjustable_clock/clk_out_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     8.188    adjustable_clock/clk_out_reg_i_62_n_0
    SLICE_X37Y227        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     8.327 r  adjustable_clock/clk_out_reg_i_29/CO[0]
                         net (fo=31, routed)          0.499     8.826    adjustable_clock/counter2[19]
    SLICE_X38Y224        LUT2 (Prop_lut2_I1_O)        0.131     8.957 r  adjustable_clock/clk_out_i_713/O
                         net (fo=1, routed)           0.000     8.957    adjustable_clock/clk_out_i_713_n_0
    SLICE_X38Y224        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.213 r  adjustable_clock/clk_out_reg_i_599/CO[3]
                         net (fo=1, routed)           0.007     9.220    adjustable_clock/clk_out_reg_i_599_n_0
    SLICE_X38Y225        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.274 r  adjustable_clock/clk_out_reg_i_477/CO[3]
                         net (fo=1, routed)           0.000     9.274    adjustable_clock/clk_out_reg_i_477_n_0
    SLICE_X38Y226        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.328 r  adjustable_clock/clk_out_reg_i_353/CO[3]
                         net (fo=1, routed)           0.000     9.328    adjustable_clock/clk_out_reg_i_353_n_0
    SLICE_X38Y227        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.382 r  adjustable_clock/clk_out_reg_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.382    adjustable_clock/clk_out_reg_i_229_n_0
    SLICE_X38Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.436 r  adjustable_clock/clk_out_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000     9.436    adjustable_clock/clk_out_reg_i_129_n_0
    SLICE_X38Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.490 r  adjustable_clock/clk_out_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.490    adjustable_clock/clk_out_reg_i_68_n_0
    SLICE_X38Y230        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     9.623 r  adjustable_clock/clk_out_reg_i_32/CO[0]
                         net (fo=31, routed)          0.524    10.147    adjustable_clock/counter2[18]
    SLICE_X41Y227        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    10.519 r  adjustable_clock/clk_out_reg_i_598/CO[3]
                         net (fo=1, routed)           0.000    10.519    adjustable_clock/clk_out_reg_i_598_n_0
    SLICE_X41Y228        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.572 r  adjustable_clock/clk_out_reg_i_476/CO[3]
                         net (fo=1, routed)           0.000    10.572    adjustable_clock/clk_out_reg_i_476_n_0
    SLICE_X41Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.625 r  adjustable_clock/clk_out_reg_i_352/CO[3]
                         net (fo=1, routed)           0.000    10.625    adjustable_clock/clk_out_reg_i_352_n_0
    SLICE_X41Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.678 r  adjustable_clock/clk_out_reg_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.678    adjustable_clock/clk_out_reg_i_228_n_0
    SLICE_X41Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.731 r  adjustable_clock/clk_out_reg_i_128/CO[3]
                         net (fo=1, routed)           0.000    10.731    adjustable_clock/clk_out_reg_i_128_n_0
    SLICE_X41Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.784 r  adjustable_clock/clk_out_reg_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.784    adjustable_clock/clk_out_reg_i_66_n_0
    SLICE_X41Y233        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    10.923 r  adjustable_clock/clk_out_reg_i_31/CO[0]
                         net (fo=30, routed)          0.525    11.448    adjustable_clock/counter2[17]
    SLICE_X40Y228        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    11.833 r  adjustable_clock/clk_out_reg_i_649/CO[3]
                         net (fo=1, routed)           0.000    11.833    adjustable_clock/clk_out_reg_i_649_n_0
    SLICE_X40Y229        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.887 r  adjustable_clock/clk_out_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000    11.887    adjustable_clock/clk_out_reg_i_527_n_0
    SLICE_X40Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.941 r  adjustable_clock/clk_out_reg_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.941    adjustable_clock/clk_out_reg_i_403_n_0
    SLICE_X40Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.995 r  adjustable_clock/clk_out_reg_i_279/CO[3]
                         net (fo=1, routed)           0.000    11.995    adjustable_clock/clk_out_reg_i_279_n_0
    SLICE_X40Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.049 r  adjustable_clock/clk_out_reg_i_155/CO[3]
                         net (fo=1, routed)           0.000    12.049    adjustable_clock/clk_out_reg_i_155_n_0
    SLICE_X40Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    12.103 r  adjustable_clock/clk_out_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000    12.103    adjustable_clock/clk_out_reg_i_80_n_0
    SLICE_X40Y234        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    12.236 r  adjustable_clock/clk_out_reg_i_42/CO[0]
                         net (fo=31, routed)          0.492    12.728    adjustable_clock/counter2[16]
    SLICE_X39Y229        LUT2 (Prop_lut2_I1_O)        0.128    12.856 r  adjustable_clock/clk_out_i_757/O
                         net (fo=1, routed)           0.000    12.856    adjustable_clock/clk_out_i_757_n_0
    SLICE_X39Y229        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    13.123 r  adjustable_clock/clk_out_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    13.123    adjustable_clock/clk_out_reg_i_648_n_0
    SLICE_X39Y230        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.176 r  adjustable_clock/clk_out_reg_i_526/CO[3]
                         net (fo=1, routed)           0.000    13.176    adjustable_clock/clk_out_reg_i_526_n_0
    SLICE_X39Y231        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.229 r  adjustable_clock/clk_out_reg_i_402/CO[3]
                         net (fo=1, routed)           0.000    13.229    adjustable_clock/clk_out_reg_i_402_n_0
    SLICE_X39Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.282 r  adjustable_clock/clk_out_reg_i_278/CO[3]
                         net (fo=1, routed)           0.000    13.282    adjustable_clock/clk_out_reg_i_278_n_0
    SLICE_X39Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.335 r  adjustable_clock/clk_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.335    adjustable_clock/clk_out_reg_i_154_n_0
    SLICE_X39Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.388 r  adjustable_clock/clk_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    13.388    adjustable_clock/clk_out_reg_i_78_n_0
    SLICE_X39Y235        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    13.527 r  adjustable_clock/clk_out_reg_i_41/CO[0]
                         net (fo=31, routed)          0.472    13.999    adjustable_clock/counter2[15]
    SLICE_X38Y231        LUT2 (Prop_lut2_I1_O)        0.131    14.130 r  adjustable_clock/clk_out_i_767/O
                         net (fo=1, routed)           0.000    14.130    adjustable_clock/clk_out_i_767_n_0
    SLICE_X38Y231        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    14.386 r  adjustable_clock/clk_out_reg_i_659/CO[3]
                         net (fo=1, routed)           0.000    14.386    adjustable_clock/clk_out_reg_i_659_n_0
    SLICE_X38Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.440 r  adjustable_clock/clk_out_reg_i_537/CO[3]
                         net (fo=1, routed)           0.000    14.440    adjustable_clock/clk_out_reg_i_537_n_0
    SLICE_X38Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.494 r  adjustable_clock/clk_out_reg_i_413/CO[3]
                         net (fo=1, routed)           0.000    14.494    adjustable_clock/clk_out_reg_i_413_n_0
    SLICE_X38Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.548 r  adjustable_clock/clk_out_reg_i_289/CO[3]
                         net (fo=1, routed)           0.000    14.548    adjustable_clock/clk_out_reg_i_289_n_0
    SLICE_X38Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.602 r  adjustable_clock/clk_out_reg_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.602    adjustable_clock/clk_out_reg_i_165_n_0
    SLICE_X38Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.656 r  adjustable_clock/clk_out_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    14.656    adjustable_clock/clk_out_reg_i_84_n_0
    SLICE_X38Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.789 r  adjustable_clock/clk_out_reg_i_44/CO[0]
                         net (fo=30, routed)          0.474    15.263    adjustable_clock/counter2[14]
    SLICE_X36Y231        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.382    15.645 r  adjustable_clock/clk_out_reg_i_658/CO[3]
                         net (fo=1, routed)           0.000    15.645    adjustable_clock/clk_out_reg_i_658_n_0
    SLICE_X36Y232        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.699 r  adjustable_clock/clk_out_reg_i_536/CO[3]
                         net (fo=1, routed)           0.000    15.699    adjustable_clock/clk_out_reg_i_536_n_0
    SLICE_X36Y233        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.753 r  adjustable_clock/clk_out_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000    15.753    adjustable_clock/clk_out_reg_i_412_n_0
    SLICE_X36Y234        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.807 r  adjustable_clock/clk_out_reg_i_288/CO[3]
                         net (fo=1, routed)           0.000    15.807    adjustable_clock/clk_out_reg_i_288_n_0
    SLICE_X36Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.861 r  adjustable_clock/clk_out_reg_i_164/CO[3]
                         net (fo=1, routed)           0.000    15.861    adjustable_clock/clk_out_reg_i_164_n_0
    SLICE_X36Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    15.915 r  adjustable_clock/clk_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.915    adjustable_clock/clk_out_reg_i_82_n_0
    SLICE_X36Y237        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    16.048 r  adjustable_clock/clk_out_reg_i_43/CO[0]
                         net (fo=31, routed)          0.461    16.509    adjustable_clock/counter2[13]
    SLICE_X37Y234        LUT2 (Prop_lut2_I1_O)        0.128    16.637 r  adjustable_clock/clk_out_i_774/O
                         net (fo=1, routed)           0.000    16.637    adjustable_clock/clk_out_i_774_n_0
    SLICE_X37Y234        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.904 r  adjustable_clock/clk_out_reg_i_669/CO[3]
                         net (fo=1, routed)           0.000    16.904    adjustable_clock/clk_out_reg_i_669_n_0
    SLICE_X37Y235        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.957 r  adjustable_clock/clk_out_reg_i_547/CO[3]
                         net (fo=1, routed)           0.000    16.957    adjustable_clock/clk_out_reg_i_547_n_0
    SLICE_X37Y236        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.010 r  adjustable_clock/clk_out_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    17.010    adjustable_clock/clk_out_reg_i_423_n_0
    SLICE_X37Y237        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.063 r  adjustable_clock/clk_out_reg_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.063    adjustable_clock/clk_out_reg_i_299_n_0
    SLICE_X37Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.116 r  adjustable_clock/clk_out_reg_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.116    adjustable_clock/clk_out_reg_i_175_n_0
    SLICE_X37Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    17.169 r  adjustable_clock/clk_out_reg_i_88/CO[3]
                         net (fo=1, routed)           0.000    17.169    adjustable_clock/clk_out_reg_i_88_n_0
    SLICE_X37Y240        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    17.308 r  adjustable_clock/clk_out_reg_i_46/CO[0]
                         net (fo=30, routed)          0.533    17.841    adjustable_clock/counter2[12]
    SLICE_X35Y237        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.375    18.216 r  adjustable_clock/clk_out_reg_i_668/CO[3]
                         net (fo=1, routed)           0.000    18.216    adjustable_clock/clk_out_reg_i_668_n_0
    SLICE_X35Y238        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.269 r  adjustable_clock/clk_out_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000    18.269    adjustable_clock/clk_out_reg_i_546_n_0
    SLICE_X35Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.322 r  adjustable_clock/clk_out_reg_i_422/CO[3]
                         net (fo=1, routed)           0.000    18.322    adjustable_clock/clk_out_reg_i_422_n_0
    SLICE_X35Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.375 r  adjustable_clock/clk_out_reg_i_298/CO[3]
                         net (fo=1, routed)           0.000    18.375    adjustable_clock/clk_out_reg_i_298_n_0
    SLICE_X35Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.428 r  adjustable_clock/clk_out_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000    18.428    adjustable_clock/clk_out_reg_i_174_n_0
    SLICE_X35Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.481 r  adjustable_clock/clk_out_reg_i_86/CO[3]
                         net (fo=1, routed)           0.000    18.481    adjustable_clock/clk_out_reg_i_86_n_0
    SLICE_X35Y243        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    18.620 r  adjustable_clock/clk_out_reg_i_45/CO[0]
                         net (fo=30, routed)          0.502    19.122    adjustable_clock/counter2[11]
    SLICE_X36Y238        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    19.507 r  adjustable_clock/clk_out_reg_i_679/CO[3]
                         net (fo=1, routed)           0.000    19.507    adjustable_clock/clk_out_reg_i_679_n_0
    SLICE_X36Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.561 r  adjustable_clock/clk_out_reg_i_557/CO[3]
                         net (fo=1, routed)           0.000    19.561    adjustable_clock/clk_out_reg_i_557_n_0
    SLICE_X36Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.615 r  adjustable_clock/clk_out_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    19.615    adjustable_clock/clk_out_reg_i_433_n_0
    SLICE_X36Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.669 r  adjustable_clock/clk_out_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    19.669    adjustable_clock/clk_out_reg_i_309_n_0
    SLICE_X36Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.723 r  adjustable_clock/clk_out_reg_i_185/CO[3]
                         net (fo=1, routed)           0.000    19.723    adjustable_clock/clk_out_reg_i_185_n_0
    SLICE_X36Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    19.777 r  adjustable_clock/clk_out_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000    19.777    adjustable_clock/clk_out_reg_i_92_n_0
    SLICE_X36Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    19.910 r  adjustable_clock/clk_out_reg_i_48/CO[0]
                         net (fo=31, routed)          0.510    20.420    adjustable_clock/counter2[10]
    SLICE_X38Y238        LUT2 (Prop_lut2_I1_O)        0.128    20.548 r  adjustable_clock/clk_out_i_778/O
                         net (fo=1, routed)           0.000    20.548    adjustable_clock/clk_out_i_778_n_0
    SLICE_X38Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    20.804 r  adjustable_clock/clk_out_reg_i_678/CO[3]
                         net (fo=1, routed)           0.000    20.804    adjustable_clock/clk_out_reg_i_678_n_0
    SLICE_X38Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.858 r  adjustable_clock/clk_out_reg_i_556/CO[3]
                         net (fo=1, routed)           0.000    20.858    adjustable_clock/clk_out_reg_i_556_n_0
    SLICE_X38Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.912 r  adjustable_clock/clk_out_reg_i_432/CO[3]
                         net (fo=1, routed)           0.000    20.912    adjustable_clock/clk_out_reg_i_432_n_0
    SLICE_X38Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.966 r  adjustable_clock/clk_out_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    20.966    adjustable_clock/clk_out_reg_i_308_n_0
    SLICE_X38Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.020 r  adjustable_clock/clk_out_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    21.020    adjustable_clock/clk_out_reg_i_184_n_0
    SLICE_X38Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.074 r  adjustable_clock/clk_out_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.074    adjustable_clock/clk_out_reg_i_90_n_0
    SLICE_X38Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    21.207 r  adjustable_clock/clk_out_reg_i_47/CO[0]
                         net (fo=30, routed)          0.447    21.654    adjustable_clock/counter2[9]
    SLICE_X39Y238        LUT2 (Prop_lut2_I1_O)        0.128    21.782 r  adjustable_clock/clk_out_i_788/O
                         net (fo=1, routed)           0.000    21.782    adjustable_clock/clk_out_i_788_n_0
    SLICE_X39Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    22.049 r  adjustable_clock/clk_out_reg_i_715/CO[3]
                         net (fo=1, routed)           0.000    22.049    adjustable_clock/clk_out_reg_i_715_n_0
    SLICE_X39Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.102 r  adjustable_clock/clk_out_reg_i_609/CO[3]
                         net (fo=1, routed)           0.000    22.102    adjustable_clock/clk_out_reg_i_609_n_0
    SLICE_X39Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.155 r  adjustable_clock/clk_out_reg_i_487/CO[3]
                         net (fo=1, routed)           0.000    22.155    adjustable_clock/clk_out_reg_i_487_n_0
    SLICE_X39Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.208 r  adjustable_clock/clk_out_reg_i_363/CO[3]
                         net (fo=1, routed)           0.000    22.208    adjustable_clock/clk_out_reg_i_363_n_0
    SLICE_X39Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.261 r  adjustable_clock/clk_out_reg_i_239/CO[3]
                         net (fo=1, routed)           0.000    22.261    adjustable_clock/clk_out_reg_i_239_n_0
    SLICE_X39Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    22.314 r  adjustable_clock/clk_out_reg_i_140/CO[3]
                         net (fo=1, routed)           0.000    22.314    adjustable_clock/clk_out_reg_i_140_n_0
    SLICE_X39Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    22.453 r  adjustable_clock/clk_out_reg_i_71/CO[0]
                         net (fo=31, routed)          0.529    22.982    adjustable_clock/counter2[8]
    SLICE_X40Y239        LUT2 (Prop_lut2_I1_O)        0.131    23.113 r  adjustable_clock/clk_out_i_785/O
                         net (fo=1, routed)           0.000    23.113    adjustable_clock/clk_out_i_785_n_0
    SLICE_X40Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.369 r  adjustable_clock/clk_out_reg_i_714/CO[3]
                         net (fo=1, routed)           0.000    23.369    adjustable_clock/clk_out_reg_i_714_n_0
    SLICE_X40Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.423 r  adjustable_clock/clk_out_reg_i_608/CO[3]
                         net (fo=1, routed)           0.000    23.423    adjustable_clock/clk_out_reg_i_608_n_0
    SLICE_X40Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.477 r  adjustable_clock/clk_out_reg_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.477    adjustable_clock/clk_out_reg_i_486_n_0
    SLICE_X40Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.531 r  adjustable_clock/clk_out_reg_i_362/CO[3]
                         net (fo=1, routed)           0.000    23.531    adjustable_clock/clk_out_reg_i_362_n_0
    SLICE_X40Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.585 r  adjustable_clock/clk_out_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    23.585    adjustable_clock/clk_out_reg_i_238_n_0
    SLICE_X40Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.639 r  adjustable_clock/clk_out_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.639    adjustable_clock/clk_out_reg_i_138_n_0
    SLICE_X40Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    23.772 r  adjustable_clock/clk_out_reg_i_70/CO[0]
                         net (fo=31, routed)          0.511    24.283    adjustable_clock/counter2[7]
    SLICE_X41Y239        LUT2 (Prop_lut2_I1_O)        0.128    24.411 r  adjustable_clock/clk_out_i_796/O
                         net (fo=1, routed)           0.000    24.411    adjustable_clock/clk_out_i_796_n_0
    SLICE_X41Y239        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.678 r  adjustable_clock/clk_out_reg_i_725/CO[3]
                         net (fo=1, routed)           0.000    24.678    adjustable_clock/clk_out_reg_i_725_n_0
    SLICE_X41Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.731 r  adjustable_clock/clk_out_reg_i_619/CO[3]
                         net (fo=1, routed)           0.000    24.731    adjustable_clock/clk_out_reg_i_619_n_0
    SLICE_X41Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.784 r  adjustable_clock/clk_out_reg_i_497/CO[3]
                         net (fo=1, routed)           0.000    24.784    adjustable_clock/clk_out_reg_i_497_n_0
    SLICE_X41Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.837 r  adjustable_clock/clk_out_reg_i_373/CO[3]
                         net (fo=1, routed)           0.000    24.837    adjustable_clock/clk_out_reg_i_373_n_0
    SLICE_X41Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.890 r  adjustable_clock/clk_out_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.890    adjustable_clock/clk_out_reg_i_249_n_0
    SLICE_X41Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.943 r  adjustable_clock/clk_out_reg_i_144/CO[3]
                         net (fo=1, routed)           0.000    24.943    adjustable_clock/clk_out_reg_i_144_n_0
    SLICE_X41Y245        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    25.082 r  adjustable_clock/clk_out_reg_i_73/CO[0]
                         net (fo=31, routed)          0.575    25.657    adjustable_clock/counter2[6]
    SLICE_X43Y238        LUT2 (Prop_lut2_I1_O)        0.131    25.788 r  adjustable_clock/clk_out_i_792/O
                         net (fo=1, routed)           0.000    25.788    adjustable_clock/clk_out_i_792_n_0
    SLICE_X43Y238        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    26.055 r  adjustable_clock/clk_out_reg_i_724/CO[3]
                         net (fo=1, routed)           0.000    26.055    adjustable_clock/clk_out_reg_i_724_n_0
    SLICE_X43Y239        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.108 r  adjustable_clock/clk_out_reg_i_618/CO[3]
                         net (fo=1, routed)           0.000    26.108    adjustable_clock/clk_out_reg_i_618_n_0
    SLICE_X43Y240        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.161 r  adjustable_clock/clk_out_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    26.161    adjustable_clock/clk_out_reg_i_496_n_0
    SLICE_X43Y241        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.214 r  adjustable_clock/clk_out_reg_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.214    adjustable_clock/clk_out_reg_i_372_n_0
    SLICE_X43Y242        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.267 r  adjustable_clock/clk_out_reg_i_248/CO[3]
                         net (fo=1, routed)           0.000    26.267    adjustable_clock/clk_out_reg_i_248_n_0
    SLICE_X43Y243        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.320 r  adjustable_clock/clk_out_reg_i_142/CO[3]
                         net (fo=1, routed)           0.000    26.320    adjustable_clock/clk_out_reg_i_142_n_0
    SLICE_X43Y244        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    26.459 r  adjustable_clock/clk_out_reg_i_72/CO[0]
                         net (fo=31, routed)          0.493    26.952    adjustable_clock/counter2[5]
    SLICE_X42Y243        LUT2 (Prop_lut2_I1_O)        0.131    27.083 r  adjustable_clock/clk_out_i_804/O
                         net (fo=1, routed)           0.000    27.083    adjustable_clock/clk_out_i_804_n_0
    SLICE_X42Y243        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.339 r  adjustable_clock/clk_out_reg_i_735/CO[3]
                         net (fo=1, routed)           0.000    27.339    adjustable_clock/clk_out_reg_i_735_n_0
    SLICE_X42Y244        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.393 r  adjustable_clock/clk_out_reg_i_629/CO[3]
                         net (fo=1, routed)           0.000    27.393    adjustable_clock/clk_out_reg_i_629_n_0
    SLICE_X42Y245        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.447 r  adjustable_clock/clk_out_reg_i_507/CO[3]
                         net (fo=1, routed)           0.000    27.447    adjustable_clock/clk_out_reg_i_507_n_0
    SLICE_X42Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.501 r  adjustable_clock/clk_out_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    27.501    adjustable_clock/clk_out_reg_i_383_n_0
    SLICE_X42Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.555 r  adjustable_clock/clk_out_reg_i_259/CO[3]
                         net (fo=1, routed)           0.000    27.555    adjustable_clock/clk_out_reg_i_259_n_0
    SLICE_X42Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.609 r  adjustable_clock/clk_out_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    27.609    adjustable_clock/clk_out_reg_i_148_n_0
    SLICE_X42Y249        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    27.742 r  adjustable_clock/clk_out_reg_i_75/CO[0]
                         net (fo=31, routed)          0.579    28.321    adjustable_clock/counter2[4]
    SLICE_X43Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.372    28.693 r  adjustable_clock/clk_out_reg_i_734/CO[3]
                         net (fo=1, routed)           0.000    28.693    adjustable_clock/clk_out_reg_i_734_n_0
    SLICE_X43Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.746 r  adjustable_clock/clk_out_reg_i_628/CO[3]
                         net (fo=1, routed)           0.000    28.746    adjustable_clock/clk_out_reg_i_628_n_0
    SLICE_X43Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.799 r  adjustable_clock/clk_out_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    28.799    adjustable_clock/clk_out_reg_i_506_n_0
    SLICE_X43Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.852 r  adjustable_clock/clk_out_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.852    adjustable_clock/clk_out_reg_i_382_n_0
    SLICE_X43Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.905 r  adjustable_clock/clk_out_reg_i_258/CO[3]
                         net (fo=1, routed)           0.001    28.906    adjustable_clock/clk_out_reg_i_258_n_0
    SLICE_X43Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.959 r  adjustable_clock/clk_out_reg_i_146/CO[3]
                         net (fo=1, routed)           0.000    28.959    adjustable_clock/clk_out_reg_i_146_n_0
    SLICE_X43Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    29.098 r  adjustable_clock/clk_out_reg_i_74/CO[0]
                         net (fo=31, routed)          0.577    29.675    adjustable_clock/counter2[3]
    SLICE_X39Y245        LUT2 (Prop_lut2_I1_O)        0.131    29.806 r  adjustable_clock/clk_out_i_812/O
                         net (fo=1, routed)           0.000    29.806    adjustable_clock/clk_out_i_812_n_0
    SLICE_X39Y245        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    30.073 r  adjustable_clock/clk_out_reg_i_745/CO[3]
                         net (fo=1, routed)           0.000    30.073    adjustable_clock/clk_out_reg_i_745_n_0
    SLICE_X39Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.126 r  adjustable_clock/clk_out_reg_i_639/CO[3]
                         net (fo=1, routed)           0.000    30.126    adjustable_clock/clk_out_reg_i_639_n_0
    SLICE_X39Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.179 r  adjustable_clock/clk_out_reg_i_517/CO[3]
                         net (fo=1, routed)           0.000    30.179    adjustable_clock/clk_out_reg_i_517_n_0
    SLICE_X39Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.232 r  adjustable_clock/clk_out_reg_i_393/CO[3]
                         net (fo=1, routed)           0.000    30.232    adjustable_clock/clk_out_reg_i_393_n_0
    SLICE_X39Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.285 r  adjustable_clock/clk_out_reg_i_269/CO[3]
                         net (fo=1, routed)           0.001    30.286    adjustable_clock/clk_out_reg_i_269_n_0
    SLICE_X39Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    30.339 r  adjustable_clock/clk_out_reg_i_152/CO[3]
                         net (fo=1, routed)           0.000    30.339    adjustable_clock/clk_out_reg_i_152_n_0
    SLICE_X39Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    30.478 r  adjustable_clock/clk_out_reg_i_77/CO[0]
                         net (fo=31, routed)          0.550    31.027    adjustable_clock/counter2[2]
    SLICE_X38Y245        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.385    31.412 r  adjustable_clock/clk_out_reg_i_744/CO[3]
                         net (fo=1, routed)           0.000    31.412    adjustable_clock/clk_out_reg_i_744_n_0
    SLICE_X38Y246        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.466 r  adjustable_clock/clk_out_reg_i_638/CO[3]
                         net (fo=1, routed)           0.000    31.466    adjustable_clock/clk_out_reg_i_638_n_0
    SLICE_X38Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.520 r  adjustable_clock/clk_out_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    31.520    adjustable_clock/clk_out_reg_i_516_n_0
    SLICE_X38Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.574 r  adjustable_clock/clk_out_reg_i_392/CO[3]
                         net (fo=1, routed)           0.000    31.574    adjustable_clock/clk_out_reg_i_392_n_0
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.628 r  adjustable_clock/clk_out_reg_i_268/CO[3]
                         net (fo=1, routed)           0.001    31.629    adjustable_clock/clk_out_reg_i_268_n_0
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    31.683 r  adjustable_clock/clk_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    31.683    adjustable_clock/clk_out_reg_i_150_n_0
    SLICE_X38Y251        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    31.816 r  adjustable_clock/clk_out_reg_i_76/CO[0]
                         net (fo=31, routed)          0.576    32.393    adjustable_clock/counter2[1]
    SLICE_X40Y246        LUT3 (Prop_lut3_I0_O)        0.128    32.521 r  adjustable_clock/counter[0]_i_97/O
                         net (fo=1, routed)           0.000    32.521    adjustable_clock/counter[0]_i_97_n_0
    SLICE_X40Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    32.701 r  adjustable_clock/counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.701    adjustable_clock/counter_reg[0]_i_91_n_0
    SLICE_X40Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.755 r  adjustable_clock/counter_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.755    adjustable_clock/counter_reg[0]_i_86_n_0
    SLICE_X40Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.809 r  adjustable_clock/counter_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    32.809    adjustable_clock/counter_reg[0]_i_81_n_0
    SLICE_X40Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.863 r  adjustable_clock/counter_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.001    32.863    adjustable_clock/counter_reg[0]_i_76_n_0
    SLICE_X40Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.917 r  adjustable_clock/counter_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    32.917    adjustable_clock/counter_reg[0]_i_71_n_0
    SLICE_X40Y251        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.971 r  adjustable_clock/counter_reg[0]_i_58/CO[3]
                         net (fo=3, routed)           0.441    33.412    adjustable_clock/counter2[0]
    SLICE_X40Y252        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297    33.709 r  adjustable_clock/counter_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    33.709    adjustable_clock/counter_reg[0]_i_57_n_0
    SLICE_X40Y253        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.763 r  adjustable_clock/counter_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.763    adjustable_clock/counter_reg[0]_i_48_n_0
    SLICE_X40Y254        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.817 r  adjustable_clock/counter_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.817    adjustable_clock/counter_reg[0]_i_47_n_0
    SLICE_X40Y255        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.871 r  adjustable_clock/counter_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    33.871    adjustable_clock/counter_reg[0]_i_34_n_0
    SLICE_X40Y256        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.925 r  adjustable_clock/counter_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    33.925    adjustable_clock/counter_reg[0]_i_33_n_0
    SLICE_X40Y257        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    33.979 r  adjustable_clock/counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    33.979    adjustable_clock/counter_reg[0]_i_23_n_0
    SLICE_X40Y258        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    34.112 r  adjustable_clock/counter_reg[0]_i_22/CO[0]
                         net (fo=8, routed)           0.408    34.520    adjustable_clock/counter_reg[0]_i_22_n_3
    SLICE_X39Y257        LUT3 (Prop_lut3_I2_O)        0.128    34.648 r  adjustable_clock/counter[0]_i_10/O
                         net (fo=1, routed)           0.000    34.648    adjustable_clock/counter[0]_i_10_n_0
    SLICE_X39Y257        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.915 r  adjustable_clock/counter_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.361    35.276    adjustable_clock/clear
    SLICE_X37Y257        FDRE                                         r  adjustable_clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.414     2.733    adjustable_clock/CLK_OUT1
    SLICE_X37Y257        FDRE                                         r  adjustable_clock/counter_reg[21]/C
                         clock pessimism             -0.447     2.286    
                         clock uncertainty           -0.067     2.219    
    SLICE_X37Y257        FDRE (Setup_fdre_C_R)       -0.253     1.966    adjustable_clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.966    
                         arrival time                         -35.276    
  -------------------------------------------------------------------
                         slack                                -33.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 signalgen/O_DAC3_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ODDR_DACData3[10]/D1
                            (rising edge-triggered cell ODDR clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.206ns (8.279%)  route 2.282ns (91.721%))
  Logic Levels:           0  
  Clock Path Skew:        2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.208    -2.473    signalgen/CLK_OUT1
    SLICE_X48Y210        FDRE                                         r  signalgen/O_DAC3_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDRE (Prop_fdre_C_Q)         0.206    -2.267 r  signalgen/O_DAC3_I_reg[10]/Q
                         net (fo=1, routed)           2.282     0.015    w_DACData3_I[10]
    OLOGIC_X0Y206        ODDR                                         r  ODDR_DACData3[10]/D1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.581    -2.560    adjustable_clock/CLK_OUT1
    SLICE_X110Y200       LUT3 (Prop_lut3_I0_O)        0.043    -2.517 r  adjustable_clock/OBUFDS_DACCLK[7]_i_1/O
                         net (fo=1, routed)           0.609    -1.908    adjustable_clock/r_oddrsettings_reg[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.815 r  adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/O
                         net (fo=56, routed)          1.472    -0.343    adjustable_clock_n_0
    OLOGIC_X0Y206        ODDR                                         r  ODDR_DACData3[10]/C
                         clock pessimism              0.460     0.117    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D1)       -0.153    -0.036    ODDR_DACData3[10]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 r_dac_I_msb_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_3_reg_768_831_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.287%)  route 0.121ns (54.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.542    -0.769    clk
    SLICE_X75Y211        FDRE                                         r  r_dac_I_msb_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y211        FDRE (Prop_fdre_C_Q)         0.100    -0.669 r  r_dac_I_msb_reg[2]_rep__0/Q
                         net (fo=64, routed)          0.121    -0.548    signalgen/r_memory_I_3_reg_768_831_9_11/DIB
    SLICE_X72Y211        RAMD64E                                      r  signalgen/r_memory_I_3_reg_768_831_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.747    -0.891    signalgen/r_memory_I_3_reg_768_831_9_11/WCLK
    SLICE_X72Y211        RAMD64E                                      r  signalgen/r_memory_I_3_reg_768_831_9_11/RAMB/CLK
                         clock pessimism              0.154    -0.737    
    SLICE_X72Y211        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.605    signalgen/r_memory_I_3_reg_768_831_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 r_dac_I_lsb_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_1_reg_1152_1215_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.291%)  route 0.121ns (54.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.540    -0.771    clk
    SLICE_X73Y234        FDRE                                         r  r_dac_I_lsb_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.671 r  r_dac_I_lsb_reg[1]_rep/Q
                         net (fo=64, routed)          0.121    -0.550    signalgen/r_memory_I_1_reg_1152_1215_0_2/DIB
    SLICE_X74Y235        RAMD64E                                      r  signalgen/r_memory_I_1_reg_1152_1215_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.744    -0.894    signalgen/r_memory_I_1_reg_1152_1215_0_2/WCLK
    SLICE_X74Y235        RAMD64E                                      r  signalgen/r_memory_I_1_reg_1152_1215_0_2/RAMB/CLK
                         clock pessimism              0.154    -0.740    
    SLICE_X74Y235        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.608    signalgen/r_memory_I_1_reg_1152_1215_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_1_reg_2304_2367_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.619    -0.692    clk
    SLICE_X47Y234        FDRE                                         r  r_dac_Q_lsb_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.592 r  r_dac_Q_lsb_reg[1]_rep/Q
                         net (fo=64, routed)          0.103    -0.489    signalgen/r_memory_Q_1_reg_2304_2367_0_2/DIB
    SLICE_X46Y235        RAMD64E                                      r  signalgen/r_memory_Q_1_reg_2304_2367_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.825    -0.813    signalgen/r_memory_Q_1_reg_2304_2367_0_2/WCLK
    SLICE_X46Y235        RAMD64E                                      r  signalgen/r_memory_Q_1_reg_2304_2367_0_2/RAMB/CLK
                         clock pessimism              0.134    -0.679    
    SLICE_X46Y235        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.547    signalgen/r_memory_Q_1_reg_2304_2367_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 r_dac_Q_msb_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_1_reg_2112_2175_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.324%)  route 0.121ns (54.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.534    -0.777    clk
    SLICE_X75Y221        FDRE                                         r  r_dac_Q_msb_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.677 r  r_dac_Q_msb_reg[2]_rep/Q
                         net (fo=64, routed)          0.121    -0.556    signalgen/r_memory_Q_1_reg_2112_2175_9_11/DIB
    SLICE_X72Y221        RAMD64E                                      r  signalgen/r_memory_Q_1_reg_2112_2175_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.737    -0.901    signalgen/r_memory_Q_1_reg_2112_2175_9_11/WCLK
    SLICE_X72Y221        RAMD64E                                      r  signalgen/r_memory_Q_1_reg_2112_2175_9_11/RAMB/CLK
                         clock pessimism              0.154    -0.747    
    SLICE_X72Y221        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.615    signalgen/r_memory_Q_1_reg_2112_2175_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 r_dac_Q_msb_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_3_reg_384_447_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.775ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.536    -0.775    clk
    SLICE_X73Y219        FDRE                                         r  r_dac_Q_msb_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y219        FDRE (Prop_fdre_C_Q)         0.100    -0.675 r  r_dac_Q_msb_reg[0]_rep__0/Q
                         net (fo=64, routed)          0.100    -0.575    signalgen/r_memory_Q_3_reg_384_447_6_8/DIC
    SLICE_X72Y219        RAMD64E                                      r  signalgen/r_memory_Q_3_reg_384_447_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.739    -0.899    signalgen/r_memory_Q_3_reg_384_447_6_8/WCLK
    SLICE_X72Y219        RAMD64E                                      r  signalgen/r_memory_Q_3_reg_384_447_6_8/RAMC/CLK
                         clock pessimism              0.135    -0.764    
    SLICE_X72Y219        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.635    signalgen/r_memory_Q_3_reg_384_447_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 r_dac_I_msb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_I_2_reg_2624_2687_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.817%)  route 0.109ns (52.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.638    -0.673    clk
    SLICE_X47Y199        FDRE                                         r  r_dac_I_msb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y199        FDRE (Prop_fdre_C_Q)         0.100    -0.573 r  r_dac_I_msb_reg[2]/Q
                         net (fo=64, routed)          0.109    -0.464    signalgen/r_memory_I_2_reg_2624_2687_9_11/DIB
    SLICE_X46Y197        RAMD64E                                      r  signalgen/r_memory_I_2_reg_2624_2687_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.840    -0.798    signalgen/r_memory_I_2_reg_2624_2687_9_11/WCLK
    SLICE_X46Y197        RAMD64E                                      r  signalgen/r_memory_I_2_reg_2624_2687_9_11/RAMB/CLK
                         clock pessimism              0.139    -0.659    
    SLICE_X46Y197        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.527    signalgen/r_memory_I_2_reg_2624_2687_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 r_dac_Q_msb_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_1_reg_2880_2943_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.311%)  route 0.126ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.534    -0.777    clk
    SLICE_X75Y221        FDRE                                         r  r_dac_Q_msb_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.677 r  r_dac_Q_msb_reg[2]_rep/Q
                         net (fo=64, routed)          0.126    -0.551    signalgen/r_memory_Q_1_reg_2880_2943_9_11/DIB
    SLICE_X72Y222        RAMD64E                                      r  signalgen/r_memory_Q_1_reg_2880_2943_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.736    -0.902    signalgen/r_memory_Q_1_reg_2880_2943_9_11/WCLK
    SLICE_X72Y222        RAMD64E                                      r  signalgen/r_memory_Q_1_reg_2880_2943_9_11/RAMB/CLK
                         clock pessimism              0.154    -0.748    
    SLICE_X72Y222        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.616    signalgen/r_memory_Q_1_reg_2880_2943_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[7]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_3_reg_2496_2559_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.652%)  route 0.129ns (56.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.542    -0.769    clk
    SLICE_X75Y210        FDRE                                         r  r_dac_Q_lsb_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y210        FDRE (Prop_fdre_C_Q)         0.100    -0.669 r  r_dac_Q_lsb_reg[7]_rep__0/Q
                         net (fo=64, routed)          0.129    -0.540    signalgen/r_memory_Q_3_reg_2496_2559_6_8/DIB
    SLICE_X72Y210        RAMD64E                                      r  signalgen/r_memory_Q_3_reg_2496_2559_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.747    -0.891    signalgen/r_memory_Q_3_reg_2496_2559_6_8/WCLK
    SLICE_X72Y210        RAMD64E                                      r  signalgen/r_memory_Q_3_reg_2496_2559_6_8/RAMB/CLK
                         clock pessimism              0.154    -0.737    
    SLICE_X72Y210        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.605    signalgen/r_memory_Q_3_reg_2496_2559_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 r_dac_Q_lsb_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            signalgen/r_memory_Q_1_reg_2304_2367_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_OUT1_system_clk_creator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.026%)  route 0.108ns (51.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    -0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.619    -0.692    clk
    SLICE_X47Y234        FDRE                                         r  r_dac_Q_lsb_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.592 r  r_dac_Q_lsb_reg[2]_rep/Q
                         net (fo=64, routed)          0.108    -0.483    signalgen/r_memory_Q_1_reg_2304_2367_0_2/DIC
    SLICE_X46Y235        RAMD64E                                      r  signalgen/r_memory_Q_1_reg_2304_2367_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.825    -0.813    signalgen/r_memory_Q_1_reg_2304_2367_0_2/WCLK
    SLICE_X46Y235        RAMD64E                                      r  signalgen/r_memory_Q_1_reg_2304_2367_0_2/RAMC/CLK
                         clock pessimism              0.134    -0.679    
    SLICE_X46Y235        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.550    signalgen/r_memory_Q_1_reg_2304_2367_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_system_clk_creator
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y5  IDELAYCTRL_instance_REPLICATED_0/REFCLK
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y296    ODELAY2_DATACLK1/C
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y222    ODELAY2_DATACLK2/C
Min Period        n/a     ODELAYE2/C         n/a            2.000         5.000       3.000      ODELAY_X0Y230    ODELAY2_DATACLK3/C
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y1    adjustable_clock/r_oddrsettings_reg[2]_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y288    ODDR_DACData1[0]/C
Min Period        n/a     ODDR/C             n/a            1.070         5.000       3.930      OLOGIC_X0Y246    ODDR_DACData1[10]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  IDELAYCTRL_instance/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y5  IDELAYCTRL_instance_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y238    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y238    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y235    signalgen/r_memory_I_1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y238    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            0.768         2.500       1.732      SLICE_X64Y238    signalgen/r_memory_I_1_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_creator
  To Clock:  clkfbout_system_clk_creator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_creator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  CLK_OUT1_system_clk_creator

Setup :            0  Failing Endpoints,  Worst Slack        3.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.204ns (31.542%)  route 0.443ns (68.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.443    -2.266    trx/div/AR[0]
    SLICE_X88Y238        FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X88Y238        FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.367     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X88Y238        FDCE (Recov_fdce_C_CLR)     -0.295     1.682    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                          1.682    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.204ns (31.542%)  route 0.443ns (68.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.443    -2.266    trx/div/AR[0]
    SLICE_X88Y238        FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X88Y238        FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.367     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X88Y238        FDCE (Recov_fdce_C_CLR)     -0.295     1.682    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                          1.682    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.204ns (31.542%)  route 0.443ns (68.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.443    -2.266    trx/div/AR[0]
    SLICE_X88Y238        FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X88Y238        FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.367     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X88Y238        FDCE (Recov_fdce_C_CLR)     -0.295     1.682    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                          1.682    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.204ns (31.542%)  route 0.443ns (68.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.443    -2.266    trx/div/AR[0]
    SLICE_X88Y238        FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X88Y238        FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.367     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X88Y238        FDCE (Recov_fdce_C_CLR)     -0.295     1.682    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                          1.682    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.204ns (30.196%)  route 0.472ns (69.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.592ns = ( 2.408 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.472    -2.237    trx/div/AR[0]
    SLICE_X94Y237        FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.089     2.408    trx/div/CLK_OUT1
    SLICE_X94Y237        FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.342     2.066    
                         clock uncertainty           -0.067     1.999    
    SLICE_X94Y237        FDCE (Recov_fdce_C_CLR)     -0.237     1.762    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          1.762    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.905%)  route 0.349ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.349    -2.360    trx/div/AR[0]
    SLICE_X88Y236        FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X88Y236        FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.367     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X88Y236        FDCE (Recov_fdce_C_CLR)     -0.295     1.682    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.682    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.905%)  route 0.349ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.349    -2.360    trx/div/AR[0]
    SLICE_X90Y237        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X90Y237        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.367     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X90Y237        FDCE (Recov_fdce_C_CLR)     -0.295     1.682    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          1.682    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.905%)  route 0.349ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.349    -2.360    trx/div/AR[0]
    SLICE_X88Y236        FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X88Y236        FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.367     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X88Y236        FDCE (Recov_fdce_C_CLR)     -0.295     1.682    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.682    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.905%)  route 0.349ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.349    -2.360    trx/div/AR[0]
    SLICE_X88Y236        FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X88Y236        FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.367     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X88Y236        FDCE (Recov_fdce_C_CLR)     -0.295     1.682    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.682    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_OUT1_system_clk_creator rise@5.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.204ns (36.905%)  route 0.349ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.589ns = ( 2.411 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.913ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.228    -2.913    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.204    -2.709 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.349    -2.360    trx/div/AR[0]
    SLICE_X88Y236        FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      5.000     5.000 r  
    AJ32                                              0.000     5.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     5.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     6.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -0.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009     1.236    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.319 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.092     2.411    trx/div/CLK_OUT1
    SLICE_X88Y236        FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.367     2.044    
                         clock uncertainty           -0.067     1.977    
    SLICE_X88Y236        FDCE (Recov_fdce_C_CLR)     -0.295     1.682    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.682    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  4.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.201%)  route 0.135ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.135    -0.547    trx/div/AR[0]
    SLICE_X88Y237        FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.743    -0.895    trx/div/CLK_OUT1
    SLICE_X88Y237        FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.154    -0.741    
    SLICE_X88Y237        FDCE (Remov_fdce_C_CLR)     -0.107    -0.848    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.201%)  route 0.135ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.135    -0.547    trx/div/AR[0]
    SLICE_X88Y237        FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.743    -0.895    trx/div/CLK_OUT1
    SLICE_X88Y237        FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.154    -0.741    
    SLICE_X88Y237        FDCE (Remov_fdce_C_CLR)     -0.107    -0.848    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.201%)  route 0.135ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.135    -0.547    trx/div/AR[0]
    SLICE_X88Y237        FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.743    -0.895    trx/div/CLK_OUT1
    SLICE_X88Y237        FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.154    -0.741    
    SLICE_X88Y237        FDCE (Remov_fdce_C_CLR)     -0.107    -0.848    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.201%)  route 0.135ns (59.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.135    -0.547    trx/div/AR[0]
    SLICE_X88Y237        FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.743    -0.895    trx/div/CLK_OUT1
    SLICE_X88Y237        FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.154    -0.741    
    SLICE_X88Y237        FDCE (Remov_fdce_C_CLR)     -0.107    -0.848    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.091ns (33.984%)  route 0.177ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.177    -0.506    trx/div/AR[0]
    SLICE_X90Y237        FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.743    -0.895    trx/div/CLK_OUT1
    SLICE_X90Y237        FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.154    -0.741    
    SLICE_X90Y237        FDCE (Remov_fdce_C_CLR)     -0.107    -0.848    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.091ns (33.984%)  route 0.177ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.177    -0.506    trx/div/AR[0]
    SLICE_X90Y237        FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.743    -0.895    trx/div/CLK_OUT1
    SLICE_X90Y237        FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.154    -0.741    
    SLICE_X90Y237        FDCE (Remov_fdce_C_CLR)     -0.107    -0.848    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.858%)  route 0.178ns (66.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.178    -0.505    trx/div/AR[0]
    SLICE_X88Y236        FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.742    -0.896    trx/div/CLK_OUT1
    SLICE_X88Y236        FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.154    -0.742    
    SLICE_X88Y236        FDCE (Remov_fdce_C_CLR)     -0.107    -0.849    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.858%)  route 0.178ns (66.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.178    -0.505    trx/div/AR[0]
    SLICE_X88Y236        FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.742    -0.896    trx/div/CLK_OUT1
    SLICE_X88Y236        FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.154    -0.742    
    SLICE_X88Y236        FDCE (Remov_fdce_C_CLR)     -0.107    -0.849    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.858%)  route 0.178ns (66.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.178    -0.505    trx/div/AR[0]
    SLICE_X88Y236        FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.742    -0.896    trx/div/CLK_OUT1
    SLICE_X88Y236        FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.154    -0.742    
    SLICE_X88Y236        FDCE (Remov_fdce_C_CLR)     -0.107    -0.849    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_system_clk_creator rise@0.000ns - CLK_OUT1_system_clk_creator rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.091ns (33.858%)  route 0.178ns (66.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.112     0.112 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.615    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.914    -2.299 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.962    -1.337    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.311 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.537    -0.774    trx/CLK_OUT1
    SLICE_X95Y237        FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y237        FDRE (Prop_fdre_C_Q)         0.091    -0.683 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.178    -0.505    trx/div/AR[0]
    SLICE_X88Y236        FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.742    -0.896    trx/div/CLK_OUT1
    SLICE_X88Y236        FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism              0.154    -0.742    
    SLICE_X88Y236        FDCE (Remov_fdce_C_CLR)     -0.107    -0.849    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.849    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.344    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_OUT1_system_clk_creator
  To Clock:  

Max Delay           261 Endpoints
Min Delay           261 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 1.672ns (18.796%)  route 7.226ns (81.204%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.584    -2.557    adjustable_clock/CLK_OUT1
    SLICE_X41Y256        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y256        FDRE (Prop_fdre_C_Q)         0.223    -2.334 r  adjustable_clock/clk_out_reg_lopt_replica_5/Q
                         net (fo=1, routed)           7.226     4.892    lopt_28
    E34                  OBUFDS (Prop_obufds_I_OB)    1.449     6.341 r  OBUFDS_DACData6[2]/OB
                         net (fo=0)                   0.000     6.341    DACData6_N[2]
    E35                                                               r  DACData6_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 1.672ns (18.796%)  route 7.226ns (81.204%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.584    -2.557    adjustable_clock/CLK_OUT1
    SLICE_X41Y256        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y256        FDRE (Prop_fdre_C_Q)         0.223    -2.334 r  adjustable_clock/clk_out_reg_lopt_replica_5/Q
                         net (fo=1, routed)           7.226     4.892    lopt_28
    E34                  OBUFDS (Prop_obufds_I_O)     1.449     6.341 r  OBUFDS_DACData6[2]/O
                         net (fo=0)                   0.000     6.341    DACData6_P[2]
    E34                                                               r  DACData6_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_13/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.894ns  (logic 1.696ns (19.074%)  route 7.197ns (80.926%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.583    -2.558    adjustable_clock/CLK_OUT1
    SLICE_X43Y257        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y257        FDRE (Prop_fdre_C_Q)         0.223    -2.335 r  adjustable_clock/clk_out_reg_lopt_replica_13/Q
                         net (fo=1, routed)           7.197     4.863    lopt_36
    C35                  OBUFDS (Prop_obufds_I_OB)    1.473     6.336 r  OBUFDS_DACData7[0]/OB
                         net (fo=0)                   0.000     6.336    DACData7_N[0]
    C36                                                               r  DACData7_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_13/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.894ns  (logic 1.696ns (19.074%)  route 7.197ns (80.926%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.583    -2.558    adjustable_clock/CLK_OUT1
    SLICE_X43Y257        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y257        FDRE (Prop_fdre_C_Q)         0.223    -2.335 r  adjustable_clock/clk_out_reg_lopt_replica_13/Q
                         net (fo=1, routed)           7.197     4.863    lopt_36
    C35                  OBUFDS (Prop_obufds_I_O)     1.473     6.336 r  OBUFDS_DACData7[0]/O
                         net (fo=0)                   0.000     6.336    DACData7_P[0]
    C35                                                               r  DACData7_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 1.691ns (19.494%)  route 6.981ns (80.506%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.584    -2.557    adjustable_clock/CLK_OUT1
    SLICE_X41Y256        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y256        FDRE (Prop_fdre_C_Q)         0.223    -2.334 r  adjustable_clock/clk_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           6.981     4.648    lopt_27
    G32                  OBUFDS (Prop_obufds_I_OB)    1.468     6.115 r  OBUFDS_DACData6[1]/OB
                         net (fo=0)                   0.000     6.115    DACData6_N[1]
    F32                                                               r  DACData6_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 1.691ns (19.494%)  route 6.981ns (80.506%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.584    -2.557    adjustable_clock/CLK_OUT1
    SLICE_X41Y256        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y256        FDRE (Prop_fdre_C_Q)         0.223    -2.334 r  adjustable_clock/clk_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           6.981     4.648    lopt_27
    G32                  OBUFDS (Prop_obufds_I_O)     1.468     6.115 r  OBUFDS_DACData6[1]/O
                         net (fo=0)                   0.000     6.115    DACData6_P[1]
    G32                                                               r  DACData6_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 1.745ns (20.166%)  route 6.909ns (79.834%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.583    -2.558    adjustable_clock/CLK_OUT1
    SLICE_X43Y257        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y257        FDRE (Prop_fdre_C_Q)         0.204    -2.354 r  adjustable_clock/clk_out_reg_lopt_replica/Q
                         net (fo=1, routed)           6.909     4.555    lopt_24
    D35                  OBUFDS (Prop_obufds_I_OB)    1.541     6.096 r  OBUFDS_DACData6[0]/OB
                         net (fo=0)                   0.000     6.096    DACData6_N[0]
    D36                                                               r  DACData6_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData6_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 1.745ns (20.166%)  route 6.909ns (79.834%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.583    -2.558    adjustable_clock/CLK_OUT1
    SLICE_X43Y257        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y257        FDRE (Prop_fdre_C_Q)         0.204    -2.354 r  adjustable_clock/clk_out_reg_lopt_replica/Q
                         net (fo=1, routed)           6.909     4.555    lopt_24
    D35                  OBUFDS (Prop_obufds_I_O)     1.541     6.096 r  OBUFDS_DACData6[0]/O
                         net (fo=0)                   0.000     6.096    DACData6_P[0]
    D35                                                               r  DACData6_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_N[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.607ns  (logic 1.735ns (20.153%)  route 6.872ns (79.847%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.583    -2.558    adjustable_clock/CLK_OUT1
    SLICE_X42Y257        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y257        FDRE (Prop_fdre_C_Q)         0.259    -2.299 r  adjustable_clock/clk_out_reg_lopt_replica_19/Q
                         net (fo=1, routed)           6.872     4.574    lopt_42
    A35                  OBUFDS (Prop_obufds_I_OB)    1.476     6.049 r  OBUFDS_DACData7[4]/OB
                         net (fo=0)                   0.000     6.049    DACData7_N[4]
    A36                                                               r  DACData7_N[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjustable_clock/clk_out_reg_lopt_replica_19/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData7_P[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.607ns  (logic 1.735ns (20.153%)  route 6.872ns (79.847%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.098     1.703    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.071    -6.368 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.134    -4.234    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -4.141 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.583    -2.558    adjustable_clock/CLK_OUT1
    SLICE_X42Y257        FDRE                                         r  adjustable_clock/clk_out_reg_lopt_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y257        FDRE (Prop_fdre_C_Q)         0.259    -2.299 r  adjustable_clock/clk_out_reg_lopt_replica_19/Q
                         net (fo=1, routed)           6.872     4.574    lopt_42
    A35                  OBUFDS (Prop_obufds_I_O)     1.476     6.049 r  OBUFDS_DACData7[4]/O
                         net (fo=0)                   0.000     6.049    DACData7_P[4]
    A35                                                               r  DACData7_P[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 0.083ns (2.692%)  route 3.000ns (97.308%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.991    -2.690    clk
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   r  IDELAYCTRL_instance/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'CLK_OUT1_system_clk_creator'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL_instance_REPLICATED_0/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.213ns  (logic 0.083ns (2.583%)  route 3.130ns (97.417%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.121    -2.560    clk
    IDELAYCTRL_X0Y5      IDELAYCTRL                                   r  IDELAYCTRL_instance_REPLICATED_0/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 1.384ns (54.230%)  route 1.168ns (45.770%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.234    -2.447    tenhz_mod/CLK_OUT1
    SLICE_X47Y183        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_fdre_C_Q)         0.178    -2.269 r  tenhz_mod/ten_hertz_reg_lopt_replica/Q
                         net (fo=1, routed)           1.168    -1.101    lopt
    Y35                  OBUFDS (Prop_obufds_I_OB)    1.206     0.105 r  OBUFDS_DACData4[0]/OB
                         net (fo=0)                   0.000     0.105    DACData4_N[0]
    AA36                                                              r  DACData4_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.552ns  (logic 1.384ns (54.230%)  route 1.168ns (45.770%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.234    -2.447    tenhz_mod/CLK_OUT1
    SLICE_X47Y183        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_fdre_C_Q)         0.178    -2.269 r  tenhz_mod/ten_hertz_reg_lopt_replica/Q
                         net (fo=1, routed)           1.168    -1.101    lopt
    Y35                  OBUFDS (Prop_obufds_I_O)     1.206     0.105 r  OBUFDS_DACData4[0]/O
                         net (fo=0)                   0.000     0.105    DACData4_P[0]
    Y35                                                               r  DACData4_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.583ns  (logic 1.415ns (54.778%)  route 1.168ns (45.222%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.236    -2.445    tenhz_mod/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_fdre_C_Q)         0.178    -2.267 r  tenhz_mod/ten_hertz_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.168    -1.099    lopt_4
    Y37                  OBUFDS (Prop_obufds_I_OB)    1.237     0.138 r  OBUFDS_DACData4[2]/OB
                         net (fo=0)                   0.000     0.138    DACData4_N[2]
    AA37                                                              r  DACData4_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.583ns  (logic 1.415ns (54.778%)  route 1.168ns (45.222%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.236    -2.445    tenhz_mod/CLK_OUT1
    SLICE_X47Y185        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y185        FDRE (Prop_fdre_C_Q)         0.178    -2.267 r  tenhz_mod/ten_hertz_reg_lopt_replica_5/Q
                         net (fo=1, routed)           1.168    -1.099    lopt_4
    Y37                  OBUFDS (Prop_obufds_I_O)     1.237     0.138 r  OBUFDS_DACData4[2]/O
                         net (fo=0)                   0.000     0.138    DACData4_P[2]
    Y37                                                               r  DACData4_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.605ns  (logic 1.437ns (55.169%)  route 1.168ns (44.831%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.220    -2.461    tenhz_mod/CLK_OUT1
    SLICE_X47Y235        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDRE (Prop_fdre_C_Q)         0.178    -2.283 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.168    -1.115    lopt_5
    AC38                 OBUFDS (Prop_obufds_I_OB)    1.259     0.145 r  OBUFDS_DACData4[3]/OB
                         net (fo=0)                   0.000     0.145    DACData4_N[3]
    AC39                                                              r  DACData4_N[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.605ns  (logic 1.437ns (55.169%)  route 1.168ns (44.831%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.220    -2.461    tenhz_mod/CLK_OUT1
    SLICE_X47Y235        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDRE (Prop_fdre_C_Q)         0.178    -2.283 r  tenhz_mod/ten_hertz_reg_lopt_replica_6/Q
                         net (fo=1, routed)           1.168    -1.115    lopt_5
    AC38                 OBUFDS (Prop_obufds_I_O)     1.259     0.145 r  OBUFDS_DACData4[3]/O
                         net (fo=0)                   0.000     0.145    DACData4_P[3]
    AC38                                                              r  DACData4_P[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_12/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_N[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.531ns  (logic 1.363ns (53.855%)  route 1.168ns (46.145%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.352    -2.329    tenhz_mod/CLK_OUT1
    SLICE_X47Y289        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y289        FDRE (Prop_fdre_C_Q)         0.178    -2.151 r  tenhz_mod/ten_hertz_reg_lopt_replica_12/Q
                         net (fo=1, routed)           1.168    -0.983    lopt_11
    T32                  OBUFDS (Prop_obufds_I_OB)    1.185     0.203 r  OBUFDS_DACData4[9]/OB
                         net (fo=0)                   0.000     0.203    DACData4_N[9]
    R32                                                               r  DACData4_N[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tenhz_mod/ten_hertz_reg_lopt_replica_12/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DACData4_P[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.531ns  (logic 1.363ns (53.855%)  route 1.168ns (46.145%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.352    -2.329    tenhz_mod/CLK_OUT1
    SLICE_X47Y289        FDRE                                         r  tenhz_mod/ten_hertz_reg_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y289        FDRE (Prop_fdre_C_Q)         0.178    -2.151 r  tenhz_mod/ten_hertz_reg_lopt_replica_12/Q
                         net (fo=1, routed)           1.168    -0.983    lopt_11
    T32                  OBUFDS (Prop_obufds_I_O)     1.185     0.203 r  OBUFDS_DACData4[9]/O
                         net (fo=0)                   0.000     0.203    DACData4_P[9]
    T32                                                               r  DACData4_P[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_creator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.030ns (1.479%)  route 1.998ns (98.521%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator fall edge)
                                                      5.000     5.000 f  
    AJ32                                              0.000     5.000 f  USER_CLOCK (IN)
                         net (fo=0)                   0.000     5.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     5.278 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     5.832    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.530     2.302 f  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.030     3.332    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.362 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.968     4.330    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_creator'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 0.083ns (2.229%)  route 3.641ns (97.771%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/clkfbout_system_clk_creator
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.632    -2.049    clk_gen/inst/clkfbout_buf_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  clk_gen/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_OUT1_system_clk_creator

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.980ns  (logic 0.636ns (12.770%)  route 4.344ns (87.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.594ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.636     0.636 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           4.344     4.980    rcv/dataRcv
    SLICE_X84Y231        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.499     0.499 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.001     1.500    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.273    -5.773 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -3.764    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.681 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        1.087    -2.594    rcv/CLK_OUT1
    SLICE_X84Y231        FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_system_clk_creator  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.528ns  (logic 0.143ns (5.640%)  route 2.385ns (94.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.385     2.528    rcv/dataRcv
    SLICE_X84Y231        FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_system_clk_creator rise edge)
                                                      0.000     0.000 r  
    AJ32                                              0.000     0.000 r  USER_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/CLK_IN1
    AJ32                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.554     0.832    clk_gen/inst/CLK_IN1_system_clk_creator
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.530    -2.698 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.030    -1.668    clk_gen/inst/CLK_OUT1_system_clk_creator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.638 r  clk_gen/inst/clkout1_buf/O
                         net (fo=7070, routed)        0.738    -0.900    rcv/CLK_OUT1
    SLICE_X84Y231        FDRE                                         r  rcv/r_DataR_reg/C





