// Seed: 3655148735
module module_0 ();
  assign id_2 = id_2;
  wire id_4;
  wire id_5;
  assign module_1.type_4 = 0;
  assign id_5 = id_4;
  always @(1 or posedge 1) id_3 = #1 id_1 << 1'h0;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output uwire id_2
    , id_12,
    input tri0 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri id_9,
    input supply0 id_10
);
  assign id_12#(.id_8(1)) = 1;
  module_0 modCall_1 ();
  wire id_13;
endmodule
