;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 107, @20
	DAT #1, #900
	SUB #72, @200
	SUB @-127, 100
	JMP @72, #200
	SUB #72, @200
	JMP <121, 106
	DAT <772, <201
	SUB #630, <0
	SLT 12, @-12
	SLT <800, @-990
	MOV @10, @2
	MOV -7, <-20
	SLT 12, @-12
	DAT <630, #0
	SLT 12, @-12
	SPL 0, <402
	SPL 100, 370
	SPL 0, <402
	SUB -7, <-120
	JMP <-127, 100
	SUB -7, <-120
	SUB #10, 37
	SUB -7, <-120
	ADD 30, 9
	SUB #630, <0
	SPL 0, <402
	DAT #803, <90
	SUB @127, 106
	SLT <800, @90
	SUB -803, -129
	ADD #630, <0
	SUB #433, 67
	SUB 80, 12
	SUB 80, 12
	MOV -1, <-20
	SLT 12, @-12
	CMP -308, -0
	MOV -1, <-20
	JMP <-127, 100
	CMP 721, 16
	CMP 721, 16
	SUB -207, <-120
	SLT <800, @90
	ADD 270, 60
