[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of SI53312-B-GM production of SKYWORKS SOLUTIONS from the text:Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Si53312\n1:10 L OW JITTER  UNIVERSAL  BUFFER /LEVEL\nTRANSLATOR  WITH  2:1 I NPUT  MUX (<1.25 GH Z)\nFeatures\nApplications\nDescription\nThe Si53312 is an ultra low jitter ten output differential buffer with pin-selectable\noutput clock signal format and divider selection. The Si53312 features a 2:1 mux,\nmaking it ideal for redundant clocking ap plications. The Si53312 utilizes Skyworks\nSolutions' advanced CMOS technology to  fanout clocks from dc to 1.25 GHz with\nguaranteed low additive jitter, low skew, and low propagation delay variability. The\nSi53312 features minimal cross-talk and pr ovides superior supply noise rejection,\nsimplifying low jitter clock distribution in noisy environments. Independent core\nand output bank supply pins provide int egrated level translation without the need\nfor external circuitry.\nFunctional Block Diagram\uf06e10 differential or 20 LVCMOS outputs\n\uf06eUltra-low additive jitter: 45 fs rms\n\uf06eWide frequency range: dc to 1.25 GHz\n\uf06eAny-format input with pin selectable \noutput formats:  LVPECL, Low Power \nLVPECL, LVDS, CML, HCSL, LVCMOS\n\uf06e2:1 mux with hot-swappable inputs\n\uf06eAsynchronous output enable\n\uf06eOutput clock division: /1, /2, /4\n(/2 and /4 for dc to 725 MHz)\uf06eLow output-output skew: <70 ps \n\uf06eLow propagation delay variation:\n<400 ps\n\uf06eIndependent VDD and VDDO :\n1.8/2.5/3.3 V\n\uf06eExcellent power supply noise \nrejection (PSRR)\n\uf06eSelectable LVCMOS drive strength to \ntailor jitter and EMI performance\n\uf06eSmall size: 44-QFN (7 mm x 7 mm)\n\uf06eRoHS compliant, Pb-free\n\uf06eIndustrial temperature range:  \n–40 to +85 °C\n\uf06eHigh-speed clock distribution\n\uf06eEthernet switch/router\n\uf06eOptical Transport Network (OTN)\n\uf06eSONET/SDH\n\uf06ePCI Express Gen 1/2/3\uf06eStorage\n\uf06eTelecom\n\uf06eIndustrial\n\uf06eServers\n\uf06eBackplane clock distribution\nVREF\nDivA\nDivBPower \nSupply \nFilteringVref \nGenerator\nVDDOB\nOEBSFOUTB[1:0]Q0, Q1, Q2, Q3, Q4Q0, Q1, Q2, Q3, Q4OEAVDDOA\nSFOUTA[1:0]DIVA\nDIVB/CLK0CLK0\n/CLK1CLK1\nQ5, Q6, Q7, Q8, Q9Q5, Q6, Q7, Q8, Q9\nCLK_SELSwitching \nLogicPatents pendingOrdering Information:\nSee page 28.\nPin Assignments\nSi53312\nGND \nPAD27\n26\n25\n24\n2329\n283032\n313312\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n4443424140393837363534\n7\n8\n9\n10\n115\n642\n31\nNC\nNCCLK_SELCLK0\nCLK0\nCLK1CLK1VREFVDDOA\nQ0Q0Q1Q1Q2Q2\nQ3\nQ3\nQ4\nQ4\nGND\nVDDOBQ5OEA\nQ5\nQ6\nQ6\nQ7\nQ7\nQ8\nQ8\nQ9\nQ9GNDDIVA\nSFOUTA[1]\nSFOUTA[0]\nOEBDIVB\nSFOUTB[1]\nSFOUTB[0]GNDVDDNCNC\nSi53312\n2 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021TABLE  OF CONTENTS\nSection Page\n1. Electrical Specificat ions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .3\n2. Functional Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n2.1. Universal, Any-Format I nput . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11\n2.2. Input Bias Resistors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13\n2.3. Voltage Reference (VREF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13\n2.4. Universal, Any-Format Output Buff er  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14\n2.5. Input Mux and Outp ut Enable Logic  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15\n2.6. Flexible Output Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15\n2.7. Power Supply (VDD and VDDOX ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15\n2.8. Output Clock Terminati on Options  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16\n2.9. AC Timing Waveforms  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19\n2.10. AC Timing Waveforms  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20\n2.11. Typical Phase Noise Performance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21\n2.12. Input Mux Noise Isolation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24\n2.13. Power Supply Noise Rejection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24\n3. Pin Description: 44-Pin  QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25\n4. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . .28\n5. Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29\n5.1. 7x7 mm 44-QFN Package Di agram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29\n6. PCB Land Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .30\n6.1. 7x7 mm 44-QFN Package Land  Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30\n7. Top Marking  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . .31\n7.1. Si53312 Top Marking  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31\n7.2. Top Marking Explanation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31\nDocument Change List  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nContact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .33\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 3\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20211.  Electrical Specifications\nTable 1. Recommended Operating Conditions\nParameter Symbol Test Condition Min Typ Max Unit\nAmbient Operating\nTemperatureTA –40 — 85 °C\nSupply Voltage Range* VDD LVDS, CML 1.71 1.8 1.89 V\n2.38 2.5 2.63 V\n2.97 3.3 3.63 V\nLVPECL, low power LVPECL,\nLVCMOS2.38 2.5 2.63 V\n2.97 3.3 3.63 V\nHCSL 2.97 3.3 3.63 V\nOutput Buffer Supply\nVoltage*VDDOX LVDS, CML, LVCMOS 1.71 1.8 1.89 V\n2.38 2.5 2.63 V\n2.97 3.3 3.63 V\nLVPECL, low power LVPECL 2.38 2.5 2.63 V\n2.97 3.3 3.63 V\nHCSL 2.97 3.3 3.63 V\n*Note:  Core supply VDD and output buffer supplies VDDO are independent. LVCMOS clock input is not supported for VDD = \n1.8V but is supported for LVCMOS clock output for VDDOX  = 1.8V. LVCMOS outputs at 1.5V and 1.2V can be \nsupported via a simple resistor divider network. See “2.8.1. LVCMOS Output Termination To Support 1.5 V and 1.2 V” \nTable 2. Input Clock Specifications\n(VDD=1.8 V \uf0b1 5%, 2.5 V \uf0b1 5%, or 3.3 V \uf0b1 10%, TA=–40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nDifferential Input Common \nMode VoltageVCM VDD=2 . 5V\uf0b1 5%, 3.3 V \uf0b1 10% 0.05 — — V\nDifferential Input Swing \n(peak-to-peak)VIN 0.2 — 2.2 V\nLVCMOS Input High\nVoltageVIH VDD=2 . 5V\uf0b1 5%, 3.3 V \uf0b1 10% VDD x 0.7 — — V\nLVCMOS Input Low\nVoltageVIL VDD=2 . 5V\uf0b1 5%, 3.3 V \uf0b1 10% — — VDD x \n0.3V\nInput Capacitance CIN CLK0 and CLK1 pins with \nrespect to GND—5 — p F\nSi53312\n4 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Table 3. DC Common Characteristics\n(VDD=1 . 8V  \uf0b1\uf0205%, 2.5 V \uf0b1 5%, or 3.3 V \uf0b1\uf02010%,TA= –40 to 85 \uf0b0C)\nParameter Symbol Test Condition Min Typ Max Unit\nSupply Current IDD —6 5 1 0 0 m A\nOutput Buffer\nSupply Current (Per Clock Output)\n@100 MHzI\nDDOX LVPECL (3.3 V) — 35 — mA\nLow Power LVPECL (3.3 V) — 35 — mA\nLVDS (3.3 V) — 20 — mA\nCML (3.3 V) — 30 — mA\nHCSL, 100 MHz, 2 pF load (3.3 V) — 35 — mA\nCMOS (1.8 V, SFOUT = Open/0),\nper output, CL=5p F ,  2 0 0M H z—5— m A\nCMOS (2.5 V, SFOUT = Open/0), \nper output, CL=5p F ,  2 0 0M H z—8— m A\nCMOS (3.3 V, SFOUT = 0/1),\nper output, CL=5p F ,  2 0 0M H z—1 5— m A\nVoltage Reference VREF VREF pin — VDD/2 — V\nInput High Voltage VIH SFOUTx, DIVx, CLK_SEL, OEx 0.8 x \nVDD——V\nInput Mid Voltage VIM SFOUTx, DIVx\n3-level input pins0.45 x \nVDD0.5 x \nVDD0.55 x \nVDDV\nInput Low Voltage VIL SFOUTx, DIVx, CLK_SEL, OEx — — 0.2 x \nVDDV\nInternal Pull-down \nResistorRDOWN CLK_SEL, DIVx, SFOUTx, — 25 — k Ω\nInternal Pull-up \nResistorRUP  OEx, DIVx, SFOUTx — 25 — k Ω\nTable 4. Output Characteristics (LVPECL)\n(VDDOX = 2.5 V ± 5%, or 3.3 V ± 10%,TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nOutput DC Common Mode \nVoltageVCOM VDDOX –1 . 5 9 5 — VDDOX –1 . 2 4 5 V\nSingle-Ended \nOutput SwingVSE 0.40 0.80 1.050 V\n*Note:  Unused outputs can be left floating. Do not short unused outputs to ground.\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 5\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Table 5. Output Characteristics (Low Power LVPECL)\n(VDDOX = 2.5 V ± 5%, or 3.3 V ± 10%,TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nOutput DC Common \nMode VoltageVCOM RL= 100\uf057\uf020across Qn and Qn VDDOX – 1.895 VDDOX –1 . 2 7 5 V\nSingle-Ended \nOutput SwingVSE RL= 100\uf057\uf020across Qn and Qn 0.20 0.60 0.85 V\nTable 6. Output Characteristics—CML\n(VDDOX =1 . 8V  \uf0b1\uf0205%, 2.5 V \uf0b1 5%, or 3.3 V \uf0b1\uf02010%,TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSingle-Ended Output \nSwingVSE Terminated as shown in Figure 8 \n(CML termination).200 400 550 mV\nTable 7. Output Characteristics—LVDS\n(VDDOX =1 . 8V  \uf0b1\uf0205%, 2.5 V \uf0b1 5%, or 3.3 V \uf0b1\uf02010%,TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSingle-Ended Output \nSwingVSE RL=1 0 0Ω across QN and QN 200 — 490 mV\nOutput Common \nMode Voltage\n(VDDO=2 . 5V  o r  \n3.3V)VCOM1 VDDOX = 2.38 to 2.63 V, 2.97 to \n3.63 V, RL=1 0 0Ω across QN \nand QN1.10 1.25 1.35 V\nOutput Common \nMode Voltage (V\nDDO=1 . 8V )VCOM2 VDDOX = 1.71 to 1.89 V, \nRL=1 0 0Ω across QN \nand QN0.85 0.97 1.25 V\nTable 8. Output Characteristics—LVCMOS\n(VDDOX =1 . 8V  \uf0b1\uf0205%, 2.5 V \uf0b1 5%, or 3.3 V \uf0b1\uf02010%,TA= –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nOutput Voltage High VOH 0.75 x VDDOX —— V\nOutput Voltage Low VOL — — 0.25 x VDDOX V\n*Note:  IOH and IOL per the Output Signal Format Table for specific VDDOX  and SFOUTx settings.\nSi53312\n6 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Table 9. Output Characteristics—HCSL\n(VDDOX =3 . 3V  ±  1 0 % ,  TA= –40 to 85 °C))\nParameter Symbol Test Condition Min Typ Max Unit\nOutput Voltage High VOH RL=5 0Ω to GND 550 700 900 mV\nOutput Voltage Low VOL RL=5 0Ω to GND –150 0 150 mV\nSingle-Ended\nOutput SwingVSE RL=5 0Ω to GND 450 700 850 mV\nCrossing Voltage VC RL=5 0Ω to GND 250 350 550 mV\nTable 10. AC Characteristics\n(VDD= VDDOX =1 . 8V  \uf0b1\uf0205%, 2.5 V \uf0b1 5%, or 3.3 V \uf0b1\uf02010%,TA= –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nFrequency F LVPECL, low power LVPECL, LVDS, \nCML, HCSLdc — 1250 GHz\nLVCMOS dc — 200 MHz\nDuty Cycle6DC 200 MHz, 20/80% \uf020TR/TF<10% of \nperiod (LVCMOS)\n(12 mA drive)40 50 60 %\n20/80% TR/TF<10% of period\n(Differential)47 50 53 %\nMinimum Input Clock \nSlew Rate5SR Required to meet prop delay and \nadditive jitter specifications\n(20–80%)0.75 — — V/ns\nOutput Rise/Fall Time TR/TF LVDS, 20/80% — — 325 ps\nLVPECL, 20/80% — — 350 ps\nHCSL1, 20/80% — — 280 ps\nCML, 20/80% — — 350 ps\nLow-Power LVPECL, 20/80% — — 325 ps\n LVCMOS 200 MHz, 20/80%, \n2p F  l o a d—— 7 5 0 p s\nNotes:\n1. HCSL measurements were made with receiver termination. See Figure 8 on page 17.\n2. Output to Output skew s pecified for outputs with an identical configuration.\n3. Defined as skew between any output on di fferent devices operating at the same  supply voltage, te mperature, and and \nequal load condition. Using the same type of inputs on each device, the outputs are measured  at the differential cross \npoints.\n4. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to VDDOX  (3.3 V = 100 mVPP) and noise spur \namplitude measured. See “A N491: Power Supply Rejection for Low- Jitter Clocks” for further details.\n5. When using the on-chip clock divider, a minimum input clock slew rate of 30 mV/ns is required.\n6. 50% input duty cycle.\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 7\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Minimum Input Pulse \nWidthTW 360 — — ps\nPropagation Delay TPLH, \nTPHLLVCMOS (12mA drive with no load) 1250 2000 2750 ps\nLVPECL 600 800 1000 ps\nLVDS 600 800 1000 ps\nOutput Enable Time TEN F=1M H z — 2 5 0 0 — n s\nF = 100 MHz — 30 — nsF = 725 MHz — 5 — ns\nOutput Disable Time T\nDIS F=1M H z — 2 0 0 0 — n s\nF = 100 MHz — 30 — nsF = 725 MHz — 5 — ns\nOutput to Output Skew\n2TSK LVCMOS (12 mA drive to no load) — 50 120 ps\nLVPECL — 35 70 ps\nLVDS — 35 70 ps\nPart to Part Skew3TPS Differential — — 150 ps\nPower Supply Noise \nRejection4PSRR 10 kHz sinusoidal noise — –63 — dBc\n100 kHz sinusoidal noise — –62 — dBc\n500 kHz sinusoidal noise — –58 — dBc\n1 MHz sinusoidal noise — –55 — dBcTable 10. AC Characteristics (Continued)\n(VDD= VDDOX =1 . 8V  \uf0b1\uf0205%, 2.5 V \uf0b1 5%, or 3.3 V \uf0b1\uf02010%,TA= –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nNotes:\n1. HCSL measurements were made with receiver termination. See Figure 8 on page 17.\n2. Output to Output skew s pecified for outputs with an identical configuration.\n3. Defined as skew between any output on di fferent devices operating at the same  supply voltage, te mperature, and and \nequal load condition. Using the same type of inputs on each device, the outputs are measured  at the differential cross \npoints.\n4. Measured for 156.25 MHz carrier frequency. Sine-wave noise added to VDDOX  (3.3 V = 100 mVPP) and noise spur \namplitude measured. See “A N491: Power Supply Rejection for Low- Jitter Clocks” for further details.\n5. When using the on-chip clock divider, a minimum input clock slew rate of 30 mV/ns is required.\n6. 50% input duty cycle.\nSi53312\n8 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Table 11. Additive Jitter, Differential Clock Input\nVDD Input1,2 Output Additive Jitter\n (fs rms, 12 kHz to \n20 MHz)3\nFreq \n(MHz)Clock Format Amplitude\nVIN \n(Single-Ended, \nPeak-to-Peak)Differential \n20%-80% Slew \nRate (V/ns)Clock Format Typ Max\n3.3 725 Differential 0.15 0.637 LVPECL 45 65\n3.3 725 Differential 0.15 0.637 LVDS 50 653.3 156.25 Differential 0.5 0.458 LVPECL 160 1853.3 156.25 Differential 0.5 0.458 LVDS 150 2002.5 725 Differential 0.15 0.637 LVPECL 45 652.5 725 Differential 0.15 0.637 LVDS 50 652.5 156.25 Differential 0.5 0.458 LVPECL 145 1852.5 156.25 Differential 0.5 0.458 LVDS 145 195\nNotes:\n1.For best additive jitter results, use the fastest slew ra te possible. See “AN766: Understanding and Optimizing Clock \nBuffer’s Additive Jitter Perf ormance” for more information.\n2. AC-coupled differential inputs.\n3. Measured differentially using a balun at the phase noise analyzer input. See Figure 1.\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 9\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Figure 1. Differential Measurement Method Using a BalunTable 12. Additive Jitter, Single-Ended Clock Input\nVDD Input1,2 Output Additive Jitter\n (fs rms, 12 kHz to \n20 MHz)3\nFreq \n(MHz)Clock Format Amplitude\nVIN \n(single-ended, \npeak to peak)SE 20%-80% \nSlew Rate \n(V/ns)Clock Format Typ Max\n3.3 200 Single-ended 1.70 1 LVCMOS4120 160\n3.3 156.25 Single-en ded 2.18 1 LVPECL 160 185\n3.3 156.25 Single-ended 2.18 1 LVDS 150 2003.3 156.25 Single-ended 2.18 1 LVCMOS\n4130 180\n2.5 200 Single-ended 1.70 1 LVCMOS5120 160\n2.5 156.25 Single-en ded 2.18 1 LVPECL 145 185\n2.5 156.25 Single-ended 2.18 1 LVDS 145 1952.5 156.25 Single-ended 2.18 1 LVCMOS\n5140 180\nNotes:\n1.For best additive jitter results, use the fastest slew ra te possible. See “AN766: Understanding and Optimizing Clock \nBuffer’s Additive Jitter Perfo rmance” for more information.\n2. DC-coupled single-ended inputs.\n3. Measured differentially using a balun at the phase noise analyzer input. See Figure 1.\n4. Drive Strength: 12 mA, 3.3 V (SFOUT = 11). LVCMOS jitter is measured single-ended.\n5. Drive Strength: 9 mA, 2.5 V (SFOUT = 11). LVCMOS jitter is measured single-ended.\nPSPL 5310ACLKx\n/CLKx50\n50\nBalun50ohmAG E5052 Phase Noise \nAnalyzer\nSi53312\nDUTPSPL 5310A\nCLK SYNTH\nSMA103A\nBalun\nSi53312\n10 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Table 13. Thermal Conditions\nParameter Symbol Test Condition Value Unit\nThermal Resistance, \nJunction to Ambient\uf071JA Still air 49.6 °C/W\nThermal Resistance, \nJunction to Case\uf071JC Still air 32.3 °C/W\nTable 14. Absolute Maximum Ratings\nParameter Symbol Test Condition Min Typ Max Unit\nStorage Temperature TS –55 — 150 \uf0b0C\nSupply Voltage VDD –0.5 — 3.8 V\nInput Voltage VIN –0.5 — VDD+ 0.3 V\nOutput Voltage VOUT —— VDD+ 0.3 V\nESD Sensitivity HBM HBM, 100 pF, 1.5 k \uf057 — — 2000 V\nESD Sensitivity CDM — — 500 V\nPeak Soldering \nReflow Temperature TPEAK Pb-Free; Solder reflow profile \nper JEDEC J-STD-020— — 260 \uf0b0C\nMaximum Junction \nTemperatureTJ — — 125 \uf0b0C\nNote: Stresses beyond those listed in this table may caus e permanent damage to the device. Functional operation \nspecification compliance is not implied at these conditi ons. Exposure to maximum rating conditions for extended \nperiods may affect device reliability.\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 11\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20212.  Functional Description\nThe Si53312 is a low jitter, low skew 1:10 differential buff er with an integrated 2:1 input mux. The device has a\nuniversal input that accepts most common differential or LVCMOS input signals. A clock select pin is used to select\nthe active input clock. The selected clock input is ro uted to two independent banks of outputs. Each output bank\nfeatures control pins to select sign al format, output enable, output divi der setting and LVCMOS drive strength.\n2.1.  Universal, Any-Format Input\nThe Si53312 has a universal input stage that enables simple interfacing to a wide variety of clock formats, including\nLVPECL, LVCMOS, LVDS, HCSL, and CML. Tables 15 and 16  summarize the various in put ac- and dc-coupling\noptions supported by the device. Figures 3 and 4 show the recommended input clock termination options.\nFigure 2. Differential LVPECL, LVDS, CML AC-Coupled Input Termination\nFigure 3. LVCMOS DC-Coupled Input TerminationTable 15. LVPECL, LVCMOS, and LVDS\nLVPECL LVCMOS LVDS\nAC-Couple DC-Couple AC-Couple D C-Couple AC-Couple DC-Couple\n1.8 V N/A N/A No No Yes No\n2.5/3.3 V Yes Yes No Yes Yes Yes\nTable 16. HCSL and CML\nHCSL CML\nAC-Couple DC-Couple AC-Couple DC-Couple\n1.8 V No No Yes No\n2.5/3.3 V Yes Yes (3.3 V) Yes No\nSi53312\n0.1 µF0.1 µF\nCLKx\n/CLKx100 \uf057\nVDD\nSi53312VDD\n1 k\uf057CMOS\nDriver\nVTERM = V DD/2CLKx = 3. 3 V or 2. 5 VVDDO\nCLKx50\nRs1 k\uf057\nVREF\nSi53312\n12 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Figure 4. Differential DC-Coupled Input TerminationsVDD\nSi53312R1VDDO\nR2R1\nR2“Standard”\nLVPECL \nDriver\nVTERM = V DDO – 2V\nR1 // R 2 = 50 OhmCLKx = 3.3V or 2.5VVDDO\n3.3V LVPECL:  R1 = 127 Ohm, R 2 = 82.5 Ohm  \n2.5V LVPECL:  R1 = 250 Ohm, R 2 = 62.5 Ohm  DC Coupled LVPECL Termination Scheme 1\n/CLKx50\n50\nVDD\nSi53312\n50\n50\nVTERM = V DDO – 2V = 3.3V or 2.5VVDDO\n50 50“Standard”\nLVPECL \nDriverCLKx\n/CLKxDC Coupled LVPECL Termination Scheme 2\nVDD\nSi53312\n50\n50DC Coupled LVDS Termination\n = 3.3V or 2.5V VDDO\n100Standard\nLVDS \nDriverCLKx\n/CLKx\nVDD\nSi53312\n50\n50DC Coupled HCSL Termination Scheme \n = 3.3V VDDO\nStandard\nHCSL Driver\n50 5033\n33CLKx\n/CLKx\nNote: 33 Ohm series termination is optional depending on the location of the receiver. \nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 13\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20212.2.  Input Bias Resistors\nInternal bias resistors ensure a differential output low condi tion in the event that the clock inputs are not connected.\nThe noninverting input is biased with a 18.75 k \uf057 pulldown to GND and a 75 k \uf057 pullup to VDD. The inverting input is\nbiased with a 75 k \uf057 pullup to VDD.\nFigure 5. Input Bias Resistors\n2.3.  Voltage Reference (VREF)\nThe VREF pin can be used to bias the input receiver, as shown in Figure 6 when a single-ended input clock (such\nas LVCMOS) is used. Note that VREF = VDD/2 and should be compatible with the VCM rating of the single-ended\ninput clock driving the CLK0 or CLK1 inputs. To optimiz e jitter and duty cycle perf ormance, use the circuit in\nFigure 3. VREF pin should be left floating when differential clocks are used.\n \nFigure 6. Using Voltage Reference with Single-Ended Input ClockRPU\nCLK0 or \nCLK1RPU\nRPU = 75 kohm \nRPD = 18.75 kohm RPD+\n–\n VDD\nSi53312\nCLKx\n/C L K x\nVREF\n100 nF50 = 3.3V, 2.5V, 1.8VVDDO\nRs\nCMOS\xa0Driver\nSi53312\n14 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20212.4.  Universal, An y-Format Output Buffer\nThe highly flexible output drivers support a wide ran ge of clock signal formats, including LVPECL, low power\nLVPECL, LVDS, CML, HCSL, and LVCMOS . SFOUTx[1] and SFOUTx[0] are 3-leve l inputs that ca n be pinstrapped\nto select the Bank A and Bank B clock signal formats indep endently. This feature enables the device to be used for\nformat/level translation in addition to clock distribution , minimizing the number of unique buffer part numbers\nrequired in a typical application and simplifying design reuse. For EMI reduction applications, four LVCMOS drive\nstrength options are available for each VDDO setting.\nTable 17. Output Signal Format Selection\nSFOUTx[1] SFOUTx[0] VDDO X=3 . 3V VDDO X=2 . 5V VDDO X=1 . 8V\nOpen* Open* LVPECL LVPECL N/A\n0 0 LVDS LVDS LVDS0 1 LVCMOS, 24 mA drive LVCMOS, 18 mA drive LVCMOS, 12 mA drive\n1 0 LVCMOS, 18 mA drive LVCMOS, 12 mA drive LVCMOS, 9 mA drive1 1 LVCMOS, 12 mA drive LVCMOS, 9 mA drive LVCMOS, 6 mA drive\nOpen* 0 LVCMOS, 6 mA drive LVCMOS,  4 mA drive LVCMOS, 2 mA drive\nOpen* 1 LVPECL Low power LVPECL Low power N/A\n0 Open* CML CML CML1 Open* HCSL HCSL HCSL\n*Note:  SFOUTx[1:0] are 3-level input pins. Tie low for “0” setting. Tie high for “1” setting. When left open, the pin is \ninternally biased to VDD/2.\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 15\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20212.5.  Input Mux and Output Enable Logic\nThe Si53312 provides two clock inputs for applications that  need to select between one of two clock sources. The\nCLK_SEL pin selects the active clock input. The table be low summarizes the input and output clock based on the\ninput mux and output enable pin settings.\n2.6.  Flexible Output Divider\nThe Si53312 provides optional clock division in addition to  clock distribution. The divider setting for each bank of\noutput clocks is selected via 3-level control pins as shown in the table below. Leaving t he DIVx pins open will force\na divider value of 1, which is the default mode of oper ation. Note that when using the on-chip clock divider, a\nminimum input clock slew rate of 30 mV/ns is required. \n2.7.  Power Supply (VDD and VDDOX)\nThe device includes separate core (VDD) and output driver supplies (VDDOX ). This feature allows the core to\noperate at a lower voltage than VDDO, reducing current consumption in mixed supply applications. The core VDD\nsupports 3.3, 2.5, or 1.8 V. Each output bank has its own VDDOX  supply, supporting 3.3, 2.5, or 1.8 V as defined in\nTable 1.Table 18. Input Mux and Output Enable Logic\nCLK_SEL CLK0 CLK1 OE1Q2\nLL X H L\nLH X H H\nHXLHLHX H H H\nXXXL L\n3\nNotes:\n1.Output enable active high\n2. On the next negative transition of CLK0 or CLK1.\n3. Single-end: Q=low, Q =high\nDifferential: Q=low, Q =high\nTable 19. Divider Selection\nDIVx1 Divider Value\nOpen2\uf0b81 (default)\n03\uf0b82\n13\uf0b84\nNotes:\n1.DIVx are 3-level input pins. Tie low for “0” setting. Tie high for “1” setting. When left open, the pin is internally \nbiased to VDD/2.\n2. For frequency range dc to 1.25 GHz.\n3. For frequency range dc to 725 MHz.\nSi53312\n16 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20212.8.  Output Clo ck Termination Options\nThe recommended output clock termination options are shown below.\nFigure 7. LVPECL Output TerminationSi53312R1VDDO\nR2R1\nR250\n50LVPECL \nReceiver\nVTERM = V DDO – 2V\nR1 // R 2 = 50 OhmQ\nQn = 3.3V or 2.5VVDDO\n3.3V LVPECL:  R1 = 127 Ohm, R 2 = 82.5 Ohm  \n2.5V LVPECL:  R1 = 250 Ohm, R 2 = 62.5 Ohm  DC Coupled LVPECL Termination Scheme 1\nVDD = VDDO\nSi53312 50\n50LVPECL \nReceiver\nVTERM = V DDO – 2VQ\nQn = 3.3V or 2.5VVDDO\n50 50VDD = VDDODC Coupled LVPECL Termination Scheme 2\nSi53312R1VDDO\nR2R1\nR250\n50\nVBIAS = V DD – 1.3V\nR1 // R 2 = 50 OhmRb Rb0.1 uF AC Coupled LVPECL Termination Scheme 1\nQ\nQn0.1 uF  = 3.3V or 2.5V VDDO\nLVPECL \nReceiver = 3.3V or 2.5VVDD\n3.3V LVPECL:  R1 = 82.5 Ohm, R 2 = 127 Ohm, Rb = 120 Ohm \n2.5V LVPECL:  R1 = 62.5 Ohm, R 2 = 250 Ohm, Rb = 90 Ohm   \nSi53312 50\n50\nRb Rb0.1 uF AC Coupled LVPECL Termination Scheme 2\nQ\nQn0.1 uF  = 3.3V or 2.5V VDDO\nLVPECL \nReceiver = 3.3V or 2.5VVDD\n50\n3.3V LVPECL:  Rb = 120 Ohm \n2.5V LVPECL:  Rb = 90 Ohm   VBIAS = V DD – 1.3 V 50\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 17\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Figure 8. LVDS, CML, HCSL, and Low-Power LVPECL Output Termination50\n50\n0.1 uFAC Coupled LVDS and Low-Power LVPECL Termination\n0.1 uFVDD\n100Si53312Q\nQn VDDO = 3.3 V or 2.5 V or 1.8 V (LVDS only)\nStandard\nLVDS \nReceiver\n50\n50DC Coupled HCSL Source Termination \nVDD\nStandard\nHCSL \nReceiver\n86.6 86.642.2\n42.2Si53312 Q\nQn = 3.3V VDDO50\n50\n0.1 uFAC Coupled CML Termination\n0.1 uFVDD\n100Si53312Q\nQn = 3.3V or 2.5V or 1.8VVDDO\nStandard\nCML \nReceiver\n50\n50DC Coupled HCSL Rece iver Termination \nVDD\nStandard\nHCSL \nReceiver\n50 50Si53312 Q\nQn = 3.3V VDDO50\n50DC Coupled LVDS and Low-Power LVPECL Termination\nVDD\n100Standard\nLVDS \nReceiverSi53312Q\nQnVDDO = 3.3 V or 2.5 V, or 1.8 V (LVDS only)\nSi53312\n18 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Figure 9. LVCMOS Output Termination \n2.8.1. LVCMOS Output Termination To Support 1.5 V and 1.2 V\nLVCMOS clock outputs are natively suppo rted at 1.8 V, 2.5 V, and 3.3 V. However, 1.2 V and 1.5 V LVCMOS clock\noutputs can be supported via a simple re sistor divider network that will translat e the buffer’s 1.8 V output to a lower\nvoltage as shown in Figure 10.\nFigure 10. 1.5V and 1.2V LVCMOS Low-Voltage Output TerminationTable 20. Recommended LVCMOS RS Series Termination\nSFOUTx[1] SFOUTx[0] RS (ohms)\n3.3 V 2.5 V 1.8 V\n0 1 33 33 331 0 33 33 331 1 33 33 0\nO p e n 000050RsSi53312 \nCMOS Driver\nZoutCMOS \nReceivers\nZo\n50R1 VDDOx=\xa01.8V\n1.5V LVCMOS : R1 = 43 ohms, R 2 = 300 ohms, I OUT = 12mA\n1.2V LVCMOS : R1 = 58 ohms, R 2 = 150 ohms, I OUT = 12mA\n50R1LVCMOSR2\nR2\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 19\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20212.9.  AC Timing Waveforms\nFigure 11. AC WaveformsQN\nQM\nTSKTSK\nTPLH\nTRTFQ\nQCLK\nQTPHL\nOutput-Output Skew Propagation Delay \nRise/Fall TimeVPP/2\nVPP/2VPP/2\nVPP/2\n20% VPP80% VPP 80% VPP\n20% VPP\nSi53312\n20 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20212.10.  AC Timing Waveforms\nFigure 12. AC WaveformsQN\nQM\nTSKTSK\nTPLH\nTRTFQ\nQCLK\nQTPHL\nOutput-Output Skew Propagation Delay \nRise/Fall TimeVPP/2\nVPP/2VPP/2\nVPP/2\n20% VPP80% VPP \n80% VPP\n20% VPP\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 21\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20212.11.  Typical Phase Noise Performance\nEach of the following three figures shows three p hase noise plots superimposed on the same diagram.\nSource Jitter : Reference clock phase noise.\nTotal Jitter (SE) : Combined source and clock buffer phase noise measured as a single-ended output to the phase\nnoise analyzer and integrated from 12 kHz to 20 MHz.\nTotal Jitter (Diff) : Combined source and clock buffer phase noise measured as a differential output to the phase\nnoise analyzer and integrated from 12 kHz to 20 MHz. The differential measurement as shown in each figure is\nmade using a balun. See Figure 1 on page 9.\nNote: To calculate the total RMS phase jitter when adding a buf fer to your clock tree, use the root-sum-square (RSS). \nThe total jitter is a measure of the source plus the buffer's additive phase jitter. The additive jitter (rms) of the buffer\ncan then be calculated (via root-sum-square addition).\nFigure 13. Source Jitter (156.25 MHz)\nTable 21. Source Jitter (156.25 MHz)\nFrequency\n(MHz)Diff’l Input \nSlew Rate\n(V/ns)Source\nJitter\n(fs)Total Jitter\n(SE)\n(fs)Additive Jitter\n(SE)\n(fs)Total Jitter\n(Diff’l)\n(fs)Additive Jitter\n(Diff’l)\n(fs)\n156.25 1.0 38.2 147.8 142.8 118.3 112.0\n\nSi53312\n22 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Figure 14. Single-ended Total Jitter (312.5 MHz)\nTable 22. Single-ended Total Jitter (312.5 MHz)\nFrequency\n(MHz)Diff’l Input \nSlew Rate\n(V/ns)Source\nJitter\n(fs)Total Jitter\n(SE)\n(fs)Additive Jitter\n(SE)\n(fs)Total Jitter\n(Diff’l)\n(fs)Additive Jitter\n(Diff’l)\n(fs)\n312.5 1.0 33.10 94.39 88.39 83.80 76.99\n\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 23\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021Figure 15. Differential Total Jitter (625 MHz)\nTable 23. Differential Total Jitter (625 MHz)\nFrequency\n(MHz)Diff’l Input \nSlew Rate\n(V/ns)Source\nJitter\n(fs)Total Jitter\n(SE)\n(fs)Additive Jitter\n(SE)\n(fs)Total Jitter\n(Diff’l)\n(fs)Additive Jitter\n(Diff’l)\n(fs)\n625 1.0 23.4 56.5 51.5 58.5 53.6\n\nSi53312\n24 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20212.12.  Input Mux Noise Isolation\nFigure 16. Input Mux Noise Isolation\n2.13.  Power Supply Noise Rejection\nThe device supports on-chip supply voltage regulation to reject noise present on the power supply, simplifying low\njitter operation in real-world environments. This feat ure enables robust operation alongside FPGAs, ASICs and\nSoCs and may reduce board-level filtering requiremen ts. For more information, see AN491: “Power Supply\nRejection for Low Jitter Clocks”.\nLVPECL output@156.25MHz; \nSelected clk is activeUnselected clk is static\nLVPECL output@156.25MHz; Selected clk is staticUnselected clk is activeMux Isolation  = 61dB\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 25\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20213.  Pin Description: 44-Pin QFN\nTable 24. Si53312 44-Pin QFN Descriptions\nPin # Name  Description \n1 DIVA Output divider control pin for Bank A.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to \nground or VDD.\n2 SFOUTA[1] Output signal format control pin for Bank A.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to \nground or VDD.\n3 SFOUTA[0] Output signal format control pin for Bank A.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to \nground or VDD.\n4Q 2 Output clock 2 (complement).\n5 Q2 Output clock 2.6 GND Ground.7Q 1\nOutput clock 1 (complement).\n8 Q1 Output clock 1.GND \nPAD27\n26\n25\n24\n2329\n283032\n313312\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n4443424140393837363534\n7\n8\n9\n10\n115\n642\n31\nNC\nNCCLK_SELCLK0\nCLK0\nCLK1CLK1VREFVDDOA\nQ0Q0Q1Q1Q2Q2\nQ3\nQ3\nQ4\nQ4\nGND\nVDDOBQ5OEA\nQ5\nQ6\nQ6\nQ7\nQ7\nQ8\nQ8\nQ9\nQ9GNDDIVA\nSFOUTA[1]\nSFOUTA[0]\nOEBDIVB\nSFOUTB[1]\nSFOUTB[0]GNDVDDNCNC\nSi53312\n26 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20219Q 0 Output clock 0 (complement).\n10 Q0 Output clock 0.\n11 NC No connect.\n12 VDD Core voltage supply.\nBypass with a 1.0 µF capacitor placed as close to the pin as possible.\n13 NC No connect.\n14 CLK0 Input clock 0.15 CLK0\nInput clock 0 (complement).\nWhen the CLK0 is driven by a single-end LVCMOS input, connect CLK0  to Vdd/2.\nCLK0  contains an internal pull-up resistor.\n16 OEA Output enable—Bank A.\nWhen OEA = high, the Bank A outputs are enabled.When OEA = low, Q is held low and Q\n is held high for differential formats.\nFor LVCMOS, both Q and Q are held low when OEA is set low.\nOEA contains an internal pull-up resistor.\n17 VREF Reference voltage for single-ended CMOS clocks.\nVREF is an output voltage and is equal to VDD/2. It can be used to bias the /CLK input \nfor single ended input clocks. Se e Section 2.3 for more details.\n18 OEB Output enable—Bank B .\nWhen OEB = high, the Bank B outputs are enabled.\nWhen OEB = low, Q is held low and Q  is held high for differential formats.\nFor LVCMOS, both Q and Q are held low when OEB is set low.\nOEB contains an internal pull-up resistor.\n19 CLK1 Input clock 1.\n20 CLK1 Input clock 1 (complement).\nWhen the CLK1 is driven by a single-end LVCMOS input, connect CLK1  to Vdd/2.\nCLK1  contains an internal pull-up resistor.\n21 NC No connect.\n22 GND Ground.23 CLK_SEL MUX input se lect pin (LVCMOS).\nWhen CLK_SEL is high, CLK1 is selected.\nWhen CLK_SEL is low, CLK0 is selected.CLK_SEL contains an internal pull-down resistor.\n24 Q9\nOutput clock 9 (complement).\n25 Q9 Output clock 9.26 Q8\nOutput clock 8 (complement).Table 24. Si53312 44-Pin QFN Descriptions (Continued)\nPin # Name  Description \nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 27\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 202127 Q8 Output clock 8.\n28 NC No connect.29 Q7\nOutput clock 7 (complement).\n30 Q7 Output clock 7.31 SFOUTB[0] Output signal format control pin for Bank B.\nThree-level input control. Internally biased at V\nDD/2. Can be left floating or tied to \nground or VDD.\n32 SFOUTB[1] Output signal format control pin for Bank B.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to \nground or VDD.\n33 DIVB Output divider configuration bit for Bank B.\nThree-level input control. Internally biased at VDD/2. Can be left floating or tied to \nground or VDD.\n34 VDDOB Output Clock Voltage Supply—B ank B (Outputs: Q5 to Q9).\nBypass with a 1.0 µF capacitor placed as close to the pin as possible.\n35 Q6 Output clock 6 (complement).\n36 Q6 Output clock 6.37 Q5\nOutput clock 5 (complement).\n38 Q5 Output clock 5.39 GND Ground.40 Q4\nOutput clock 4 (complement).\n41 Q4 Output clock 4.\n42 Q3 Output clock 3 (complement).\n43 Q3 Output clock 3.44 V\nDDOA Output Voltage Supply—Bank A (Outputs: Q0 to Q4).\nBypass with a 1.0 µF capacitor placed as close to the pin as possible.\nGND \nPadGND Ground Pad.\nPower supply ground and thermal relief.Table 24. Si53312 44-Pin QFN Descriptions (Continued)\nPin # Name  Description \nSi53312\n28 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20214.  Ordering Guide\nPart Number Package PB-Free, ROHS-6 Temperature\nSi53312-B-GM 44-QFN Yes –40 to 85 \uf0b0C\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 29\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20215.  Package Outline\n5.1.  7x7 mm 44-QFN  Package Diagram\nFigure 17. Si53312 7x7 mm 44-QFN Package Diagram\nTable 25. Package Diagram Dimensions\nDimension MIN NOM MAX\nA 0 . 8 00 . 8 50 . 9 0\nA1 0.00 0.02 0.05\nb 0 . 1 80 . 2 50 . 3 0\nD 7.00 BSC\nD2 2.65 2.80 2.95\ne 0.50 BSC\nE 7.00 BSC\nE2 2.65 2.80 2.95\nL 0 . 3 00 . 4 00 . 5 0\naaa — — 0.10bbb — — 0.10\nccc — — 0.08\nddd — — 0.10\nNotes:\n1.All dimensions shown are in milli meters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\n3. This drawing conforms to the JEDEC Solid State Outline MO-220.\n4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small \nBody Components.\nSi53312\n30 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20216.  PCB Land Pattern\n6.1.  7x7 mm 44-QFN Package Land Pattern\nFigure 18. Si53312 7x7 mm 44-QFN Package Land Pattern\nTable 26. PCB Land Pattern\nDimension Min Max Dimension Min Max\nC1 6.80 6.90 X2 2.85 2.95\nC2 6.80 6.90 Y1 0.75 0.85\nE 0.50 BSC Y2 2.85 2.95\nX1 0.20 0.30\nNotes:\nGeneral\n1.All dimensions shown are in mil limeters (mm) unless otherwise noted.\n2. This Land Pattern Design is based on the IPC-7351 guidelines.\nSolder Mask Design\n1.All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to \nbe 60 \uf06dm minimum, all the way around the pad.\nStencil Design\n1.A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder \npaste release.\n2. The stencil thickness should  be 0.125 mm (5 mils).\n3. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.\n4. A 2x2 array of 1.0 mm square openings on 1.45 mm pi tch should be used fo r the center ground pad.\nCard Assembly\n1.A No-Clean, Type-3 solder paste is recommended.\n2. The recommended card reflow profile is per the JEDEC/ IPC J-STD-020 specification for Small Body Components.\xa0\nSi53312\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 31\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 20217.  Top Marking\n7.1.  Si53312 Top Marking\n7.2.  Top Marking Explanation\nMark Method: Laser\nFont Size: 1.9 Point (26 mils)\nRight-Justified\nLine 1 Marking: Device Part Number 53312-B-GM\nLine 2 Marking: YY=Year\nWW=Work WeekAssigned by Assembly Supplier. \nCorresponds to the year and work week of the mold date.\nTTTTTT=Mfg Code Manufacturing Code from the \nAssembly Purchase Order form.\nLine 3 Marking: Circle=1.3 mm Diameter\nCenter-Justified“e3” Pb-Free Symbol\nCountry of Origin\nISO Code AbbreviationTW\nLine 4 Marking Circle = 0.75 mm Diameter\nFilledPin 1 Identification\xa0\nSi53312\n32 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Informat ion • Products and Product Information are Subject to Change Without Notice • September  3, 2021DOCUMENT  CHANGE  LIST\nRevision 0.4 to Revision 1.0\n\uf06eUpdated frequency spec from 1MHz to dc.\n\uf06eUpdated operating conditions, including LVCMOS \nand HCSL voltage support.\n\uf06eUpdated tables 1-11.\n\uf06eFixed package error to reflect 44-pin instead of 32-pin throughout document.\n\uf06eUpdated section 2.1-2.12 text descriptions and diagrams.\n\uf06eImproved data for additive jitter specifications.\n\uf06eImproved typical phase noise plots.\n\uf06eImproved performance specifications with more detail.\nCopyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.\nInformation in this document is provided in connection with Skyworks Solutions, Inc. (“Skyworks”) products or services. These materials, including the \ninformation contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. \nSkyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, \nproducts, services, speciﬁcations or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or \ninformation and shall have no responsibility whatsoever for conﬂicts, incompatibilities, or other diﬃculties arising from any future changes.\nNo license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability \nfor any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or \nmaterials, except as may be provided in Skyworks’ Terms and Conditions of Sale.\nTHE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR \nOTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY \nINTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR \nCOMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR \nANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT \nLIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT \nOF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\nSkyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks \nproducts could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such \napplications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.\nCustomers are responsible for their products and applications using Skyworks products, which may deviate from published speciﬁcations as a result of \ndesign defects, errors, or operation of products outside of published parameters or design speciﬁcations. Customers should include design and operating \nsafeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any \nequipment resulting from the use of Skyworks products outside of Skyworks’ published speciﬁcations or parameters.\nSkyworks, the Skyworks symbol, Sky5®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or \nregistered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for \nidentiﬁcation purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at \nwww.skyworksinc.com, are incorporated by reference.Portfolio\nwww.skyworksinc.com/ia/timingSW/HW\nwww.skyworksinc.com/CBProQuality\nwww.skyworksinc.com/qualitySupport & Resources\nwww.skyworksinc.com/support\nClockBuilder Pro\nCustomize Skyworks clock generators, \njitter attenuators and network \nsynchronizers with a single tool. With \nCBPro you can control evaluation \nboards, access documentation, request \na custom part number, export for \nin-system programming and more!\nwww.skyworksinc.com/CBPro\nSkyworks Solutions, Inc.  |  Nasdaq: SWKS  |  sales@skyworksinc.com  |  www.skyworksinc.com\nUSA: 781-376-3000  |  Asia: 886-2-2735 0399  |  Europe: 33 (0)1 43548540  |    \n\n"}]
!==============================================================================!
### Component Summary: Si53312-B-GM

**Key Specifications:**
- **Voltage Ratings:**
  - Core Supply Voltage (VDD): 1.8V, 2.5V, 3.3V
  - Output Buffer Supply Voltage (VDDO): 1.8V, 2.5V, 3.3V
- **Current Ratings:**
  - Supply Current (IDD): 100 mA (max)
  - Output Buffer Current (per clock output): 
    - LVPECL: 35 mA
    - LVDS: 20 mA
    - CML: 30 mA
    - HCSL: 35 mA
    - LVCMOS: 5-15 mA depending on drive strength
- **Power Consumption:** 
  - Varies based on output format and load conditions.
- **Operating Temperature Range:** 
  - -40°C to +85°C
- **Package Type:** 
  - 44-QFN (7 mm x 7 mm)
- **Special Features:**
  - Ultra-low additive jitter: 45 fs rms
  - 10 differential or 20 LVCMOS outputs
  - 2:1 input multiplexer with hot-swappable inputs
  - Asynchronous output enable
  - Output clock division options: /1, /2, /4
  - Excellent power supply noise rejection (PSRR)
  - Selectable LVCMOS drive strength
- **Moisture Sensitive Level (MSL):** 
  - MSL Level 1 per JEDEC J-STD-020E

**Description:**
The Si53312 is an ultra-low jitter, 1:10 differential clock buffer and level translator designed for high-speed clock distribution. It features a universal input that can accept various clock formats, including LVPECL, LVDS, CML, HCSL, and LVCMOS. The device is capable of distributing clock signals from DC to 1.25 GHz while maintaining low skew and low propagation delay variability. It is particularly suited for applications requiring reliable clock distribution in noisy environments due to its superior supply noise rejection.

**Typical Applications:**
- High-speed clock distribution in telecommunications and networking equipment
- Ethernet switches and routers
- Optical Transport Networks (OTN)
- SONET/SDH systems
- PCI Express Gen 1/2/3 interfaces
- Industrial applications requiring precise clock management
- Backplane clock distribution in servers and data centers

This component is ideal for applications where low jitter and high reliability are critical, making it a versatile choice for modern electronic systems requiring robust clock management solutions.