<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>optical_flow</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.275</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2685018</Best-caseLatency>
            <Average-caseLatency>2685018</Average-caseLatency>
            <Worst-caseLatency>2685018</Worst-caseLatency>
            <Best-caseRealTimeLatency>26.850 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>26.850 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>26.850 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>2684932</DataflowPipelineThroughput>
            <Interval-min>2684932</Interval-min>
            <Interval-max>2684932</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>114</BRAM_18K>
            <DSP>189</DSP>
            <FF>25638</FF>
            <LUT>25219</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>frames_address0</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frames_ce0</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frames_d0</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frames_q0</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frames_we0</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frames_address1</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frames_ce1</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frames_d1</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frames_q1</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frames_we1</name>
            <Object>frames</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_address0</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_ce0</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_d0</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_q0</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_we0</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_address1</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>19</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_ce1</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_d1</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_q1</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outputs_we1</name>
            <Object>outputs</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>optical_flow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>optical_flow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>optical_flow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>optical_flow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>optical_flow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>optical_flow</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>optical_flow</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Loop_FRAMES_CP_OUTER_proc1_U0</InstName>
                    <ModuleName>Loop_FRAMES_CP_OUTER_proc1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>132</ID>
                    <BindInstances>add_ln451_1_fu_164_p2 add_ln451_fu_176_p2 add_ln458_fu_216_p2 add_ln453_fu_227_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>gradient_xy_calc_U0</InstName>
                    <ModuleName>gradient_xy_calc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>148</ID>
                    <BindInstances>add_ln40_1_fu_400_p2 add_ln40_fu_409_p2 tmp_i_fu_750_p2 tmp17_i_fu_768_p2 x_grad_V_fu_782_p2 tmp20_i_fu_792_p2 tmp23_i_fu_806_p2 y_grad_V_fu_824_p2 mul_32s_34ns_65_1_1_U8 sub_ln1303_fu_981_p2 sub_ln1303_2_fu_1022_p2 mul_32s_34ns_65_1_1_U7 sub_ln1303_3_fu_848_p2 sub_ln1303_4_fu_898_p2 add_ln42_fu_583_p2 gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_U gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_U gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_U gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>gradient_z_calc_U0</InstName>
                    <ModuleName>gradient_z_calc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>166</ID>
                    <BindInstances>add_ln116_fu_115_p2 sub_ln841_fu_142_p2 mul_32s_34ns_65_1_1_U14 sub_ln1303_fu_193_p2 sub_ln1303_1_fu_234_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>gradient_weight_y_U0</InstName>
                    <ModuleName>gradient_weight_y</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>180</ID>
                    <BindInstances>buf_val_x_V_U buf_val_x_V_1_U buf_val_x_V_2_U buf_val_x_V_3_U buf_val_x_V_4_U buf_val_x_V_5_U buf_val_y_V_U buf_val_y_V_1_U buf_val_y_V_2_U buf_val_y_V_3_U buf_val_y_V_4_U buf_val_y_V_5_U buf_val_z_V_U buf_val_z_V_1_U buf_val_z_V_2_U buf_val_z_V_3_U buf_val_z_V_4_U buf_val_z_V_5_U add_ln139_1_fu_650_p2 add_ln139_fu_659_p2 mul_32s_17ns_49_1_1_U20 mul_32s_17ns_49_1_1_U21 mul_32s_17ns_49_1_1_U22 mul_32s_18ns_50_1_1_U23 ret_V_fu_866_p2 mul_32s_18ns_50_1_1_U24 ret_V_23_fu_916_p2 mul_32s_18ns_50_1_1_U25 ret_V_24_fu_966_p2 mul_32s_18ns_50_1_1_U26 ret_V_25_fu_1008_p2 mul_32s_18ns_50_1_1_U27 ret_V_26_fu_1046_p2 mul_32s_18ns_50_1_1_U28 ret_V_27_fu_1084_p2 mul_32s_19ns_51_1_1_U29 ret_V_28_fu_1118_p2 mul_32s_19ns_51_1_1_U30 ret_V_29_fu_1144_p2 mul_32s_19ns_51_1_1_U31 ret_V_30_fu_1170_p2 mul_32s_18ns_50_1_1_U32 ret_V_31_fu_1220_p2 mul_32s_18ns_50_1_1_U33 ret_V_32_fu_1257_p2 mul_32s_18ns_50_1_1_U34 ret_V_33_fu_1294_p2 mul_32s_18ns_50_1_1_U35 ret_V_34_fu_1331_p2 mul_32s_18ns_50_1_1_U36 ret_V_35_fu_1368_p2 mul_32s_18ns_50_1_1_U37 ret_V_36_fu_1405_p2 mul_32s_17ns_49_1_1_U38 ret_V_37_fu_1443_p2 mul_32s_17ns_49_1_1_U39 ret_V_38_fu_1474_p2 mul_32s_17ns_49_1_1_U40 ret_V_39_fu_1505_p2 add_ln141_fu_763_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>gradient_weight_x_U0</InstName>
                    <ModuleName>gradient_weight_x</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>196</ID>
                    <BindInstances>add_ln193_fu_270_p2 mul_32s_17ns_49_1_1_U51 mul_32s_17ns_49_1_1_U52 mul_32s_17ns_49_1_1_U53 mul_32s_18ns_50_1_1_U54 ret_V_fu_477_p2 mul_32s_18ns_50_1_1_U55 ret_V_40_fu_527_p2 mul_32s_18ns_50_1_1_U56 ret_V_41_fu_577_p2 mul_32s_18ns_50_1_1_U57 ret_V_42_fu_619_p2 mul_32s_18ns_50_1_1_U58 ret_V_43_fu_657_p2 mul_32s_18ns_50_1_1_U59 ret_V_44_fu_695_p2 mul_32s_19ns_51_1_1_U60 ret_V_45_fu_729_p2 mul_32s_19ns_51_1_1_U61 ret_V_46_fu_763_p2 mul_32s_19ns_51_1_1_U62 ret_V_47_fu_797_p2 mul_32s_18ns_50_1_1_U63 ret_V_48_fu_835_p2 mul_32s_18ns_50_1_1_U64 ret_V_49_fu_865_p2 mul_32s_18ns_50_1_1_U65 ret_V_50_fu_895_p2 mul_32s_18ns_50_1_1_U66 ret_V_51_fu_1035_p2 mul_32s_18ns_50_1_1_U67 ret_V_52_fu_1072_p2 mul_32s_18ns_50_1_1_U68 ret_V_53_fu_1109_p2 mul_32s_17ns_49_1_1_U69 ret_V_54_fu_1147_p2 mul_32s_17ns_49_1_1_U70 ret_V_55_fu_1178_p2 mul_32s_17ns_49_1_1_U71 ret_V_56_fu_1209_p2 add_ln195_fu_325_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>outer_product_U0</InstName>
                    <ModuleName>outer_product</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>212</ID>
                    <BindInstances>add_ln238_fu_107_p2 mul_mul_18s_18s_36_4_1_U78 mul_mul_18s_18s_36_4_1_U79 mul_mul_18s_18s_36_4_1_U80 mul_mul_18s_18s_36_4_1_U81 mul_mul_18s_18s_36_4_1_U82 mul_mul_18s_18s_36_4_1_U83</BindInstances>
                </Instance>
                <Instance>
                    <InstName>tensor_weight_y_U0</InstName>
                    <ModuleName>tensor_weight_y</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>224</ID>
                    <BindInstances>buf_val_val_V_U buf_val_val_V_1_U add_ln265_1_fu_388_p2 add_ln265_fu_397_p2 sub_ln911_fu_513_p2 add_ln911_fu_612_p2 add_ln911_1_fu_711_p2 add_ln911_2_fu_810_p2 add_ln911_3_fu_909_p2 mul_32s_19ns_51_1_1_U104 mul_32s_19ns_51_1_1_U89 mul_32s_19ns_51_1_1_U92 mul_32s_19ns_51_1_1_U95 mul_32s_19ns_51_1_1_U98 mul_32s_19ns_51_1_1_U101 mul_32s_19ns_51_1_1_U105 ret_V_fu_1132_p2 mul_32s_19ns_51_1_1_U90 ret_V_1_fu_661_p2 mul_32s_19ns_51_1_1_U93 ret_V_2_fu_760_p2 mul_32s_19ns_51_1_1_U96 ret_V_3_fu_859_p2 mul_32s_19ns_51_1_1_U99 ret_V_4_fu_958_p2 mul_32s_19ns_51_1_1_U102 ret_V_5_fu_1046_p2 mul_32s_19ns_51_1_1_U106 ret_V_6_fu_1166_p2 mul_32s_19ns_51_1_1_U91 ret_V_7_fu_695_p2 mul_32s_19ns_51_1_1_U94 ret_V_8_fu_794_p2 mul_32s_19ns_51_1_1_U97 ret_V_9_fu_893_p2 mul_32s_19ns_51_1_1_U100 ret_V_10_fu_992_p2 mul_32s_19ns_51_1_1_U103 ret_V_11_fu_1080_p2 add_ln267_fu_525_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>tensor_weight_x_U0</InstName>
                    <ModuleName>tensor_weight_x</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>232</ID>
                    <BindInstances>add_ln316_fu_244_p2 mul_32s_19ns_51_1_1_U110 mul_32s_19ns_51_1_1_U111 mul_32s_19ns_51_1_1_U112 mul_32s_19ns_51_1_1_U113 mul_32s_19ns_51_1_1_U114 mul_32s_19ns_51_1_1_U115 mul_32s_19ns_51_1_1_U116 ret_V_fu_599_p2 mul_32s_19ns_51_1_1_U117 ret_V_12_fu_633_p2 mul_32s_19ns_51_1_1_U118 ret_V_13_fu_667_p2 mul_32s_19ns_51_1_1_U119 ret_V_14_fu_701_p2 mul_32s_19ns_51_1_1_U120 ret_V_15_fu_735_p2 mul_32s_19ns_51_1_1_U121 ret_V_16_fu_769_p2 mul_32s_19ns_51_1_1_U122 ret_V_17_fu_803_p2 mul_32s_19ns_51_1_1_U123 ret_V_18_fu_829_p2 mul_32s_19ns_51_1_1_U124 ret_V_19_fu_855_p2 mul_32s_19ns_51_1_1_U125 ret_V_20_fu_881_p2 mul_32s_19ns_51_1_1_U126 ret_V_21_fu_907_p2 mul_32s_19ns_51_1_1_U127 ret_V_22_fu_933_p2 add_ln318_fu_309_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>flow_calc_U0</InstName>
                    <ModuleName>flow_calc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>240</ID>
                    <BindInstances>add_ln361_1_fu_179_p2 add_ln361_fu_224_p2 add_ln397_fu_300_p2 mul_35s_35s_70_1_1_U130 mul_35s_35s_70_1_1_U131 ret_V_fu_453_p2 mul_35s_35s_70_1_1_U132 mul_35s_35s_70_1_1_U133 ret_V_57_fu_489_p2 mul_35s_35s_70_1_1_U134 mul_35s_35s_70_1_1_U135 ret_V_58_fu_525_p2 add_ln363_fu_571_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Loop_FRAMES_CP_OUTER_proc1</Name>
            <Loops>
                <FRAMES_CP_OUTER_FRAMES_CP_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.804</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>446466</Best-caseLatency>
                    <Average-caseLatency>446466</Average-caseLatency>
                    <Worst-caseLatency>446466</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.465 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.465 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.465 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>446466</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FRAMES_CP_OUTER_FRAMES_CP_INNER>
                        <Name>FRAMES_CP_OUTER_FRAMES_CP_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>446464</TripCount>
                        <Latency>446464</Latency>
                        <AbsoluteTimeLatency>4.465 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </FRAMES_CP_OUTER_FRAMES_CP_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>266</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FRAMES_CP_OUTER_FRAMES_CP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_1_fu_164_p2" SOURCE="optical_flow.cpp:451" URAM="0" VARIABLE="add_ln451_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FRAMES_CP_OUTER_FRAMES_CP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_fu_176_p2" SOURCE="optical_flow.cpp:451" URAM="0" VARIABLE="add_ln451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FRAMES_CP_OUTER_FRAMES_CP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln458_fu_216_p2" SOURCE="optical_flow.cpp:458" URAM="0" VARIABLE="add_ln458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FRAMES_CP_OUTER_FRAMES_CP_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln453_fu_227_p2" SOURCE="optical_flow.cpp:453" URAM="0" VARIABLE="add_ln453"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gradient_xy_calc</Name>
            <Loops>
                <GRAD_XY_OUTER_GRAD_XY_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>449391</Best-caseLatency>
                    <Average-caseLatency>449391</Average-caseLatency>
                    <Worst-caseLatency>449391</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.494 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.494 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.494 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>449391</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <GRAD_XY_OUTER_GRAD_XY_INNER>
                        <Name>GRAD_XY_OUTER_GRAD_XY_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>449388</TripCount>
                        <Latency>449389</Latency>
                        <AbsoluteTimeLatency>4.494 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </GRAD_XY_OUTER_GRAD_XY_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>467</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1076</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_400_p2" SOURCE="optical_flow.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_409_p2" SOURCE="optical_flow.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_i_fu_750_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818" URAM="0" VARIABLE="tmp_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="tmp17_i_fu_768_p2" SOURCE="" URAM="0" VARIABLE="tmp17_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="add" PRAGMA="" RTLNAME="x_grad_V_fu_782_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="x_grad_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="tmp20_i_fu_792_p2" SOURCE="" URAM="0" VARIABLE="tmp20_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="tmp23_i_fu_806_p2" SOURCE="" URAM="0" VARIABLE="tmp23_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="add" PRAGMA="" RTLNAME="y_grad_V_fu_824_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="y_grad_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U8" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1303" URAM="0" VARIABLE="mul_ln1303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1303_fu_981_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1303" URAM="0" VARIABLE="sub_ln1303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1303_2_fu_1022_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1303" URAM="0" VARIABLE="sub_ln1303_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U7" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1303" URAM="0" VARIABLE="mul_ln1303_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1303_3_fu_848_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1303" URAM="0" VARIABLE="sub_ln1303_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1303_4_fu_898_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1303" URAM="0" VARIABLE="sub_ln1303_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_XY_OUTER_GRAD_XY_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_583_p2" SOURCE="optical_flow.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_U" SOURCE="" URAM="0" VARIABLE="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_U" SOURCE="" URAM="0" VARIABLE="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_U" SOURCE="" URAM="0" VARIABLE="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_U" SOURCE="" URAM="0" VARIABLE="gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gradient_z_calc</Name>
            <Loops>
                <GRAD_Z_OUTER_GRAD_Z_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>446467</Best-caseLatency>
                    <Average-caseLatency>446467</Average-caseLatency>
                    <Worst-caseLatency>446467</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.465 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.465 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.465 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>446467</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <GRAD_Z_OUTER_GRAD_Z_INNER>
                        <Name>GRAD_Z_OUTER_GRAD_Z_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>446464</TripCount>
                        <Latency>446465</Latency>
                        <AbsoluteTimeLatency>4.465 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </GRAD_Z_OUTER_GRAD_Z_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>46</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>390</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_Z_OUTER_GRAD_Z_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_115_p2" SOURCE="optical_flow.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_Z_OUTER_GRAD_Z_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_fu_142_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:841" URAM="0" VARIABLE="sub_ln841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_Z_OUTER_GRAD_Z_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U14" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1303" URAM="0" VARIABLE="mul_ln1303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_Z_OUTER_GRAD_Z_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1303_fu_193_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1303" URAM="0" VARIABLE="sub_ln1303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_Z_OUTER_GRAD_Z_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1303_1_fu_234_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1303" URAM="0" VARIABLE="sub_ln1303_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gradient_weight_y</Name>
            <Loops>
                <GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.275</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>449539</Best-caseLatency>
                    <Average-caseLatency>449539</Average-caseLatency>
                    <Worst-caseLatency>449539</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.495 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.495 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.495 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>449539</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER>
                        <Name>GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>449536</TripCount>
                        <Latency>449537</Latency>
                        <AbsoluteTimeLatency>4.495 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>36</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>42</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>711</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1927</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_x_V_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_x_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_x_V_1_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_x_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_x_V_2_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_x_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_x_V_3_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_x_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_x_V_4_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_x_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_x_V_5_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_x_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_y_V_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_y_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_y_V_1_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_y_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_y_V_2_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_y_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_y_V_3_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_y_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_y_V_4_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_y_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_y_V_5_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_y_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_z_V_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_z_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_z_V_1_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_z_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_z_V_2_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_z_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_z_V_3_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_z_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_z_V_4_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_z_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_z_V_5_U" SOURCE="optical_flow.cpp:136" URAM="0" VARIABLE="buf_val_z_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_1_fu_650_p2" SOURCE="optical_flow.cpp:139" URAM="0" VARIABLE="add_ln139_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_659_p2" SOURCE="optical_flow.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U20" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U21" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U22" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U23" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_866_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U24" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_23_fu_916_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U25" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_24_fu_966_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U26" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_25_fu_1008_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U27" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_26_fu_1046_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U28" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_27_fu_1084_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U29" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_28_fu_1118_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U30" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_29_fu_1144_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U31" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_30_fu_1170_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U32" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_31_fu_1220_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U33" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_32_fu_1257_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U34" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_33_fu_1294_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U35" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_34_fu_1331_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U36" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_35_fu_1368_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U37" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_36_fu_1405_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U38" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_37_fu_1443_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U39" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_38_fu_1474_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U40" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_39_fu_1505_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_763_p2" SOURCE="optical_flow.cpp:141" URAM="0" VARIABLE="add_ln141"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gradient_weight_x</Name>
            <Loops>
                <GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.026</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>447775</Best-caseLatency>
                    <Average-caseLatency>447775</Average-caseLatency>
                    <Worst-caseLatency>447775</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.478 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.478 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.478 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>447775</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER>
                        <Name>GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>447772</TripCount>
                        <Latency>447773</Latency>
                        <AbsoluteTimeLatency>4.478 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>42</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1002</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1823</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_270_p2" SOURCE="optical_flow.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U51" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U52" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U53" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U54" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_477_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U55" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_40_fu_527_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U56" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_41_fu_577_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U57" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_42_fu_619_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U58" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_43_fu_657_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U59" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_44_fu_695_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U60" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_45_fu_729_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U61" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_46_fu_763_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U62" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_47_fu_797_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U63" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_48_fu_835_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U64" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_49_fu_865_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U65" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_50_fu_895_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U66" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_51_fu_1035_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U67" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_52_fu_1072_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18ns_50_1_1_U68" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_53_fu_1109_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U69" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_54_fu_1147_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U70" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_55_fu_1178_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_17ns_49_1_1_U71" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_56_fu_1209_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_325_p2" SOURCE="optical_flow.cpp:195" URAM="0" VARIABLE="add_ln195"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>outer_product</Name>
            <Loops>
                <OUTER_OUTER_OUTER_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.728</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>446469</Best-caseLatency>
                    <Average-caseLatency>446469</Average-caseLatency>
                    <Worst-caseLatency>446469</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.465 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.465 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.465 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>446469</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTER_OUTER_OUTER_INNER>
                        <Name>OUTER_OUTER_OUTER_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>446464</TripCount>
                        <Latency>446467</Latency>
                        <AbsoluteTimeLatency>4.465 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUTER_OUTER_OUTER_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>29</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>129</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTER_OUTER_OUTER_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_107_p2" SOURCE="optical_flow.cpp:238" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTER_OUTER_OUTER_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_18s_36_4_1_U78" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTER_OUTER_OUTER_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_18s_36_4_1_U79" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTER_OUTER_OUTER_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_18s_36_4_1_U80" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTER_OUTER_OUTER_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_18s_36_4_1_U81" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTER_OUTER_OUTER_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_18s_36_4_1_U82" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTER_OUTER_OUTER_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_18s_36_4_1_U83" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tensor_weight_y</Name>
            <Loops>
                <TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.360</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2684931</Best-caseLatency>
                    <Average-caseLatency>2684931</Average-caseLatency>
                    <Worst-caseLatency>2684931</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.849 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>26.849 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>26.849 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2684931</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER>
                        <Name>TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>447488</TripCount>
                        <Latency>2684929</Latency>
                        <AbsoluteTimeLatency>26.849 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>36</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>659</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1983</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_val_V_U" SOURCE="optical_flow.cpp:263" URAM="0" VARIABLE="buf_val_val_V"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_val_val_V_1_U" SOURCE="optical_flow.cpp:263" URAM="0" VARIABLE="buf_val_val_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_1_fu_388_p2" SOURCE="optical_flow.cpp:265" URAM="0" VARIABLE="add_ln265_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_397_p2" SOURCE="optical_flow.cpp:265" URAM="0" VARIABLE="add_ln265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln911_fu_513_p2" SOURCE="./xf_video_mem.hpp:911" URAM="0" VARIABLE="sub_ln911"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln911_fu_612_p2" SOURCE="./xf_video_mem.hpp:911" URAM="0" VARIABLE="add_ln911"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln911_1_fu_711_p2" SOURCE="./xf_video_mem.hpp:911" URAM="0" VARIABLE="add_ln911_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln911_2_fu_810_p2" SOURCE="./xf_video_mem.hpp:911" URAM="0" VARIABLE="add_ln911_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln911_3_fu_909_p2" SOURCE="./xf_video_mem.hpp:911" URAM="0" VARIABLE="add_ln911_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U104" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U89" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U92" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U95" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U98" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U101" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U105" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_1132_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U90" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_1_fu_661_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U93" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_760_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U96" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_859_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U99" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_958_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U102" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_1046_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U106" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_1166_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U91" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_695_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U94" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_8_fu_794_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U97" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_893_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U100" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_992_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U103" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_1080_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_525_p2" SOURCE="optical_flow.cpp:267" URAM="0" VARIABLE="add_ln267"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tensor_weight_x</Name>
            <Loops>
                <TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.733</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>446903</Best-caseLatency>
                    <Average-caseLatency>446903</Average-caseLatency>
                    <Worst-caseLatency>446903</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.469 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.469 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.469 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>446903</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER>
                        <Name>TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>446900</TripCount>
                        <Latency>446901</Latency>
                        <AbsoluteTimeLatency>4.469 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>36</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>615</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1555</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_244_p2" SOURCE="optical_flow.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U110" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U111" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U112" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U113" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U114" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U115" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U116" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_599_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U117" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_633_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U118" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_667_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U119" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_701_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U120" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_735_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U121" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_16_fu_769_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U122" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_803_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U123" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_829_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U124" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_19_fu_855_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U125" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_20_fu_881_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U126" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_21_fu_907_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_19ns_51_1_1_U127" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="r_V_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_22_fu_933_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln318_fu_309_p2" SOURCE="optical_flow.cpp:318" URAM="0" VARIABLE="add_ln318"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>flow_calc</Name>
            <Loops>
                <FLOW_OUTER_FLOW_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.541</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>446540</Best-caseLatency>
                    <Average-caseLatency>446540</Average-caseLatency>
                    <Worst-caseLatency>446540</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.465 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.465 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.465 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>446540</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FLOW_OUTER_FLOW_INNER>
                        <Name>FLOW_OUTER_FLOW_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>446464</TripCount>
                        <Latency>446538</Latency>
                        <AbsoluteTimeLatency>4.465 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </FLOW_OUTER_FLOW_INNER>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>19107</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14074</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_1_fu_179_p2" SOURCE="optical_flow.cpp:361" URAM="0" VARIABLE="add_ln361_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_224_p2" SOURCE="optical_flow.cpp:361" URAM="0" VARIABLE="add_ln361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_300_p2" SOURCE="optical_flow.cpp:397" URAM="0" VARIABLE="add_ln397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_35s_35s_70_1_1_U130" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_35s_35s_70_1_1_U131" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_453_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_35s_35s_70_1_1_U132" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_35s_35s_70_1_1_U133" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_57_fu_489_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_35s_35s_70_1_1_U134" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_35s_35s_70_1_1_U135" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" URAM="0" VARIABLE="r_V_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_58_fu_525_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348" URAM="0" VARIABLE="ret_V_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FLOW_OUTER_FLOW_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_fu_571_p2" SOURCE="optical_flow.cpp:363" URAM="0" VARIABLE="add_ln363"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>optical_flow</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.275</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2685018</Best-caseLatency>
                    <Average-caseLatency>2685018</Average-caseLatency>
                    <Worst-caseLatency>2685018</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.850 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>26.850 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>26.850 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2684932</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2684932</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>114</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>189</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>25638</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25219</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>frame1_a_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>frame2_a_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>frame3_a_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>frame4_a_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>frame5_a_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>gradient_x_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>gradient_y_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>gradient_z_V_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>y_filtered_x_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>y_filtered_y_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>y_filtered_z_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>filtered_gradient_x_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>filtered_gradient_y_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>filtered_gradient_z_V_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>out_product_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tensor_y_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tensor_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="frames" index="0" direction="in" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="frames_address0" name="frames_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="frames_ce0" name="frames_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="frames_d0" name="frames_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="frames_q0" name="frames_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="frames_we0" name="frames_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="frames_address1" name="frames_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="frames_ce1" name="frames_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="frames_d1" name="frames_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="frames_q1" name="frames_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="frames_we1" name="frames_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outputs" index="1" direction="out" srcType="*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="outputs_address0" name="outputs_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="outputs_ce0" name="outputs_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="outputs_d0" name="outputs_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="outputs_q0" name="outputs_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="outputs_we0" name="outputs_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="outputs_address1" name="outputs_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="outputs_ce1" name="outputs_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="outputs_d1" name="outputs_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="outputs_q1" name="outputs_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="outputs_we1" name="outputs_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="frames_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="frames_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>frames_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="frames"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frames_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="frames_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>frames_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="frames"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frames_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="frames_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>frames_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="frames"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frames_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="frames_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>frames_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="frames"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frames_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="frames_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>frames_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="frames"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frames_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="frames_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>frames_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="frames"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outputs_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="outputs_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>outputs_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="outputs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outputs_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="outputs_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>outputs_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="outputs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outputs_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="outputs_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>outputs_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="outputs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outputs_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="19">
            <portMaps>
                <portMap portMapName="outputs_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>outputs_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="outputs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outputs_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="outputs_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>outputs_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="outputs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outputs_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="outputs_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>outputs_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="outputs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="frames_address0">19, , </column>
                    <column name="frames_address1">19, , </column>
                    <column name="frames_d0">64, , </column>
                    <column name="frames_d1">64, , </column>
                    <column name="frames_q0">64, , </column>
                    <column name="frames_q1">64, , </column>
                    <column name="outputs_address0">19, , </column>
                    <column name="outputs_address1">19, , </column>
                    <column name="outputs_d0">64, , </column>
                    <column name="outputs_d1">64, , </column>
                    <column name="outputs_q0">64, , </column>
                    <column name="outputs_q1">64, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="frames">in, ap_uint&lt;64&gt;*</column>
                    <column name="outputs">out, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="frames">frames_address0, port, offset, </column>
                    <column name="frames">frames_ce0, port, , </column>
                    <column name="frames">frames_d0, port, , </column>
                    <column name="frames">frames_q0, port, , </column>
                    <column name="frames">frames_we0, port, , </column>
                    <column name="frames">frames_address1, port, offset, </column>
                    <column name="frames">frames_ce1, port, , </column>
                    <column name="frames">frames_d1, port, , </column>
                    <column name="frames">frames_q1, port, , </column>
                    <column name="frames">frames_we1, port, , </column>
                    <column name="outputs">outputs_address0, port, offset, </column>
                    <column name="outputs">outputs_ce0, port, , </column>
                    <column name="outputs">outputs_d0, port, , </column>
                    <column name="outputs">outputs_q0, port, , </column>
                    <column name="outputs">outputs_we0, port, , </column>
                    <column name="outputs">outputs_address1, port, offset, </column>
                    <column name="outputs">outputs_ce1, port, , </column>
                    <column name="outputs">outputs_d1, port, , </column>
                    <column name="outputs">outputs_q1, port, , </column>
                    <column name="outputs">outputs_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="./xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:308" status="valid" parentFunction="operator=" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:310" status="valid" parentFunction="operator=" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:319" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:325" status="valid" parentFunction="operator+" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:335" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:339" status="valid" parentFunction="operator+" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:341" status="valid" parentFunction="operator+" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:351" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:355" status="valid" parentFunction="operator-" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:357" status="valid" parentFunction="operator-" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:367" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:371" status="valid" parentFunction="operator-" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:373" status="valid" parentFunction="operator-" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:387" status="valid" parentFunction="operator*" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:389" status="valid" parentFunction="operator*" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:399" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:403" status="valid" parentFunction="operator*" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:405" status="valid" parentFunction="operator*" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:415" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:419" status="valid" parentFunction="operator/" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:421" status="valid" parentFunction="operator/" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:431" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:435" status="valid" parentFunction="operator/" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:437" status="valid" parentFunction="operator/" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:521" status="valid" parentFunction="copydata" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="inline" location="./xf_structs.hpp:594" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:602" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:609" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:617" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:664" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:673" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:682" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:691" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:718" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:730" status="valid" parentFunction="copyto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:732" status="valid" parentFunction="copyto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:734" status="valid" parentFunction="copyto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:737" status="valid" parentFunction="copyto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="inline" location="./xf_structs.hpp:756" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:776" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:778" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:781" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:783" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:838" status="valid" parentFunction="convertto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:840" status="valid" parentFunction="convertto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:849" status="valid" parentFunction="convertto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="bind_op" location="./xf_structs.hpp:970" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1004" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1006" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1007" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1019" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1021" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1022" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1041" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1043" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1046" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1048" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1049" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1080" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1082" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1083" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1125" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1127" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1128" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1140" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1153" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1168" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1191" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1203" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1226" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1299" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1301" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1302" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1330" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1332" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1336" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1338" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1339" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1381" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1394" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1410" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1412" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1413" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1426" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1428" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1429" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1443" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1462" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1471" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1491" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1503" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1522" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1534" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1553" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="inline" location="./xf_utility.hpp:35" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:41" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:42" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:54" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:60" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:61" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:62" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:83" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:89" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:90" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:91" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:117" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:123" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:124" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:125" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:152" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:158" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:159" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:160" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:181" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:187" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:188" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:189" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:206" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:212" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:213" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:214" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:230" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:236" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:237" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:238" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:260" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:272" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_utility.hpp:273" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:275" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_utility.hpp:276" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_utility.hpp:331" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:336" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_utility.hpp:338" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_utility.hpp:350" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:358" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_utility.hpp:360" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_utility.hpp:383" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_utility.hpp:403" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:410" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:412" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="./xf_utility.hpp:413" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:482" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:484" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="./xf_utility.hpp:485" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:488" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:490" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:491" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:515" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:517" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:518" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:558" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:560" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:561" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:641" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:643" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:644" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_utility.hpp:655" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:710" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:712" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:713" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:757" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:759" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:760" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:809" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:811" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:812" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_utility.hpp:824" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:46" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="./xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=2"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:112" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:123" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:125" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:130" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:160" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:171" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:173" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:176" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:178" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:208" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:219" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:221" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:224" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:226" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:256" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:267" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:269" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:272" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:274" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:303" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:338" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:349" status="valid" parentFunction="insert_row" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:351" status="valid" parentFunction="insert_row" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:380" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:415" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:450" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:461" status="valid" parentFunction="insert_col" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:463" status="valid" parentFunction="insert_col" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:492" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:527" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:562" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:574" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:615" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:628" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:641" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:654" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:667" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:680" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:693" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:706" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:719" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:736" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="./xf_video_mem.hpp:737" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="./xf_video_mem.hpp:738" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:747" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:752" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=URAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:757" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=BRAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:762" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=URAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:767" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:772" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:777" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:782" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=URAM"/>
        <Pragma type="array_partition" location="./xf_video_mem.hpp:791" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="array_reshape" location="./xf_video_mem.hpp:795" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5529" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="./xf_video_mem.hpp:849" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:861" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:863" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:895" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:907" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:909" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:940" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:975" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1010" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:1015" status="valid" parentFunction="get_col" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:1017" status="valid" parentFunction="get_col" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1028" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1039" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1051" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1063" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1075" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1087" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="optical_flow.cpp:29" status="valid" parentFunction="gradient_xy_calc" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="array_partition" location="optical_flow.cpp:33" status="valid" parentFunction="gradient_xy_calc" variable="smallbuf" isDirective="0" options="variable=smallbuf complete dim=0"/>
        <Pragma type="pipeline" location="optical_flow.cpp:44" status="valid" parentFunction="gradient_xy_calc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="optical_flow.cpp:120" status="valid" parentFunction="gradient_z_calc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="optical_flow.cpp:143" status="valid" parentFunction="gradient_weight_y" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="optical_flow.cpp:144" status="valid" parentFunction="gradient_weight_y" variable="buf" isDirective="0" options="variable=buf inter false"/>
        <Pragma type="pipeline" location="optical_flow.cpp:197" status="valid" parentFunction="gradient_weight_x" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="optical_flow.cpp:242" status="valid" parentFunction="outer_product" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="optical_flow.cpp:269" status="valid" parentFunction="tensor_weight_y" variable="" isDirective="0" options="II=1"/>
        <Pragma type="data_pack" location="optical_flow.cpp:272" status="invalid" parentFunction="tensor_weight_y" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="optical_flow.cpp:273" status="invalid" parentFunction="tensor_weight_y" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="pipeline" location="optical_flow.cpp:320" status="valid" parentFunction="tensor_weight_x" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="optical_flow.cpp:365" status="valid" parentFunction="flow_calc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="data_pack" location="optical_flow.cpp:407" status="invalid" parentFunction="optical_flow" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="dataflow" location="optical_flow.cpp:409" status="warning" parentFunction="optical_flow" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="stream" location="optical_flow.cpp:413" status="valid" parentFunction="optical_flow" variable="gradient_x" isDirective="0" options="variable=gradient_x depth=default_depth"/>
        <Pragma type="stream" location="optical_flow.cpp:415" status="valid" parentFunction="optical_flow" variable="gradient_y" isDirective="0" options="variable=gradient_y depth=default_depth"/>
        <Pragma type="stream" location="optical_flow.cpp:417" status="valid" parentFunction="optical_flow" variable="gradient_z" isDirective="0" options="variable=gradient_z depth=max_width*4"/>
        <Pragma type="stream" location="optical_flow.cpp:419" status="valid" parentFunction="optical_flow" variable="y_filtered" isDirective="0" options="variable=y_filtered depth=default_depth"/>
        <Pragma type="stream" location="optical_flow.cpp:421" status="valid" parentFunction="optical_flow" variable="filtered_gradient" isDirective="0" options="variable=filtered_gradient depth=default_depth"/>
        <Pragma type="stream" location="optical_flow.cpp:423" status="valid" parentFunction="optical_flow" variable="out_product" isDirective="0" options="variable=out_product depth=default_depth"/>
        <Pragma type="data_pack" location="optical_flow.cpp:424" status="invalid" parentFunction="optical_flow" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="stream" location="optical_flow.cpp:426" status="valid" parentFunction="optical_flow" variable="tensor_y" isDirective="0" options="variable=tensor_y depth=default_depth"/>
        <Pragma type="data_pack" location="optical_flow.cpp:427" status="invalid" parentFunction="optical_flow" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="stream" location="optical_flow.cpp:429" status="valid" parentFunction="optical_flow" variable="tensor" isDirective="0" options="variable=tensor depth=default_depth"/>
        <Pragma type="data_pack" location="optical_flow.cpp:430" status="invalid" parentFunction="optical_flow" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="stream" location="optical_flow.cpp:434" status="valid" parentFunction="optical_flow" variable="frame1_a" isDirective="0" options="variable=frame1_a depth=default_depth"/>
        <Pragma type="stream" location="optical_flow.cpp:436" status="valid" parentFunction="optical_flow" variable="frame2_a" isDirective="0" options="variable=frame2_a depth=default_depth"/>
        <Pragma type="stream" location="optical_flow.cpp:438" status="valid" parentFunction="optical_flow" variable="frame4_a" isDirective="0" options="variable=frame4_a depth=default_depth"/>
        <Pragma type="stream" location="optical_flow.cpp:440" status="valid" parentFunction="optical_flow" variable="frame5_a" isDirective="0" options="variable=frame5_a depth=default_depth"/>
        <Pragma type="stream" location="optical_flow.cpp:444" status="valid" parentFunction="optical_flow" variable="frame3_a" isDirective="0" options="variable=frame3_a depth=default_depth"/>
        <Pragma type="pipeline" location="optical_flow.cpp:455" status="valid" parentFunction="optical_flow" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

