Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jan  1 20:37:02 2021
| Host         : LAPTOP-44GD87I2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopDesign_timing_summary_routed.rpt -rpx TopDesign_timing_summary_routed.rpx
| Design       : TopDesign
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component13/receiver/rx_data_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component13/receiver/rx_data_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component13/receiver/rx_data_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component13/receiver/rx_data_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component13/receiver/rx_data_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component13/receiver/rx_data_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component13/receiver/rx_data_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component13/receiver/rx_data_out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: component14/valor_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: component2/clk_out_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: component3/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.221        0.000                      0                  225        0.117        0.000                      0                  225        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.221        0.000                      0                  225        0.117        0.000                      0                  225        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 2.836ns (58.774%)  route 1.989ns (41.226%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.622     5.143    component2/clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.518     5.661 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.487    component2/kont_reg[6]
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.611 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.611    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.161 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.161    component2/ltOp_carry_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.389 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.164     8.552    component2/ltOp_carry__0_n_1
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.313     8.865 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.865    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.398    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.515    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.632    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.749 r  component2/kont_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    component2/kont_reg[12]_i_1__0_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.968 r  component2/kont_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.968    component2/kont_reg[16]_i_1__0_n_7
    SLICE_X64Y65         FDCE                                         r  component2/kont_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.503    14.844    component2/clk_IBUF_BUFG
    SLICE_X64Y65         FDCE                                         r  component2/kont_reg[16]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)        0.109    15.190    component2/kont_reg[16]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 2.823ns (58.663%)  route 1.989ns (41.337%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.622     5.143    component2/clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.518     5.661 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.487    component2/kont_reg[6]
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.611 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.611    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.161 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.161    component2/ltOp_carry_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.389 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.164     8.552    component2/ltOp_carry__0_n_1
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.313     8.865 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.865    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.398    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.515    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.632    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.955 r  component2/kont_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.955    component2/kont_reg[12]_i_1__0_n_6
    SLICE_X64Y64         FDCE                                         r  component2/kont_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.504    14.845    component2/clk_IBUF_BUFG
    SLICE_X64Y64         FDCE                                         r  component2/kont_reg[13]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)        0.109    15.191    component2/kont_reg[13]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 2.815ns (58.594%)  route 1.989ns (41.406%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.622     5.143    component2/clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.518     5.661 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.487    component2/kont_reg[6]
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.611 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.611    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.161 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.161    component2/ltOp_carry_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.389 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.164     8.552    component2/ltOp_carry__0_n_1
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.313     8.865 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.865    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.398    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.515    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.632    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.947 r  component2/kont_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.947    component2/kont_reg[12]_i_1__0_n_4
    SLICE_X64Y64         FDCE                                         r  component2/kont_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.504    14.845    component2/clk_IBUF_BUFG
    SLICE_X64Y64         FDCE                                         r  component2/kont_reg[15]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)        0.109    15.191    component2/kont_reg[15]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 component3/kont_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component3/kont_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 2.133ns (44.959%)  route 2.611ns (55.041%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.620     5.141    component3/clk_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  component3/kont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  component3/kont_reg[17]/Q
                         net (fo=3, routed)           0.980     6.577    component3/kont_reg[17]
    SLICE_X59Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.701 r  component3/kont[0]_i_12/O
                         net (fo=1, routed)           0.544     7.245    component3/kont[0]_i_12_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.124     7.369 r  component3/kont[0]_i_8/O
                         net (fo=28, routed)          1.087     8.456    component3/kont[0]_i_8_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.580 r  component3/kont[0]_i_3/O
                         net (fo=1, routed)           0.000     8.580    component3/kont[0]_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.981 r  component3/kont_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    component3/kont_reg[0]_i_1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  component3/kont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    component3/kont_reg[4]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  component3/kont_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.209    component3/kont_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  component3/kont_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    component3/kont_reg[12]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  component3/kont_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    component3/kont_reg[16]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  component3/kont_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    component3/kont_reg[20]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.885 r  component3/kont_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.885    component3/kont_reg[24]_i_1_n_6
    SLICE_X58Y65         FDCE                                         r  component3/kont_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.502    14.843    component3/clk_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  component3/kont_reg[25]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y65         FDCE (Setup_fdce_C_D)        0.062    15.142    component3/kont_reg[25]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 2.739ns (57.929%)  route 1.989ns (42.071%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.622     5.143    component2/clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.518     5.661 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.487    component2/kont_reg[6]
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.611 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.611    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.161 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.161    component2/ltOp_carry_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.389 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.164     8.552    component2/ltOp_carry__0_n_1
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.313     8.865 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.865    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.398    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.515    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.632    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.871 r  component2/kont_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.871    component2/kont_reg[12]_i_1__0_n_5
    SLICE_X64Y64         FDCE                                         r  component2/kont_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.504    14.845    component2/clk_IBUF_BUFG
    SLICE_X64Y64         FDCE                                         r  component2/kont_reg[14]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)        0.109    15.191    component2/kont_reg[14]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 2.719ns (57.750%)  route 1.989ns (42.250%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.622     5.143    component2/clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.518     5.661 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.487    component2/kont_reg[6]
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.611 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.611    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.161 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.161    component2/ltOp_carry_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.389 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.164     8.552    component2/ltOp_carry__0_n_1
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.313     8.865 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.865    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.398    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.515    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.632 r  component2/kont_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.632    component2/kont_reg[8]_i_1__0_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.851 r  component2/kont_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.851    component2/kont_reg[12]_i_1__0_n_7
    SLICE_X64Y64         FDCE                                         r  component2/kont_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.504    14.845    component2/clk_IBUF_BUFG
    SLICE_X64Y64         FDCE                                         r  component2/kont_reg[12]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y64         FDCE (Setup_fdce_C_D)        0.109    15.191    component2/kont_reg[12]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 component3/kont_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component3/kont_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 2.038ns (43.834%)  route 2.611ns (56.166%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.620     5.141    component3/clk_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  component3/kont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  component3/kont_reg[17]/Q
                         net (fo=3, routed)           0.980     6.577    component3/kont_reg[17]
    SLICE_X59Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.701 r  component3/kont[0]_i_12/O
                         net (fo=1, routed)           0.544     7.245    component3/kont[0]_i_12_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.124     7.369 r  component3/kont[0]_i_8/O
                         net (fo=28, routed)          1.087     8.456    component3/kont[0]_i_8_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.580 r  component3/kont[0]_i_3/O
                         net (fo=1, routed)           0.000     8.580    component3/kont[0]_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.981 r  component3/kont_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    component3/kont_reg[0]_i_1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  component3/kont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    component3/kont_reg[4]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  component3/kont_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.209    component3/kont_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  component3/kont_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    component3/kont_reg[12]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  component3/kont_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    component3/kont_reg[16]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  component3/kont_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    component3/kont_reg[20]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  component3/kont_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.790    component3/kont_reg[24]_i_1_n_5
    SLICE_X58Y65         FDCE                                         r  component3/kont_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.502    14.843    component3/clk_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  component3/kont_reg[26]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y65         FDCE (Setup_fdce_C_D)        0.062    15.142    component3/kont_reg[26]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 2.706ns (57.633%)  route 1.989ns (42.367%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.622     5.143    component2/clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.518     5.661 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.487    component2/kont_reg[6]
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.611 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.611    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.161 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.161    component2/ltOp_carry_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.389 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.164     8.552    component2/ltOp_carry__0_n_1
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.313     8.865 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.865    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.398    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.515    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.838 r  component2/kont_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.838    component2/kont_reg[8]_i_1__0_n_6
    SLICE_X64Y63         FDCE                                         r  component2/kont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.504    14.845    component2/clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  component2/kont_reg[9]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y63         FDCE (Setup_fdce_C_D)        0.109    15.191    component2/kont_reg[9]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 component2/kont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component2/kont_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.698ns (57.561%)  route 1.989ns (42.439%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.622     5.143    component2/clk_IBUF_BUFG
    SLICE_X64Y62         FDCE                                         r  component2/kont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDCE (Prop_fdce_C_Q)         0.518     5.661 f  component2/kont_reg[6]/Q
                         net (fo=4, routed)           0.826     6.487    component2/kont_reg[6]
    SLICE_X63Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.611 r  component2/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.611    component2/ltOp_carry_i_7_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.161 r  component2/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.161    component2/ltOp_carry_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.389 r  component2/ltOp_carry__0/CO[2]
                         net (fo=18, routed)          1.164     8.552    component2/ltOp_carry__0_n_1
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.313     8.865 r  component2/kont[0]_i_4__0/O
                         net (fo=1, routed)           0.000     8.865    component2/kont[0]_i_4__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.398 r  component2/kont_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.398    component2/kont_reg[0]_i_1__0_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.515 r  component2/kont_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.515    component2/kont_reg[4]_i_1__0_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.830 r  component2/kont_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.830    component2/kont_reg[8]_i_1__0_n_4
    SLICE_X64Y63         FDCE                                         r  component2/kont_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.504    14.845    component2/clk_IBUF_BUFG
    SLICE_X64Y63         FDCE                                         r  component2/kont_reg[11]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y63         FDCE (Setup_fdce_C_D)        0.109    15.191    component2/kont_reg[11]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 component3/kont_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component3/kont_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 2.022ns (43.640%)  route 2.611ns (56.360%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.620     5.141    component3/clk_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  component3/kont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  component3/kont_reg[17]/Q
                         net (fo=3, routed)           0.980     6.577    component3/kont_reg[17]
    SLICE_X59Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.701 r  component3/kont[0]_i_12/O
                         net (fo=1, routed)           0.544     7.245    component3/kont[0]_i_12_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.124     7.369 r  component3/kont[0]_i_8/O
                         net (fo=28, routed)          1.087     8.456    component3/kont[0]_i_8_n_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.580 r  component3/kont[0]_i_3/O
                         net (fo=1, routed)           0.000     8.580    component3/kont[0]_i_3_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.981 r  component3/kont_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    component3/kont_reg[0]_i_1_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  component3/kont_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.095    component3/kont_reg[4]_i_1_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  component3/kont_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.209    component3/kont_reg[8]_i_1_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  component3/kont_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.323    component3/kont_reg[12]_i_1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.437 r  component3/kont_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.437    component3/kont_reg[16]_i_1_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.551 r  component3/kont_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.551    component3/kont_reg[20]_i_1_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.774 r  component3/kont_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.774    component3/kont_reg[24]_i_1_n_7
    SLICE_X58Y65         FDCE                                         r  component3/kont_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.502    14.843    component3/clk_IBUF_BUFG
    SLICE_X58Y65         FDCE                                         r  component3/kont_reg[24]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y65         FDCE (Setup_fdce_C_D)        0.062    15.142    component3/kont_reg[24]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 component13/receiver/rx_stored_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/receiver/rx_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.580     1.463    component13/receiver/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  component13/receiver/rx_stored_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  component13/receiver/rx_stored_data_reg[2]/Q
                         net (fo=2, routed)           0.065     1.669    component13/receiver/rx_stored_data[2]
    SLICE_X60Y73         FDRE                                         r  component13/receiver/rx_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.846     1.974    component13/receiver/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  component13/receiver/rx_data_out_reg[2]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.076     1.552    component13/receiver/rx_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 component9/mandar_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/transmitter/stored_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.585     1.468    component9/clk_IBUF_BUFG
    SLICE_X59Y68         FDPE                                         r  component9/mandar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  component9/mandar_reg[1]/Q
                         net (fo=1, routed)           0.057     1.667    component13/transmitter/Q[1]
    SLICE_X58Y68         FDRE                                         r  component13/transmitter/stored_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.853     1.980    component13/transmitter/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  component13/transmitter/stored_data_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.047     1.528    component13/transmitter/stored_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 component13/receiver/baud_x16_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/receiver/baud_x16_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.346%)  route 0.108ns (36.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.579     1.462    component13/receiver/clk_IBUF_BUFG
    SLICE_X61Y74         FDSE                                         r  component13/receiver/baud_x16_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDSE (Prop_fdse_C_Q)         0.141     1.603 r  component13/receiver/baud_x16_count_reg[0]/Q
                         net (fo=7, routed)           0.108     1.711    component13/receiver/baud_x16_count_reg_n_0_[0]
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.756 r  component13/receiver/baud_x16_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.756    component13/receiver/baud_x16_count[5]_i_1_n_0
    SLICE_X60Y74         FDSE                                         r  component13/receiver/baud_x16_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.845     1.973    component13/receiver/clk_IBUF_BUFG
    SLICE_X60Y74         FDSE                                         r  component13/receiver/baud_x16_count_reg[5]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X60Y74         FDSE (Hold_fdse_C_D)         0.121     1.596    component13/receiver/baud_x16_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 component13/receiver/baud_x16_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/receiver/baud_x16_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.579     1.462    component13/receiver/clk_IBUF_BUFG
    SLICE_X61Y74         FDSE                                         r  component13/receiver/baud_x16_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDSE (Prop_fdse_C_Q)         0.141     1.603 r  component13/receiver/baud_x16_count_reg[0]/Q
                         net (fo=7, routed)           0.110     1.713    component13/receiver/baud_x16_count_reg_n_0_[0]
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  component13/receiver/baud_x16_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.758    component13/receiver/baud_x16_count[3]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  component13/receiver/baud_x16_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.845     1.973    component13/receiver/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  component13/receiver/baud_x16_count_reg[3]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.121     1.596    component13/receiver/baud_x16_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 component13/receiver/rx_stored_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/receiver/rx_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.452%)  route 0.113ns (44.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.580     1.463    component13/receiver/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  component13/receiver/rx_stored_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  component13/receiver/rx_stored_data_reg[0]/Q
                         net (fo=2, routed)           0.113     1.718    component13/receiver/rx_stored_data[0]
    SLICE_X60Y73         FDRE                                         r  component13/receiver/rx_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.846     1.974    component13/receiver/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  component13/receiver/rx_data_out_reg[0]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.075     1.551    component13/receiver/rx_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 component9/mandar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/transmitter/stored_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.584     1.467    component9/clk_IBUF_BUFG
    SLICE_X59Y69         FDCE                                         r  component9/mandar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  component9/mandar_reg[3]/Q
                         net (fo=1, routed)           0.119     1.727    component13/transmitter/Q[3]
    SLICE_X58Y68         FDRE                                         r  component13/transmitter/stored_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.853     1.980    component13/transmitter/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  component13/transmitter/stored_data_reg[3]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.072     1.554    component13/transmitter/stored_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 component9/mandar_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/transmitter/stored_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.585     1.468    component9/clk_IBUF_BUFG
    SLICE_X59Y68         FDCE                                         r  component9/mandar_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  component9/mandar_reg[2]/Q
                         net (fo=1, routed)           0.116     1.725    component13/transmitter/Q[2]
    SLICE_X58Y68         FDRE                                         r  component13/transmitter/stored_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.853     1.980    component13/transmitter/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  component13/transmitter/stored_data_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.070     1.551    component13/transmitter/stored_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 component13/transmitter/data_index_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/transmitter/data_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.583     1.466    component13/transmitter/clk_IBUF_BUFG
    SLICE_X58Y70         FDSE                                         r  component13/transmitter/data_index_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDSE (Prop_fdse_C_Q)         0.141     1.607 f  component13/transmitter/data_index_reset_reg/Q
                         net (fo=4, routed)           0.108     1.715    component13/transmitter/data_index_reset_reg_n_0
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.048     1.763 r  component13/transmitter/data_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    component13/transmitter/data_index[1]_i_1_n_0
    SLICE_X59Y70         FDRE                                         r  component13/transmitter/data_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.850     1.978    component13/transmitter/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  component13/transmitter/data_index_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.107     1.586    component13/transmitter/data_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 component13/receiver/rx_stored_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/receiver/rx_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.911%)  route 0.125ns (47.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.580     1.463    component13/receiver/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  component13/receiver/rx_stored_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  component13/receiver/rx_stored_data_reg[1]/Q
                         net (fo=2, routed)           0.125     1.730    component13/receiver/rx_stored_data[1]
    SLICE_X60Y73         FDRE                                         r  component13/receiver/rx_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.846     1.974    component13/receiver/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  component13/receiver/rx_data_out_reg[1]/C
                         clock pessimism             -0.498     1.476    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.076     1.552    component13/receiver/rx_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 component13/receiver/baud_x16_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            component13/receiver/baud_rate_x16_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.579     1.462    component13/receiver/clk_IBUF_BUFG
    SLICE_X61Y74         FDSE                                         r  component13/receiver/baud_x16_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDSE (Prop_fdse_C_Q)         0.141     1.603 f  component13/receiver/baud_x16_count_reg[2]/Q
                         net (fo=6, routed)           0.132     1.735    component13/receiver/baud_x16_count_reg_n_0_[2]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  component13/receiver/baud_rate_x16_clk_i_1/O
                         net (fo=1, routed)           0.000     1.780    component13/receiver/baud_rate_x16_clk_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  component13/receiver/baud_rate_x16_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.845     1.973    component13/receiver/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  component13/receiver/baud_rate_x16_clk_reg/C
                         clock pessimism             -0.498     1.475    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.120     1.595    component13/receiver/baud_rate_x16_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y65   component1/oraingoa_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y65   component1/oraingoa_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y68   component10/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y65   component10/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y65   component10/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y65   component10/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y66   component10/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y66   component10/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y66   component10/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y64   component2/kont_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   component2/kont_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   component2/kont_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   component2/kont_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   component2/kont_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   component2/kont_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   component2/kont_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y62   component2/kont_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y63   component2/kont_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y59   component3/kont_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   component10/count_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   component10/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   component11/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   component13/receiver/baud_rate_x16_clk_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y70   component13/transmitter/baud_count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71   component13/transmitter/baud_count_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71   component13/transmitter/baud_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y70   component13/transmitter/baud_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y70   component13/transmitter/baud_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y70   component13/transmitter/baud_count_reg[4]/C



