
module pipo(parallel_out,parallel_in,clk,reset);

    input [3:0] parallel_in;
    input clk,reset;
    output reg [3:0] parallel_out;

    always @(posedge clk or posedge reset) begin
        if(reset)
            parallel_out<=4'b0000;
        else
            parallel_out<=parallel_in;
    end

endmodule