// Seed: 1410122334
module module_0;
  logic id_1;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd64,
    parameter id_1 = 32'd42,
    parameter id_4 = 32'd24
) (
    input tri _id_0,
    input wor _id_1
);
  bit id_3;
  always begin : LABEL_0
    id_3 = -1;
    $clog2(95);
    ;
  end
  logic _id_4 = 1'b0 == 1'h0;
  wire [id_0  &  id_4  &&  id_0 : id_1] id_5;
  wire id_6;
  module_0 modCall_1 ();
  struct packed {
    logic id_7;
    logic id_8;
    logic id_9   = 1;
    byte  id_10;
  } id_11;
endmodule
