{"vcs1":{"timestamp_begin":1709105071.127574626, "rt":1.79, "ut":0.21, "st":0.47}}
{"vcselab":{"timestamp_begin":1709105072.986815947, "rt":1.82, "ut":0.27, "st":0.55}}
{"link":{"timestamp_begin":1709105074.881746605, "rt":0.42, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709105070.561577204}
{"VCS_COMP_START_TIME": 1709105070.561577204}
{"VCS_COMP_END_TIME": 1709105076.633552583}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329956}}
{"stitch_vcselab": {"peak_mem": 231548}}
