# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do seg_test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f\ _t/src {C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/seg_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:07 on Sep 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src" C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/seg_test.v 
# -- Compiling module seg_test
# 
# Top level modules:
# 	seg_test
# End time: 19:31:07 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f\ _t/src {C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/seg_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:07 on Sep 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src" C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/seg_decoder.v 
# -- Compiling module seg_decoder
# 
# Top level modules:
# 	seg_decoder
# End time: 19:31:07 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f\ _t/src {C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/count_m10.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:07 on Sep 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src" C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/count_m10.v 
# -- Compiling module count_m10
# 
# Top level modules:
# 	count_m10
# End time: 19:31:08 on Sep 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f\ _t/src {C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/uart_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:08 on Sep 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src" C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/uart_rx.v 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 19:31:08 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f\ _t/src {C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/uart_seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:08 on Sep 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src" C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/uart_seg.v 
# -- Compiling module uart_seg
# 
# Top level modules:
# 	uart_seg
# End time: 19:31:08 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f\ _t {C:/Verilog/quartus/uart_seg_f/seg_test_f _t/gen_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:08 on Sep 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f _t" C:/Verilog/quartus/uart_seg_f/seg_test_f _t/gen_clk.v 
# -- Compiling module gen_clk
# 
# Top level modules:
# 	gen_clk
# End time: 19:31:08 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f\ _t/db {C:/Verilog/quartus/uart_seg_f/seg_test_f _t/db/gen_clk_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:08 on Sep 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f _t/db" C:/Verilog/quartus/uart_seg_f/seg_test_f _t/db/gen_clk_altpll.v 
# -- Compiling module gen_clk_altpll
# 
# Top level modules:
# 	gen_clk_altpll
# End time: 19:31:08 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f\ _t/src {C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:31:08 on Sep 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src" C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v 
# -- Compiling module tb_seg_test
# 
# Top level modules:
# 	tb_seg_test
# End time: 19:31:08 on Sep 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_seg_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_seg_test 
# Start time: 19:31:08 on Sep 24,2024
# Loading work.tb_seg_test
# Loading work.seg_test
# Loading work.gen_clk
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.uart_seg
# Loading work.uart_rx
# Loading work.count_m10
# Loading work.seg_decoder
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-3017) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Too few port connections. Expected 11, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_seg_test/uart_sge_inst File: C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/seg_test.v
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_0'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_1'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_2'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_3'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_4'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_5'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_6'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_7'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: tb_seg_test.uart_sge_inst.gen_clk_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 100000  Instance: tb_seg_test.uart_sge_inst.gen_clk_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(17)
#    Time: 1000020 ns  Iteration: 0  Instance: /tb_seg_test
# Break in Module tb_seg_test at C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v line 17
add wave -position insertpoint  \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/IDLE \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/RECEIVING \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/DONE \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/frame_head \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/clk \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/reset \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/rx \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/data_out \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/data_valid \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/state \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/data_sum \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/rx_data \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/rx_data_ready \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/temp_frame_head \
sim:/tb_seg_test/uart_sge_inst/uart_seg_inst/rx_cnt
run -all
restart
# ** Warning: (vsim-3017) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Too few port connections. Expected 11, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tb_seg_test/uart_sge_inst File: C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/seg_test.v
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_0'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_1'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_2'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_3'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_4'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_5'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_6'.
# ** Warning: (vsim-3722) C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(54): [TFMPC] - Missing connection for port 'seg_data_7'.
run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: tb_seg_test.uart_sge_inst.gen_clk_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 100000  Instance: tb_seg_test.uart_sge_inst.gen_clk_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v(17)
#    Time: 1000020 ns  Iteration: 0  Instance: /tb_seg_test
# Break in Module tb_seg_test at C:/Verilog/quartus/uart_seg_f/seg_test_f _t/src/tb_seg_test.v line 17
# End time: 19:32:25 on Sep 24,2024, Elapsed time: 0:01:17
# Errors: 0, Warnings: 18
