conference:
    - {author: "Saikat Majumdar, Mohammad Hossein Samavatian, Kristin Barber, Radu Teodorescu", title: "Using Undervolting as an On-Device Defense Against Adversarial Machine Learning Attacks", publication: "IEEE International Symposium on Hardware Oriented Security and Trust (HOST)", time: "December 2021", url: "http://web.cse.ohio-state.edu/~teodorescu.1/resources/IEEE_HOST_2021_paper_74-3.pdf"}
    - {author: "Moein Ghaniyoun, Kristin Barber, Yinqian Zhang, Radu Teodorescu", title: "IntroSpectre: A Pre-Silicon Framework for Discovery and Analysis of Transient Execution Vulnerabilities", publication: "International Symposium on Computer Architecture (ISCA)", time: "June 2021", url: "http://web.cse.ohio-state.edu/~teodorescu.1/resources/introspectre-isca2021.pdf"}
    - {author: "Jia Guo, Gagan Agrawal, Radu Teodorescu", title: "Fused DSConv: Optimizing Sparse CNN Inference for Execution on Edge Devices", publication: "IEEE/ACM International Symposium on Cluster, Cloud and Internet Computing, (CCGrid)", time: "May 2021", url: ""}
    - {author: "Mohammad Samavatian, Anys Bacha, Li Zhou, Radu Teodorescu", title: "RNNFast: An Accelerator for Recurrent Neural Networks Using Domain Wall Memory,", publication: "ACM Journal on Emerging Technologies in Computing Systems, (JETC)", time: "2020", url: "https://dl.acm.org/doi/fullHtml/10.1145/3399670"}
    - {author: "Jia Guo, Radu Teodorescu, Gagan Agrawal", title: "A Pattern-Based API for Mapping Applications to a Hierarchy of Multi-Core Devices", publication: "IEEE/ACM International Symposium on Cluster, Cloud and Internet Computing (CCGrid)", time: "May 2020", url: "https://ieeexplore.ieee.org/document/9139746"}
    - {author: "Yuan Xiao, Yinqian Zhang, Radu Teodorescu", title: "SPEECHMINER: A Framework for Investigating and Measuring Speculative Execution Vulnerabilities", publication: "Network and Distributed System Security Symposium (NDSS)", time: "2020", url: "https://www.ndss-symposium.org/ndss-paper/speechminer-a-framework-for-investigating-and-measuring-speculative-execution-vulnerabilities/"}
    - {author: "Li Zhou, Mohammad Samavatian, Anys Bacha, Saikat Majumdar, Radu Teodorescu", title: "Adaptive parallel execution of deep neural networks on heterogeneous edge devices", publication: "ACM/IEEE Symposium on Edge Computing, (SEC)", time: "2019 ", url: "https://dl.acm.org/doi/10.1145/3318216.3363312"}
    - {author: "Kristin Barber, Anys Bacha, Li Zhou, Yinqian Zhang, Radu Teodorescu", title: "SpecShield: Shielding Speculative Data from Microarchitectural Covert Channels", publication: "International Conference on Parallel Architectures and Compilation Techniques (PACT)", time: "September 2019 ", url: "http://web.cse.ohio-state.edu/~teodorescu.1/resources/papers/specshield_pact2019.pdf"}
    - {author: "Kristin Barber, Anys Bacha, Li Zhou, Yinqian Zhang, Radu Teodorescu", title: " Isolating Speculative Data to Prevent Transient Execution Attacks", publication: "Computer Architecture Letters (CAL)", time: "2019 ", url: "https://ieeexplore.ieee.org/document/8714070"}
    - {author: "Li Zhou, Ren Chen, Yinglong Xia, Radu Teodorescu", title: "C-Graph: A highly efficient concurrent graph reachability query framework", publication: "International Conference on Parallel Processing (ICPP)", time: "2018 ", url: "https://dl.acm.org/doi/10.1145/3225058.3225136"}
    - {author: "Xiang Pan, Anys Bacha, Spencer Rudolph, Li Zhou, Yinqian Zhang, Radu Teodorescu", title: " NVCool: When Non-Volatile Caches Meet Cold Boot Attacks", publication: "IEEE International Conference on Computer Design (ICCD)", time: "2018", url: "https://ieeexplore.ieee.org/document/8615722"}
    - {author: "Xiang Pan, Anys Bacha and Radu Teodorescu", title: "Respin: Rethinking Near-Threshold Multiprocessor Design with Non-Volatile Memory", publication: " IEEE International Parallel & Distributed Processing Symposium (IPDPS)", time: "May 2017", url: "https://ieeexplore.ieee.org/document/7967116"}
    - {author: "Venmugil Elango, Naser Sedaghati, Fabrice Rastello, Louis-Noel Pouchet, J. Ramanujam, Radu Teodorescu,P. Sadayappan", title: "On Using the Roofline Model with Lower Bounds on Data Movement, HiPEAC", publication: "European Network on High-performance Embedded Architecture and Compilation", time: "2017", url: "https://dl.acm.org/doi/10.1145/2693656"}
    - {author: "Dimitrios Skarlatos, Renji Thomas, Aditya Agrawal, Shibin Qin, Robert Pilawa, Ulya Karpuzcu, Radu Teodorescu, Nam Sung Kim, Josep Torrellas, Snatch", title: "Opportunistically Reassigning Power Allocation between Processor and Memory in 3D Stacks", publication: "International Symposium on Microarchitecture (MICRO)", time: "October 2016 ", url: ""}
    - {author: "Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, Radu Teodorescu", title: "One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation", publication: "USENIX Security'16", time: "August 2016 ", url: "https://www.usenix.org/system/files/conference/usenixsecurity16/sec16_paper_xiao.pdf"}
    - {author: "Renji Thomas, Naser Sedaghati, Radu Teodorescu", title: "EmerGPU: Understanding and Mitigating Resonance-Induced Voltage Noise in GPU Architectures", publication: "International Symposium on Performance Analysis of Systems and Software (ISPASS)", time: "April 2016 ", url: "https://ieeexplore.ieee.org/document/7482076/"}
    - {author: "Renji Thomas, Kristin Barber, Naser Sedaghati, Li Zhou, Radu Teodorescu", title: "Core Tunneling: Variation-Aware Voltage Noise Mitigation in GPUs", publication: "International Symposium on High-Performance Computer Architecture (HPCA)", time: " March 2016 ", url: "https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/thomas_hpca2016.pdf"}
    - {author: "Anys Bacha and Radu Teodorescu", title: "Authenticache: Harnessing Cache ECC for System Authentication", publication: "International Symposium on Microarchitecture (MICRO)", time: "December 2015 ", url: "https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/bacha-micro15.pdf"}
    - {author: "Anys Bacha and Radu Teodorescu", title: "Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors", publication: "International Symposium on Microarchitecture (MICRO)", time: "December 2014 ", url: ""}
    - {author: "Xiang Pan and Radu Teodorescu", title: "NVSleep: Using Non-Volatile Memory to Enable Fast Sleep/Wakeup of Idle Cores", publication: "IEEE International Conference on Computer Design (ICCD)", time: "October 2014 ", url: ""}
    - {author: "Anys Bacha and Radu Teodorescu", title: " Dynamic Reduction of Voltage Margins by Leveraging On-chip ECC in Itanium II Processors", publication: " International Symposium on Computer Architecture (ISCA)", time: "June 2013 ", url: "https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/bacha-isca13.pdf"}
    - {author: "Timothy N. Miller, Renji Thomas, Xiang Pan, Radu Teodorescu", title: "VRSync: Characterizing and Eliminating Synchronization-Induced Voltage Emergencies in Many-core Processors", publication: "International Symposium on Computer Architecture (ISCA)", time: "June 2012 ", url: "https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/vrsync-isca12.pdf"}
    - {author: "Timothy Miller, Nagarjuna Surapaneni, Radu Teodorescu", title: "Runtime failure rate targeting for energy-efficient reliability in chip microprocessors", publication: "Concurrency and Computation: Practice and Experience (CCPE) ", time: "July 2012 ", url: "https://onlinelibrary.wiley.com/doi/abs/10.1002/cpe.2898"}
    - {author: "Timothy N. Miller, Xiang Pan, Renji Thomas, Naser Sedaghati, Radu Teodorescu", title: "Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips", publication: "International Symposium on High-Performance Computer Architecture (HPCA)", time: "February 2012 ", url: "https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/booster-hpca12.pdf"}
    - {author: "Timothy Miller, Renji Thomas and Radu Teodorescu", title: " Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units", publication: "IEEE Computer Architecture Letters (CAL)", time: "2012", url: "https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/ntcvar-cal12.pdf"}
    - {author: "Naser Sedaghati, Renji Thomas, Louis-Noel Pouchet, Radu Teodorescu, P. Sadayappan", title: " StVEC: A Vector Instruction Extension for High Performance Stencil Computation", publication: "International Conference on Parallel Architectures and Compilation Techniques (PACT)", time: "October 2011 ", url: "https://www.cse.ohio-state.edu/~sedaghat/download/sedaghati_pact_11.pdf"}
    - {author: "Timothy Miller, James Dinan, Renji Thomas, Bruce Adcock and Radu Teodorescu", title: " Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches", publication: "International Symposium on Microarchitecture (MICRO)", time: "December 2010 ", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/parichute-micro2010.pdf "}
    - {author: "Timothy Miller, Nagarjuna Surapaneni and Radu Teodorescu", title: "Flexible Error Protection for Energy Efficient Reliable Architectures", publication: "International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), Petr√≥polis, Brazil", time: " October 2010", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/flexarch-sbac10.pdf"}
    - {author: "Radu Teodorescu and Josep Torrellas", title: "Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors", publication: "35th International Symposium on Computer Architecture (ISCA)", time: "June 2008 ", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-ISCA08.pdf"}
    - {author: "Smruti R. Sarangi, Brian Greskamp, Radu Teodorescu, Jun Nakano, Abhishek Tiwari and Josep Torrellas", title: "VARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects", publication: " IEEE Transactions on Semiconductor Manufacturing (IEEE TSM)", time: "February 2008 ", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/varius-tsm.pdf"}
    - {author: "Radu Teodorescu, Jun Nakano, Abhishek Tiwari and Josep Torrellas", title: "Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing", publication: "40th International Symposium on Microarchitecture (MICRO)", time: "December 2007 ", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/dfgbb-micro07.pdf"}
    - {author: "Pin Zhou, Radu Teodorescu and Yuanyuan Zhou", title: "HARD: Hardware-Assisted Lockset-based Race Detection", publication: "IEEE International Symposium on High-Performance Computer Architecture (HPCA)", time: "February 2007 ", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/hard-HPCA07.pdf"}
    - {author: "Radu Teodorescu, Jun Nakano, Josep Torrellas", title: " SWICH: A Prototype for Efficient Cache-Level Checkpointing and Rollback", publication: " IEEE Micro, vol. 26", time: "Sept/Oct, 2006 ", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-SWICH.pdf"}
    - {author: "Radu Teodorescu and Josep Torrellas", title: "Prototyping Architectural Support for Program Rollback Using FPGAs", publication: "IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)", time: "April 2005 ", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-FCCM05.pdf"} 
    - {author: "Nedevschi, S., Teodorescu, R., Gyongyi, Z., Nedevschi, S., Jr., Leuca, A. and Olinic, D.", title: "Integrated Medical Imaging Environment", publication: "International Conference on Automation, Quality, and Testing, Robotics", time: "May 2002", url: ""}
    - {author: "Nedevschi, S., Gyongyi, Z., Teodorescu, R., Nedevschi, S., Jr. and Olinic, D.", title: "Distributed system for medical image acquisition, processing, storage, and retrieval", publication: "First RoEduNet Conference", time: "April 2002", url: ""}
    - {author: "Nedevschi, S., Salomie, I., Gyongyi, Z., Teodorescu, R., Nedevschi, S., Jr. and Olinic, D.", title: "Retrieval of DICOM ultrasound images based on structured medical description", publication: "International Conference on Emerging Telecommunications Technologies and Applications", time: "October 2001", url: ""}
    - {author: "Nedevschi, S., Gyongyi, Z., Teodorescu, R., Nedevschi, S., Jr. and Olinic, D.", title: "E-environment for medical image processing", publication: " Electronic Business on the Internet", time: "October 2001", url: ""}
    - {author: "Nedevschi, S., Olinic, D., Gyongyi, Z., Teodorescu, R. and Nedevschi, S., Jr.", title: "Feature based retrieval of echocardiographic images using DICOM structured reporting", publication: "IEEE Computers in Cardiology", time: "September 2001", url: ""}
workshop:
   - {author: "Li Zhou, Hao Wen, Radu Teodorescu, David H.C. Du", title: "Distributing Deep Neural Networks with Containerized Partitions at the Edge", publication: "HotEdge '19 Workshop at 2019 USENIX Annual Technical Conference", time: "2019", url: "https://www.usenix.org/conference/hotedge19/presentation/zhou"}
   - {author: "Timothy Miller, Renji Thomas and Radu Teodorescu", title: "Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Stages", publication: "Workshop on Energy-Efficient Design, in conjunction with ISCA", time: "June 2011", url: ""}
   - {author: "Timothy Miller, Nagarjuna Surapaneni, Radu Teodorescu and Joanne Degroat", title: "Flexible Redundancy in Robust Processor Architecture", publication: "Workshop on Energy-Efficient Design (WEED), in conjunction with ISCA", time: "June 2009", url: ""}
   - {author: "Radu Teodorescu, Brian Greskamp, Jun Nakano, Smruti R. Sarangi, Abhishek Tiwari and Josep Torrellas", title: "VARIUS: A Model of Parameter Variation and Resulting Timing Errors for Microarchitects", publication: "Workshop on Architectural Support for Gigascale Integration (ASGI), in conjunction with ISCA", time: "June 2007", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-varius.pdf"}
   - {author: "S. Chen, B. Falsafi, P. B. Gibbons, M. Kozuch, T. C. Mowry, R. Teodorescu, A. Ailamaki, L. Fix, G. R. Ganger, B. Lin, S. W. Schlosser", title: "Log-Based Architectures for Continuous Monitoring of Deployed Code", publication: "Workshop on Architectural and System Support for Improving Software Dependability (ASID), in conjunction with ASPLOS", time: "October 2006", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/lba-ASID.pdf"}
   - {author: "Radu Teodorescu and Josep Torrellas", title: "Empowering Software Debugging Through Architectural Support for Program Rollback", publication: "Workshop on the Evaluation of Software Defect Detection Tools, in conjunction with PLDI 2005", time: "June 2005", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-BUGS05.pdf"}
   - {author: "Radu Teodorescu and Josep Torrellas", title: "The Design Complexity of Program Undo Support in a General-Purpose Processor", publication: "Workshop on Complexity-Effective Design, in conjunction with ISCA 2005", time: "June 2005", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-WCED05.pdf"}
   - {author: "Radu Teodorescu and Josep Torrellas", title: "Prototyping Architectural Support for Program Rollback: An Application to Software Debugging", publication: "Workshop on Architecture Research Using FPGA Platforms, in conjunction with HPCA-11", time: "February 2005", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-WARFP05.pdf"}
thesis:
    - {type: "Ph.D. Thesis", title: "Multilayer Techniques to Address Parameter Variation", institution: "University of Illinois at Urbana-Champaign" , time: "October 2008", advisor: "Josep Torrellas", url: ""}
    - {type: "Master's Thesis", title: "Prototyping Architectural Support for Program Rollback Using Programmable Logic", institution: "University of Illinois at Urbana-Champaign" , time: "May 2005", advisor: "Josep Torrellas", url: "http://web.cse.ohio-state.edu/~teodorescu.1/download/papers/teodorescu-MS-thesis.pdf"}
    - {type: "Engineer Diploma Thesis", title: "DICOM Compliant Structured Reports - Encoding and Communication", institution: "Technical University of Cluj-Napoca" , time: "June 2002", advisor: "Sergiu Nedevschi", url: ""}
reports:
    - {author: "Shimin Chen, Babak Falsafi, PB Gibbons, M Kozuch, TC Mowry, R Teodorescu, A Ailamaki, L Fix, GR Ganger, SW Schlosser,", title: "Logs and lifeguards: Accelerating dynamic program monitoring,", publication: "Technical Report IRP-TR-06-05, Intel Research Pittsburgh, May 2006",url: "https://web.cse.ohio-state.edu/~teodorescu.1/download/papers/IRP-TR-06-05.pdf"}
    - {author: "Nedevschi, S., Salomie, I., Nedevschi, S., Jr., Gyongyi, Z. and Teodorescu, R.,", title: "DICOM Compatible Distributed System for Medical Image Acquisition, Processing, Storage, and Retrieval in Hospital Environments,", publication: "TR 34970/2001, Technical University of Cluj-Napoca, Romania",url: ""}
    - {author: "Nedevschi, S., Pusztai, K., Cret, O., Nedevschi, S., Jr., Gyongyi, Z., Teodorescu, R. and Balaban, R.,", title: "Research and Application Development in the Domains of Reconfigurable Architectures and Rapid Prototyping,", publication: "TR 37118/2000, Technical University of Cluj-Napoca, Romania", url: ""}
    - {author: "Nedevschi, S., Pusztai, K., Cret, O., Nedevschi, S., Jr., Gyongyi, Z. and Teodorescu, R.,", title: "Research in the Domain of Reconfigurable Architectures, Development of Teaching Aids and Demonstrative Materials,", publication: "TR 33830/1999, Technical University of Cluj-Napoca, Romania", url: ""}
