// Seed: 1181678982
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6
    , id_14,
    input wor id_7,
    input supply0 id_8,
    input uwire id_9,
    input wire id_10,
    input supply0 id_11,
    output wand id_12
);
  wire id_15;
  assign id_4  = 1'd0;
  assign id_12 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output wire id_2,
    output supply1 id_3,
    input uwire id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    input tri1 id_8
);
  wire id_10;
  wire id_11;
  module_0(
      id_8, id_5, id_1, id_8, id_6, id_5, id_7, id_7, id_8, id_5, id_8, id_7, id_3
  );
  wire id_12;
endmodule
