// Seed: 1800494337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_9;
  reg  id_10;
  assign id_6 = id_1;
  assign id_8 = id_7;
  assign id_4 = id_9 == -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_5,
      id_1,
      id_9,
      id_6,
      id_6,
      id_9
  );
  wire id_11;
  initial id_8 <= id_10;
  id_12(
      .id_0(id_8), .id_1(-1 - 1), .id_2(-1)
  );
  wire id_13;
endmodule
