#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../../cmucal.h"

enum sfr_block_id {
    CMU_ALIVE = SFR_BLOCK_TYPE,
    CMU_SCA,
    CMU_DBGCORE,
    CMU_AUD,
    CMU_BYRP,
    CMU_CHUB,
    CMU_VTS,
    CMU_CHUBVTS,
    CMU_CMGP,
    CMU_TOP,
    CMU_CPUCL0,
    CMU_CPUCL0_GLB,
    CMU_CPUCL1,
    CMU_CPUCL2,
    CMU_CPUCL3,
    CMU_DSU,
    CMU_CSIS,
    CMU_AOCCSIS,
    CMU_DLFE,
    CMU_DNC,
    CMU_DPUB,
    CMU_DPUF0,
    CMU_DPUF1,
    CMU_DSP,
    CMU_G3D,
    CMU_G3DCORE,
    CMU_GNPU,
    CMU_HSI0,
    CMU_HSI1,
    CMU_ICPU,
    CMU_DOF,
    CMU_LME,
    CMU_M2M,
    CMU_MCSC,
    CMU_MFC,
    CMU_MFD,
    CMU_MIF,
    CMU_S2D,
    CMU_MLSC,
    CMU_MSNR,
    CMU_MTNR,
    CMU_NOCL0,
    CMU_NOCL1,
    CMU_NOCL2A,
    CMU_NOCL2B,
    CMU_NPUMEM,
    CMU_PERIC0,
    CMU_PERIC1,
    CMU_PERIC2,
    CMU_PERIS,
    CMU_RGBP,
    CMU_SDMA,
    CMU_SNPU,
    CMU_PSP,
    CMU_UFD,
    CMU_UFS,
    CMU_UNPU,
    CMU_YUVP,
    CMU_PMU_treeOnly,
    CMU_MODEM_treeOnly,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum sfr_id {
    CMU_ALIVE_SPARE0_SPARE= SFR_TYPE,
    CMU_ALIVE_SPARE1_SPARE,
    CMU_ALIVE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_ALIVE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_ALIVE_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_ALIVE_CLKOUT_CON_CLK_ALIVE_CLKOUT0,
    CMU_ALIVE_DBG_NFO_CLK_ALIVE_CLKOUT0,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_AUD_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_AUD_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_BOOST,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_BOOST,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CMGP_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_CMGP_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_DBGCORE_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_DBGCORE_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_NPUMEM_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_NPUMEM_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_PERIS_TMU,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_PERIS_TMU,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UFD_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_UFD_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_NOC,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_NOC_PMULH,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_NOC_PMULH,
    CMU_ALIVE_CLK_CON_DIV_CLK_ALIVE_SPMI,
    CMU_ALIVE_DBG_NFO_DIV_CLK_ALIVE_SPMI,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_AUD_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_AUD_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_BOOST,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_BOOST,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CHUBVTS_RCO,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CHUBVTS_RCO,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CMGP_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CMGP_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_DBGCORE_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_DBGCORE_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_NOCL0_BOOST,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_NOCL0_BOOST,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_NOCL1_BOOST,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_NOCL1_BOOST,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_NOCL2B_BOOST,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_NOCL2B_BOOST,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_NPUMEM_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_NPUMEM_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_NPUMEM_NOC_APG,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_NPUMEM_NOC_APG,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_PERIS_TMU,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_PERIS_TMU,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_SCA_DBGCORE_UART,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_SCA_DBGCORE_UART,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_SCA_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_SCA_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_SCA_PMULH,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_SCA_PMULH,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UFD_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_UFD_NOC,
    CMU_ALIVE_CLK_CON_GAT_GATE_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_DBG_NFO_GATE_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_AUD_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_AUD_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_BOOST,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_BOOST,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_CHUBVTS_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_CSIS_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_NPUMEM_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_NPUMEM_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UFD_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_UFD_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKALIVE_UNPU_NOC,
    CMU_ALIVE_PLL_CON0_MUX_CLKCMU_ALIVE_NOC_USER,
    CMU_ALIVE_PLL_CON1_MUX_CLKCMU_ALIVE_NOC_USER,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_ALIVE_NOC_USER,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_CMGP_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_CMGP_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLKCMU_DBGCORE_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLKCMU_DBGCORE_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_DBGCORE_UART,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_NOC,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_NOC,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_SPMI,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_SPMI,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_TIMER,
    CMU_ALIVE_CLK_CON_MUX_CLK_ALIVE_TIMER_APM1,
    CMU_ALIVE_DBG_NFO_MUX_CLK_ALIVE_TIMER_APM1,
    CMU_ALIVE_PLL_CON0_MUX_CLK_RCO_ALIVE_USER,
    CMU_ALIVE_PLL_CON1_MUX_CLK_RCO_ALIVE_USER,
    CMU_ALIVE_DBG_NFO_MUX_CLK_RCO_ALIVE_USER,
    CMU_ALIVE_OSC_CON3_RCO400,
    CMU_ALIVE_OSC_CON4_RCO400,
    CMU_ALIVE_OSC_CON0_RCO400,
    CMU_ALIVE_OSC_LOCKTIME_RCO400,
    CMU_ALIVE_OSC_CON1_RCO400,
    CMU_ALIVE_OSC_CON2_RCO400,
    CMU_ALIVE_DBG_NFO_RCO400,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK,
    CMU_ALIVE_MEMPG_CON_AHB_BUSMATRIX_ALIVE_1,
    CMU_ALIVE_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_ALIVE_1,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_GPIO_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_GPIO_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2AP_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2APM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2APM_1_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2APM_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2AP_1_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2AP_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2PMU_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_1_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_INTCOMB_VGPIO2PMU_1_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APBIF_PMU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_APBIF_PMU_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_APM_DTA_QCH_APB,
    CMU_ALIVE_DBG_NFO_APM_DTA_QCH_APB,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_CLKMON_QCH,
    CMU_ALIVE_DBG_NFO_CLKMON_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_CMU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_CMU_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_D_TZPC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_D_TZPC_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_ECU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_ECU_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_DBG,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION0_QCH_S_DBG,
    CMU_ALIVE_QCH_CON_GREBEINTEGRATION0_QCH_S_GREBE,
    CMU_ALIVE_DBG_NFO_GREBEINTEGRATION0_QCH_S_GREBE,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH,
    CMU_ALIVE_DBG_NFO_HW_SCANDUMP_CLKSTOP_CTRL_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_IP_ASYNCPMU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNCPMU_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_IP_ASYNCPMU_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IP_ASYNCPMU_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_LH_INT_COMB_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_INT_COMB_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK,
    CMU_ALIVE_QCH_CON_MCT_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_MCT_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_PMU_QCH_PMU,
    CMU_ALIVE_DBG_NFO_PMU_QCH_PMU,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_DTA_XIU_DP_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_DTA_XIU_DP_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_DTA_XIU_DP_APM_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_DTA_XIU_DP_APM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_SCA_XIU_DP_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_SCA_XIU_DP_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_SCA_XIU_DP_APM_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_SCA_XIU_DP_APM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_QCH_CON_QCH_ADAPTER_XIU_DP_APM_QCH,
    CMU_ALIVE_DBG_NFO_QCH_ADAPTER_XIU_DP_APM_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_RSTNSYNC_CLK_ALIVE_APM0_QCH,
    CMU_ALIVE_DBG_NFO_RSTNSYNC_CLK_ALIVE_APM0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_PMU_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_PMU_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_S2PC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_S2PC_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_SPC_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SPC_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_2,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_2,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_3,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_3,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_4,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_4,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_5,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_5,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_2,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_2,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_3,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_3,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_4,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_4,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_5,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_5,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_SYSREG_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_SYSREG_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_TIMER0_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_TIMER0_ALIVE_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_TIMER0_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_TIMER0_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK,
    CMU_ALIVE_QCH_CON_VGEN_LITE_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_VGEN_LITE_ALIVE_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK,
    CMU_ALIVE_QCH_CON_WDT_APM0_QCH,
    CMU_ALIVE_DBG_NFO_WDT_APM0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_DP_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_DP_APM_IPCLKPORT_ACLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_MI_IP_ASYNCPMU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNCPMU_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_MI_IP_ASYNCPMU_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_MI_IP_ASYNCPMU_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_LH_AXI_SI_IPMU_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_LH_AXI_SI_IPMU_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_LH_AXI_SI_IPMU_ALIVE_QCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IPMU_ALIVE_QCH,
    CMU_ALIVE_PCH_CON_LH_AXI_SI_IPMU_ALIVE_PCH,
    CMU_ALIVE_DBG_NFO_LH_AXI_SI_IPMU_ALIVE_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_AUD_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_AUD_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_PMU_ALIVE_AUD_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_AUD_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_PMU_ALIVE_AUD_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_AUD_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_PMU_ALIVE_CMGP_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_CMGP_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_PMU_ALIVE_CMGP_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_CMGP_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CSIS_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CSIS_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_PMU_ALIVE_CSIS_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_CSIS_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_PMU_ALIVE_CSIS_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_CSIS_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_HSI0_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_HSI0_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_PMU_ALIVE_HSI0_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_HSI0_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_PMU_ALIVE_HSI0_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_HSI0_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_NPUMEM_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_NPUMEM_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_PMU_ALIVE_NPUMEM_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NPUMEM_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_PMU_ALIVE_NPUMEM_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NPUMEM_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_PSP_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_PSP_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_PMU_ALIVE_PSP_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_PSP_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_PMU_ALIVE_PSP_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_PSP_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UFD_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UFD_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_PMU_ALIVE_UFD_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_UFD_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_PMU_ALIVE_UFD_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_UFD_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_ALIVE_QCH_CON_SLH_AXI_SI_PMU_ALIVE_UNPU_QCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_UNPU_QCH,
    CMU_ALIVE_PCH_CON_SLH_AXI_SI_PMU_ALIVE_UNPU_PCH,
    CMU_ALIVE_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_UNPU_PCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_XIU_PMU_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_XIU_PMU_ALIVE_IPCLKPORT_ACLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM,
    CMU_ALIVE_QCH_CON_ASYNCAHB_MI_APM0_QCH,
    CMU_ALIVE_DBG_NFO_ASYNCAHB_MI_APM0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK,
    CMU_ALIVE_QCH_CON_RTC_0_QCH,
    CMU_ALIVE_DBG_NFO_RTC_0_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK,
    CMU_ALIVE_QCH_CON_RTC_S_QCH,
    CMU_ALIVE_DBG_NFO_RTC_S_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_SCLKINT,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_SCLKINT,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_P,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P_2,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_P_2,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P_3,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_P_3,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P_4,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_P_4,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_P_5,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_P_5,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_QCH_S,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_QCH_S,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_SCLKINT,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_SCLKINT,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_P,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P_2,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_P_2,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P_3,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_P_3,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P_4,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_P_4,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_P_5,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_P_5,
    CMU_ALIVE_QCH_CON_SPMI_MASTER_PMIC_1_QCH_S,
    CMU_ALIVE_DBG_NFO_SPMI_MASTER_PMIC_1_QCH_S,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK,
    CMU_ALIVE_DMYQCH_CON_OTP_ALIVE_SERIALIZER_QCH,
    CMU_ALIVE_DBG_NFO_OTP_ALIVE_SERIALIZER_QCH,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK,
    CMU_ALIVE_CLK_CON_GAT_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ALIVE_DBG_NFO_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SCA_SPARE0_SPARE,
    CMU_SCA_SPARE1_SPARE,
    CMU_SCA_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_SCA_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_SCA_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_SCA_CLK_CON_CLK_BUF_CLK_SCA_DBGCORE_UART,
    CMU_SCA_DBG_NFO_CLK_BUF_CLK_SCA_DBGCORE_UART,
    CMU_SCA_CLK_CON_CLK_BUF_CLK_SCA_NOC,
    CMU_SCA_DBG_NFO_CLK_BUF_CLK_SCA_NOC,
    CMU_SCA_CLK_CON_CLK_BUF_CLK_SCA_NOC_PMULH,
    CMU_SCA_DBG_NFO_CLK_BUF_CLK_SCA_NOC_PMULH,
    CMU_SCA_CLKOUT_CON_CMU_SCA_CLKOUT0,
    CMU_SCA_DBG_NFO_CMU_SCA_CLKOUT0,
    CMU_SCA_CLK_CON_DIV_CLK_SCA_NOC_LH,
    CMU_SCA_DBG_NFO_DIV_CLK_SCA_NOC_LH,
    CMU_SCA_CLK_CON_MUX_CLK_SCA_TIMER,
    CMU_SCA_DBG_NFO_MUX_CLK_SCA_TIMER,
    CMU_SCA_CLK_CON_MUX_CLK_SCA_TIMER_APM1,
    CMU_SCA_DBG_NFO_MUX_CLK_SCA_TIMER_APM1,
    CMU_SCA_CLK_CON_MUX_CLK_SCA_TIMER_ASM,
    CMU_SCA_DBG_NFO_MUX_CLK_SCA_TIMER_ASM,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_IPCLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_ACLK,
    CMU_SCA_MEMPG_CON_APM1_ISRAMC_4,
    CMU_SCA_DBG_NFO_MEMPG_CON_APM1_ISRAMC_4,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_PCLK,
    CMU_SCA_QCH_CON_APM1_ISRAMC_QCH,
    CMU_SCA_DBG_NFO_APM1_ISRAMC_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK,
    CMU_SCA_MEMPG_CON_ASM_ISRAMC_6,
    CMU_SCA_DBG_NFO_MEMPG_CON_ASM_ISRAMC_6,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK,
    CMU_SCA_QCH_CON_ASM_ISRAMC_QCH,
    CMU_SCA_DBG_NFO_ASM_ISRAMC_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM,
    CMU_SCA_QCH_CON_ASYNCAHB_MI_APM1_QCH,
    CMU_SCA_DBG_NFO_ASYNCAHB_MI_APM1_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM,
    CMU_SCA_QCH_CON_ASYNCAHB_MI_ASM_QCH,
    CMU_SCA_DBG_NFO_ASYNCAHB_MI_ASM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_ASYNCINTERRUPT_APM1_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_ASYNCINTERRUPT_APM1_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_ASYNCINTERRUPT_APM1_QCH_ASYNCINTERRUPT_APM1,
    CMU_SCA_DBG_NFO_ASYNCINTERRUPT_APM1_QCH_ASYNCINTERRUPT_APM1,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM,
    CMU_SCA_DBG_NFO_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_BARAC_APM1_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_BARAC_APM1_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_BARAC_APM1_QCH,
    CMU_SCA_DBG_NFO_BARAC_APM1_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_BARAC_ASM_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_BARAC_ASM_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_BARAC_ASM_QCH,
    CMU_SCA_DBG_NFO_BARAC_ASM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_BARAC_UNPU_REMAPPER_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_BARAC_UNPU_REMAPPER_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_BARAC_UNPU_REMAPPER_QCH,
    CMU_SCA_DBG_NFO_BARAC_UNPU_REMAPPER_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_CMU_SCA_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_CMU_SCA_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_CMU_SCA_QCH,
    CMU_SCA_DBG_NFO_CMU_SCA_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_DBGCORE_UART_QCH,
    CMU_SCA_DBG_NFO_DBGCORE_UART_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_INTMEM_IPCLKPORT_I_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_INTMEM_IPCLKPORT_I_ACLK,
    CMU_SCA_MEMPG_CON_INTMEM_0,
    CMU_SCA_DBG_NFO_MEMPG_CON_INTMEM_0,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_INTMEM_IPCLKPORT_I_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_INTMEM_IPCLKPORT_I_PCLK,
    CMU_SCA_QCH_CON_INTMEM_QCH,
    CMU_SCA_DBG_NFO_INTMEM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,
    CMU_SCA_DBG_NFO_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,
    CMU_SCA_PCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_PCH,
    CMU_SCA_DBG_NFO_LH_AXI_MI_ID_DBGCORE_ALIVE_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_LH_AXI_MI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_LH_AXI_MI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_LH_AXI_MI_LD_UNPU_ALIVE_QCH,
    CMU_SCA_DBG_NFO_LH_AXI_MI_LD_UNPU_ALIVE_QCH,
    CMU_SCA_PCH_CON_LH_AXI_MI_LD_UNPU_ALIVE_PCH,
    CMU_SCA_DBG_NFO_LH_AXI_MI_LD_UNPU_ALIVE_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH,
    CMU_SCA_DBG_NFO_LH_AXI_SI_IP_ALIVE_QCH,
    CMU_SCA_PCH_CON_LH_AXI_SI_IP_ALIVE_PCH,
    CMU_SCA_DBG_NFO_LH_AXI_SI_IP_ALIVE_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_LLCAID_AXI_D_NOCL2B_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_LLCAID_AXI_D_NOCL2B_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_LLCAID_AXI_D_NOCL2B_QCH,
    CMU_SCA_DBG_NFO_LLCAID_AXI_D_NOCL2B_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM0_APM1_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM0_APM1_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM1_AP_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM1_AP_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM1_ASM_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM1_ASM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM1_DNC_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM1_DNC_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM1_DNC_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM1_DNC_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM_AP_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM_AP_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM_ASM_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM_ASM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM_AUD_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM_AUD_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM_CHUB_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM_CHUB_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM_CP_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM_CP_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM_CP_1_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM_CP_1_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM_GNSS_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM_GNSS_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_APM_VTS_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_APM_VTS_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_AP_ASM_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_AP_ASM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_AP_CHUB_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_AP_CHUB_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_AP_CP_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_AP_CP_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_AP_CP_S_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_AP_CP_S_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_AP_DBGCORE_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_AP_DBGCORE_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_AP_GNSS_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_AP_GNSS_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_ASM_CP_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_ASM_CP_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_CP_CHUB_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_CP_CHUB_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_CP_GNSS_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_CP_GNSS_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_MAILBOX_GNSS_CHUB_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_GNSS_CHUB_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK,
    CMU_SCA_MEMPG_CON_MAILBOX_SHARED_SRAM_2,
    CMU_SCA_DBG_NFO_MEMPG_CON_MAILBOX_SHARED_SRAM_2,
    CMU_SCA_QCH_CON_MAILBOX_SHARED_SRAM_QCH,
    CMU_SCA_DBG_NFO_MAILBOX_SHARED_SRAM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_QCH_CON_QCH_ADAPTER_SCA_XIU_D_ALIVE_QCH,
    CMU_SCA_DBG_NFO_QCH_ADAPTER_SCA_XIU_D_ALIVE_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_QCH_CON_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_QCH,
    CMU_SCA_DBG_NFO_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_CLK_SCA_AON_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_CLK_SCA_AON_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_CLK_SCA_AON_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_CLK_SCA_AON_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_CLK_SCA_APM1_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_CLK_SCA_APM1_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_CLK_SCA_APM1_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_CLK_SCA_APM1_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_CLK_SCA_ASM_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_CLK_SCA_ASM_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_CLK_SCA_ASM_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_CLK_SCA_ASM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_CLK_SCA_NOC_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_CLK_SCA_NOC_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_RET_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_RET_IPCLKPORT_CLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_SR_CLK_SCA_NOC_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_SR_CLK_SCA_NOC_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_RET_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_RET_IPCLKPORT_CLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RTC_1_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RTC_1_IPCLKPORT_PCLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK,
    CMU_SCA_MEMPG_CON_S2MPU_S0_ALIVE_7,
    CMU_SCA_DBG_NFO_MEMPG_CON_S2MPU_S0_ALIVE_7,
    CMU_SCA_QCH_CON_S2MPU_S0_ALIVE_QCH_S0,
    CMU_SCA_DBG_NFO_S2MPU_S0_ALIVE_QCH_S0,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_S2MPU_S0_PMMU0_ALIVE_QCH_S0,
    CMU_SCA_DBG_NFO_S2MPU_S0_PMMU0_ALIVE_QCH_S0,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_S2MPU_S0_PMMU1_ALIVE_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_S2MPU_S0_PMMU1_ALIVE_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_S2MPU_S0_PMMU1_ALIVE_QCH_S0,
    CMU_SCA_DBG_NFO_S2MPU_S0_PMMU1_ALIVE_QCH_S0,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_MI_LD_CHUBVTS_ALIVE_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_MI_LD_CHUBVTS_ALIVE_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_MI_LD_GNSS_ALIVE_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_MI_LD_GNSS_ALIVE_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_MI_LD_GNSS_ALIVE_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_MI_LP_MODEM_ALIVE_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_MI_LP_MODEM_ALIVE_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_MI_LP_MODEM_ALIVE_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_SI_LP_ALIVE_CHUBVTS_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CHUBVTS_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CMGP_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_SI_LP_ALIVE_CMGP_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_LP_ALIVE_CMGP_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_SI_LP_ALIVE_UNPU_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_LP_ALIVE_UNPU_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_SI_LP_ALIVE_UNPU_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_LP_ALIVE_UNPU_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_TIMER_APM1_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_TIMER_APM1_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_TIMER_APM1_QCH,
    CMU_SCA_DBG_NFO_TIMER_APM1_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_TIMER_ASM_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_TIMER_ASM_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_TIMER_ASM_QCH,
    CMU_SCA_DBG_NFO_TIMER_ASM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_WDT_APM1_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_WDT_APM1_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_WDT_APM1_QCH,
    CMU_SCA_DBG_NFO_WDT_APM1_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_WDT_ASM_IPCLKPORT_PCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_WDT_ASM_IPCLKPORT_PCLK,
    CMU_SCA_QCH_CON_WDT_ASM_QCH,
    CMU_SCA_DBG_NFO_WDT_ASM_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_XIU_P_ALIVE_IPCLKPORT_ACLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_CLKIN,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_CLKIN,
    CMU_SCA_MEMPG_CON_YAMIN_MCU_APM1_3,
    CMU_SCA_DBG_NFO_MEMPG_CON_YAMIN_MCU_APM1_3,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_DBGCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_DBGCLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_IWICCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_IWICCLK,
    CMU_SCA_QCH_CON_YAMIN_MCU_APM1_QCH_CLKIN,
    CMU_SCA_DBG_NFO_YAMIN_MCU_APM1_QCH_CLKIN,
    CMU_SCA_QCH_CON_YAMIN_MCU_APM1_QCH_DBGCLK,
    CMU_SCA_DBG_NFO_YAMIN_MCU_APM1_QCH_DBGCLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN,
    CMU_SCA_MEMPG_CON_YAMIN_MCU_ASM_5,
    CMU_SCA_DBG_NFO_MEMPG_CON_YAMIN_MCU_ASM_5,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK,
    CMU_SCA_QCH_CON_YAMIN_MCU_ASM_QCH_CLKIN,
    CMU_SCA_DBG_NFO_YAMIN_MCU_ASM_QCH_CLKIN,
    CMU_SCA_QCH_CON_YAMIN_MCU_ASM_QCH_DBGCLK,
    CMU_SCA_DBG_NFO_YAMIN_MCU_ASM_QCH_DBGCLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_SSB,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_SSB,
    CMU_SCA_QCH_CON_LH_AXI_SI_D_ALIVE_QCH,
    CMU_SCA_DBG_NFO_LH_AXI_SI_D_ALIVE_QCH,
    CMU_SCA_PCH_CON_LH_AXI_SI_D_ALIVE_PCH,
    CMU_SCA_DBG_NFO_LH_AXI_SI_D_ALIVE_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_LH_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_LH_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_CLK_SCA_NOC_LH_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_CLK_SCA_NOC_LH_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_LH_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_LH_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_SR_CLK_SCA_NOC_LH_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_SR_CLK_SCA_NOC_LH_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_SSB,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_SSB,
    CMU_SCA_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_MI_P_ALIVE_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_MI_P_ALIVE_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_MI_P_ALIVE_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB,
    CMU_SCA_QCH_CON_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_PMU_SCA_IPCLKPORT_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_PMU_SCA_IPCLKPORT_ACLK,
    CMU_SCA_QCH_CON_QCH_ADAPTER_SCA_XIU_PMU_SCA_QCH,
    CMU_SCA_DBG_NFO_QCH_ADAPTER_SCA_XIU_PMU_SCA_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_CLK_SCA_NOC_PMULH_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_CLK_SCA_NOC_PMULH_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_CLK_SCA_PMULH_AON_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_CLK_SCA_PMULH_AON_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_CLK_SCA_PMULH_AON_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_CLK_SCA_PMULH_AON_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL0_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL0_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_SI_PMU_ALIVE_NOCL0_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NOCL0_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_SI_PMU_ALIVE_NOCL0_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NOCL0_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL1_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL1_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_SI_PMU_ALIVE_NOCL1_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NOCL1_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_SI_PMU_ALIVE_NOCL1_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NOCL1_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_SI_PMU_ALIVE_NOCL2A_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NOCL2A_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_SI_PMU_ALIVE_NOCL2A_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NOCL2A_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2B_IPCLKPORT_I_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2B_IPCLKPORT_I_CLK,
    CMU_SCA_QCH_CON_SLH_AXI_SI_PMU_ALIVE_NOCL2B_QCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NOCL2B_QCH,
    CMU_SCA_PCH_CON_SLH_AXI_SI_PMU_ALIVE_NOCL2B_PCH,
    CMU_SCA_DBG_NFO_SLH_AXI_SI_PMU_ALIVE_NOCL2B_PCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_XIU_PMU_SCA_IPCLKPORT_ACLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_XIU_PMU_SCA_IPCLKPORT_ACLK,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_CLK_SCA_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_CLK_SCA_OSCCLK_RCO_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_CLK_SCA_OSCCLK_RCO_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_CLK_SCA_OSCCLK_RCO_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RTC_1_IPCLKPORT_OSCCLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RTC_1_IPCLKPORT_OSCCLK,
    CMU_SCA_QCH_CON_RTC_1_QCH,
    CMU_SCA_DBG_NFO_RTC_1_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_QCH,
    CMU_SCA_CLK_CON_GAT_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_IPCLKPORT_CLK,
    CMU_SCA_DBG_NFO_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_IPCLKPORT_CLK,
    CMU_SCA_QCH_CON_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_QCH,
    CMU_SCA_DBG_NFO_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_QCH,
    CMU_DBGCORE_SPARE0_SPARE,
    CMU_DBGCORE_SPARE1_SPARE,
    CMU_DBGCORE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DBGCORE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DBGCORE_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DBGCORE_CLKOUT_CON_CMU_DBGCORE_CLKOUT0,
    CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_CLKOUT0,
    CMU_DBGCORE_CLK_CON_DIV_CLK_DBGCORE_NOC_LH,
    CMU_DBGCORE_DBG_NFO_DIV_CLK_DBGCORE_NOC_LH,
    CMU_DBGCORE_PLL_CON0_MUX_CLKCMU_DBGCORE_USER,
    CMU_DBGCORE_PLL_CON1_MUX_CLKCMU_DBGCORE_USER,
    CMU_DBGCORE_DBG_NFO_MUX_CLKCMU_DBGCORE_USER,
    CMU_DBGCORE_CLK_CON_MUX_CLK_DBGCORE_NOC,
    CMU_DBGCORE_DBG_NFO_MUX_CLK_DBGCORE_NOC,
    CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE,
    CMU_DBGCORE_DBG_NFO_MUX_OSCCLK_DBGCORE,
    CMU_DBGCORE_CLK_CON_MUX_OSCCLK_DBGCORE_CMU,
    CMU_DBGCORE_DBG_NFO_MUX_OSCCLK_DBGCORE_CMU,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_MEMPG_CON_AHB_BUSMATRIX_DBGCORE_0,
    CMU_DBGCORE_DBG_NFO_MEMPG_CON_AHB_BUSMATRIX_DBGCORE_0,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_QCH_CON_APBIF_S2D_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_APBIF_S2D_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_CMU_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_CMU_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_D_TZPC_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_D_TZPC_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
    CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_DBG,
    CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_S_DBG,
    CMU_DBGCORE_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,
    CMU_DBGCORE_DBG_NFO_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_MI_IG_CSSYS_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_CSSYS_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_MI_IG_CSSYS_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IG_CSSYS_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IP_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_MI_IP_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_MI_IP_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_ID_DBGCORE_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK,
    CMU_DBGCORE_QCH_CON_MDIS_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_MDIS_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
    CMU_DBGCORE_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH,
    CMU_DBGCORE_DBG_NFO_RSTNSYNC_CLK_DBGCORE_GREBE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_ALO_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_ALO_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_ALO_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_ALO_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_ALO_QCH,
    CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_ALO_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_PG_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_PG_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_CORE_PG_QCH,
    CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_CORE_PG_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_PG_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_PG_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_PG_QCH,
    CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_PG_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SYSREG_DBGCORE_RET_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SYSREG_DBGCORE_RET_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_SYSREG_DBGCORE_RET_QCH,
    CMU_DBGCORE_DBG_NFO_SYSREG_DBGCORE_RET_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
    CMU_DBGCORE_QCH_CON_WDT_DBGCORE_QCH,
    CMU_DBGCORE_DBG_NFO_WDT_DBGCORE_QCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB,
    CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_SSB,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_SSB,
    CMU_DBGCORE_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH,
    CMU_DBGCORE_PCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_PCH,
    CMU_DBGCORE_DBG_NFO_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_LH_AXI_SI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_LH_AXI_SI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK,
    CMU_DBGCORE_QCH_CON_LH_AXI_SI_IG_CSSYS_ALIVE_QCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_CSSYS_ALIVE_QCH,
    CMU_DBGCORE_PCH_CON_LH_AXI_SI_IG_CSSYS_ALIVE_PCH,
    CMU_DBGCORE_DBG_NFO_LH_AXI_SI_IG_CSSYS_ALIVE_PCH,
    CMU_DBGCORE_CLK_CON_GAT_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DBGCORE_DBG_NFO_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_AUD_SPARE0_SPARE,
    CMU_AUD_SPARE1_SPARE,
    CMU_AUD_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_AUD_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_AUD_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_AUD_UNDEFINED_AUD_HCHGEN_CLKMUX,
    CMU_AUD_CLKOUT_CON_CMU_AUD_CLKOUT0,
    CMU_AUD_DBG_NFO_CMU_AUD_CLKOUT0,
    CMU_AUD_CLK_CON_DIV_CLKAUD_HSI0_NOC,
    CMU_AUD_DBG_NFO_DIV_CLKAUD_HSI0_NOC,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_AUDIF,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_AUDIF,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CNT,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CNT,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACLK,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_ACLK,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_ACP,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_ACP,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_CPU_PCLKDBG,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_DSIF,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_DSIF,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_MCLK,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_MCLK,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_NOC,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOC,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_NOCP,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_NOCP,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_PCMC,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_PCMC,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF0,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF0,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF1,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF1,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF2,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF2,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF3,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF3,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF4,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF4,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF5,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF5,
    CMU_AUD_CLK_CON_DIV_CLK_AUD_UAIF6,
    CMU_AUD_DBG_NFO_DIV_CLK_AUD_UAIF6,
    CMU_AUD_CLK_CON_GAT_GATE_CLKAUD_HSI0_NOC,
    CMU_AUD_DBG_NFO_GATE_CLKAUD_HSI0_NOC,
    CMU_AUD_PLL_CON0_MUX_CLKALIVE_AUD_NOC_USER,
    CMU_AUD_PLL_CON1_MUX_CLKALIVE_AUD_NOC_USER,
    CMU_AUD_DBG_NFO_MUX_CLKALIVE_AUD_NOC_USER,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_AUDIF0_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_AUDIF0_USER,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_AUDIF1_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_AUDIF1_USER,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_CPU_USER,
    CMU_AUD_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER,
    CMU_AUD_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER,
    CMU_AUD_DBG_NFO_MUX_CLKCMU_AUD_NOC_USER,
    CMU_AUD_PLL_CON0_MUX_CLKVTS_AUD_DMIC_USER,
    CMU_AUD_PLL_CON1_MUX_CLKVTS_AUD_DMIC_USER,
    CMU_AUD_DBG_NFO_MUX_CLKVTS_AUD_DMIC_USER,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_AUDIF,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_AUDIF,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_CPU,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_CPU,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_DSIF,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_DSIF,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_NOC,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_NOC,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_PCMC,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_PCMC,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_SCLK,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_SCLK,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_SERIAL_LIF,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_SERIAL_LIF_CORE,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF0,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF0,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF1,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF1,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF2,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF2,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF3,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF3,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF4,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF4,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF5,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF5,
    CMU_AUD_CLK_CON_MUX_CLK_AUD_UAIF6,
    CMU_AUD_DBG_NFO_MUX_CLK_AUD_UAIF6,
    CMU_AUD_PLL_CON0_MUX_CP_PCMC_CLK_USER,
    CMU_AUD_PLL_CON1_MUX_CP_PCMC_CLK_USER,
    CMU_AUD_DBG_NFO_MUX_CP_PCMC_CLK_USER,
    CMU_AUD_CLK_CON_MUX_HCHGEN_CLK_AUD_CPU,
    CMU_AUD_DBG_NFO_MUX_HCHGEN_CLK_AUD_CPU,
    CMU_AUD_PLL_CON3_PLL_AUD,
    CMU_AUD_PLL_CON6_PLL_AUD,
    CMU_AUD_PLL_CON7_PLL_AUD,
    CMU_AUD_PLL_CON4_PLL_AUD,
    CMU_AUD_PLL_CON9_PLL_AUD,
    CMU_AUD_PLL_CON8_PLL_AUD,
    CMU_AUD_PLL_CON5_PLL_AUD,
    CMU_AUD_PLL_CON0_PLL_AUD,
    CMU_AUD_PLL_LOCKTIME_PLL_AUD,
    CMU_AUD_PLL_CON1_PLL_AUD,
    CMU_AUD_PLL_CON2_PLL_AUD,
    CMU_AUD_PLL_LOCKTIME_REG_PLL_AUD,
    CMU_AUD_DBG_NFO_PLL_AUD,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
    CMU_AUD_QCH_CON_ABOX_QCH_CNT,
    CMU_AUD_DBG_NFO_ABOX_QCH_CNT,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ARAM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ARAM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_IRQ,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_IRQ,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_STAT,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_STAT,
    CMU_AUD_MEMPG_CON_ABOX_7,
    CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_7,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK,
    CMU_AUD_MEMPG_CON_ABOX_3,
    CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_3,
    CMU_AUD_QCH_CON_ABOX_QCH_ARAM,
    CMU_AUD_DBG_NFO_ABOX_QCH_ARAM,
    CMU_AUD_QCH_CON_ABOX_QCH_C2A0,
    CMU_AUD_DBG_NFO_ABOX_QCH_C2A0,
    CMU_AUD_QCH_CON_ABOX_QCH_C2A1,
    CMU_AUD_DBG_NFO_ABOX_QCH_C2A1,
    CMU_AUD_QCH_CON_ABOX_QCH_CSTAT,
    CMU_AUD_DBG_NFO_ABOX_QCH_CSTAT,
    CMU_AUD_QCH_CON_ABOX_QCH_XCLK,
    CMU_AUD_DBG_NFO_ABOX_QCH_XCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_BARAC_D_AUDCHUBVTS_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_BARAC_D_AUDCHUBVTS_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BARAC_D_AUDCHUBVTS_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_BARAC_D_AUDCHUBVTS_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_BARAC_D_AUDCHUBVTS_QCH,
    CMU_AUD_DBG_NFO_BARAC_D_AUDCHUBVTS_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_CMU_AUD_QCH,
    CMU_AUD_DBG_NFO_CMU_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_ACLK,
    CMU_AUD_DBG_NFO_DMAILBOX_AUD_QCH_ACLK,
    CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMAILBOX_AUD_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMIC_AUD0_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMIC_AUD1_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_DMIC_AUD2_QCH_PCLK,
    CMU_AUD_DBG_NFO_DMIC_AUD2_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_ACEL_SI_D_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_ACEL_SI_D_AUD_QCH,
    CMU_AUD_PCH_CON_LH_ACEL_SI_D_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_ACEL_SI_D_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_ID_UDMA_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_MI_ID_UDMA_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_MI_ID_UDMA_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_ID_UDMA_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_MI_ID_UDMA_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_ID_UDMA_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_MI_IP_PERI_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_IP_PERI_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_MI_IP_PERI_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_IP_PERI_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LLCAID_D_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LLCAID_D_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LLCAID_D_AUD_QCH,
    CMU_AUD_DBG_NFO_LLCAID_D_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD0_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD0_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD1_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD1_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD2_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD2_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_MAILBOX_AUD3_QCH,
    CMU_AUD_DBG_NFO_MAILBOX_AUD3_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_PPMU_AUD_QCH,
    CMU_AUD_DBG_NFO_PPMU_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_QCH_ACLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_ACLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_QCH_PCLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_PCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH,
    CMU_AUD_DBG_NFO_SLH_AST_SI_G_PPMU_AUD_QCH,
    CMU_AUD_PCH_CON_SLH_AST_SI_G_PPMU_AUD_PCH,
    CMU_AUD_DBG_NFO_SLH_AST_SI_G_PPMU_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH,
    CMU_AUD_DBG_NFO_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH,
    CMU_AUD_PCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_PCH,
    CMU_AUD_DBG_NFO_SLH_AXI_SI_LP_AUD_CHUBVTS_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK,
    CMU_AUD_MEMPG_CON_SYSMMU_S0_AUD_2,
    CMU_AUD_DBG_NFO_MEMPG_CON_SYSMMU_S0_AUD_2,
    CMU_AUD_QCH_CON_SYSMMU_S0_AUD_QCH_S0,
    CMU_AUD_DBG_NFO_SYSMMU_S0_AUD_QCH_S0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_S0,
    CMU_AUD_DBG_NFO_SYSMMU_S0_PMMU0_AUD_QCH_S0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_SYSREG_AUD_QCH,
    CMU_AUD_DBG_NFO_SYSREG_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_VGEN_LITE_AUD_QCH,
    CMU_AUD_DBG_NFO_VGEN_LITE_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_WDT_AUD_QCH,
    CMU_AUD_DBG_NFO_WDT_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_MI_ID_ACP_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_MI_ID_ACP_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_MI_ID_ACP_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_ID_ACP_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_MI_ID_ACP_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_MI_ID_ACP_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
    CMU_AUD_MEMPG_CON_ABOX_1,
    CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_1,
    CMU_AUD_QCH_CON_ABOX_QCH_CPU0,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU0,
    CMU_AUD_QCH_CON_ABOX_QCH_CPU1,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU1,
    CMU_AUD_QCH_CON_ABOX_QCH_CPU2,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU2,
    CMU_AUD_QCH_CON_ABOX_QCH_L2,
    CMU_AUD_DBG_NFO_ABOX_QCH_L2,
    CMU_AUD_QCH_CON_ABOX_QCH_NEON0,
    CMU_AUD_DBG_NFO_ABOX_QCH_NEON0,
    CMU_AUD_QCH_CON_ABOX_QCH_NEON1,
    CMU_AUD_DBG_NFO_ABOX_QCH_NEON1,
    CMU_AUD_QCH_CON_ABOX_QCH_NEON2,
    CMU_AUD_DBG_NFO_ABOX_QCH_NEON2,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_DBG_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU_DBG_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
    CMU_AUD_DMYQCH_CON_ABOX_QCH_CPU,
    CMU_AUD_DBG_NFO_ABOX_QCH_CPU,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_AUD_QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
    CMU_AUD_DBG_NFO_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_MEMPG_CON_DMIC_AUD0_4,
    CMU_AUD_DBG_NFO_MEMPG_CON_DMIC_AUD0_4,
    CMU_AUD_DMYQCH_CON_DMIC_AUD0_QCH_DMIC,
    CMU_AUD_DBG_NFO_DMIC_AUD0_QCH_DMIC,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_MEMPG_CON_DMIC_AUD1_5,
    CMU_AUD_DBG_NFO_MEMPG_CON_DMIC_AUD1_5,
    CMU_AUD_DMYQCH_CON_DMIC_AUD1_QCH_DMIC,
    CMU_AUD_DBG_NFO_DMIC_AUD1_QCH_DMIC,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK,
    CMU_AUD_MEMPG_CON_DMIC_AUD2_6,
    CMU_AUD_DBG_NFO_MEMPG_CON_DMIC_AUD2_6,
    CMU_AUD_DMYQCH_CON_DMIC_AUD2_QCH_DMIC,
    CMU_AUD_DBG_NFO_DMIC_AUD2_QCH_DMIC,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK_DSIF,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK_DSIF,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
    CMU_AUD_DMYQCH_CON_DFTMUX_AUD_QCH,
    CMU_AUD_DBG_NFO_DFTMUX_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUM,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUM,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUS,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUS,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_STAT,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_STAT,
    CMU_AUD_MEMPG_CON_ABOX_0,
    CMU_AUD_DBG_NFO_MEMPG_CON_ABOX_0,
    CMU_AUD_QCH_CON_ABOX_QCH_ASTAT,
    CMU_AUD_DBG_NFO_ABOX_QCH_ASTAT,
    CMU_AUD_QCH_CON_ABOX_QCH_SPUM,
    CMU_AUD_DBG_NFO_ABOX_QCH_SPUM,
    CMU_AUD_QCH_CON_ABOX_QCH_SPUS,
    CMU_AUD_DBG_NFO_ABOX_QCH_SPUS,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_ID_ACP_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_SI_ID_ACP_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_SI_ID_ACP_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_ID_ACP_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_SI_ID_ACP_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_ID_ACP_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_ID_UDMA_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_SI_ID_UDMA_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_SI_ID_UDMA_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_ID_UDMA_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_SI_ID_UDMA_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_ID_UDMA_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_D_TZPC_AUD_QCH,
    CMU_AUD_DBG_NFO_D_TZPC_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_ECU_AUD_QCH,
    CMU_AUD_DBG_NFO_ECU_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_LH_AXI_SI_IP_PERI_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_IP_PERI_AUD_QCH,
    CMU_AUD_PCH_CON_LH_AXI_SI_IP_PERI_AUD_PCH,
    CMU_AUD_DBG_NFO_LH_AXI_SI_IP_PERI_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_LH_INT_COMB_AUD_QCH,
    CMU_AUD_DBG_NFO_LH_INT_COMB_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_S2PC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_S2PC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_S2PC_AUD_QCH,
    CMU_AUD_DBG_NFO_S2PC_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
    CMU_AUD_QCH_CON_SLH_AXI_MI_P_AUD_QCH,
    CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_QCH,
    CMU_AUD_PCH_CON_SLH_AXI_MI_P_AUD_PCH,
    CMU_AUD_DBG_NFO_SLH_AXI_MI_P_AUD_PCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SPC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SPC_AUD_IPCLKPORT_PCLK,
    CMU_AUD_QCH_CON_SPC_AUD_QCH,
    CMU_AUD_DBG_NFO_SPC_AUD_QCH,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK,
    CMU_AUD_QCH_CON_DMAILBOX_AUD_QCH_CCLK,
    CMU_AUD_DBG_NFO_DMAILBOX_AUD_QCH_CCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK,
    CMU_AUD_QCH_CON_ABOX_QCH_PCMC_CLK,
    CMU_AUD_DBG_NFO_ABOX_QCH_PCMC_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_QCH_BCLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_BCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK,
    CMU_AUD_QCH_CON_SERIAL_LIF_QCH_CCLK,
    CMU_AUD_DBG_NFO_SERIAL_LIF_QCH_CCLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK0,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK0,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK1,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK1,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK2,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK2,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK3,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK3,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK4,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK4,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK5,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK5,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
    CMU_AUD_QCH_CON_ABOX_QCH_BCLK6,
    CMU_AUD_DBG_NFO_ABOX_QCH_BCLK6,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK,
    CMU_AUD_CLK_CON_GAT_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_AUD_DBG_NFO_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_BYRP_SPARE0_SPARE,
    CMU_BYRP_SPARE1_SPARE,
    CMU_BYRP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_BYRP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_BYRP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_BYRP_CLKOUT_CON_CMU_BYRP_CLKOUT0,
    CMU_BYRP_DBG_NFO_CMU_BYRP_CLKOUT0,
    CMU_BYRP_CLK_CON_DIV_CLK_BYRP_NOCP,
    CMU_BYRP_DBG_NFO_DIV_CLK_BYRP_NOCP,
    CMU_BYRP_PLL_CON0_MUX_CLKCMU_BYRP_NOC_USER,
    CMU_BYRP_PLL_CON1_MUX_CLKCMU_BYRP_NOC_USER,
    CMU_BYRP_DBG_NFO_MUX_CLKCMU_BYRP_NOC_USER,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_AD_APB_BYRP0_IPCLKPORT_PCLKM,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_AD_APB_BYRP0_IPCLKPORT_PCLKM,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_ACEL_SI_D_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_ACEL_SI_D_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LH_ACEL_SI_D_BYRP_QCH,
    CMU_BYRP_DBG_NFO_LH_ACEL_SI_D_BYRP_QCH,
    CMU_BYRP_PCH_CON_LH_ACEL_SI_D_BYRP_PCH,
    CMU_BYRP_DBG_NFO_LH_ACEL_SI_D_BYRP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_AST_MI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_AST_MI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LH_AST_MI_OTF0_CSIS_BYRP_QCH,
    CMU_BYRP_DBG_NFO_LH_AST_MI_OTF0_CSIS_BYRP_QCH,
    CMU_BYRP_PCH_CON_LH_AST_MI_OTF0_CSIS_BYRP_PCH,
    CMU_BYRP_DBG_NFO_LH_AST_MI_OTF0_CSIS_BYRP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_AST_MI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_AST_MI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LH_AST_MI_OTF1_CSIS_BYRP_QCH,
    CMU_BYRP_DBG_NFO_LH_AST_MI_OTF1_CSIS_BYRP_QCH,
    CMU_BYRP_PCH_CON_LH_AST_MI_OTF1_CSIS_BYRP_PCH,
    CMU_BYRP_DBG_NFO_LH_AST_MI_OTF1_CSIS_BYRP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_AST_MI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_AST_MI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LH_AST_MI_OTF2_CSIS_BYRP_QCH,
    CMU_BYRP_DBG_NFO_LH_AST_MI_OTF2_CSIS_BYRP_QCH,
    CMU_BYRP_PCH_CON_LH_AST_MI_OTF2_CSIS_BYRP_PCH,
    CMU_BYRP_DBG_NFO_LH_AST_MI_OTF2_CSIS_BYRP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_AST_MI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_AST_MI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LH_AST_MI_OTF3_CSIS_BYRP_QCH,
    CMU_BYRP_DBG_NFO_LH_AST_MI_OTF3_CSIS_BYRP_QCH,
    CMU_BYRP_PCH_CON_LH_AST_MI_OTF3_CSIS_BYRP_PCH,
    CMU_BYRP_DBG_NFO_LH_AST_MI_OTF3_CSIS_BYRP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_AST_SI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_AST_SI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LH_AST_SI_OTF0_BYRP_RGBP_QCH,
    CMU_BYRP_DBG_NFO_LH_AST_SI_OTF0_BYRP_RGBP_QCH,
    CMU_BYRP_PCH_CON_LH_AST_SI_OTF0_BYRP_RGBP_PCH,
    CMU_BYRP_DBG_NFO_LH_AST_SI_OTF0_BYRP_RGBP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_AST_SI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_AST_SI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LH_AST_SI_OTF1_BYRP_RGBP_QCH,
    CMU_BYRP_DBG_NFO_LH_AST_SI_OTF1_BYRP_RGBP_QCH,
    CMU_BYRP_PCH_CON_LH_AST_SI_OTF1_BYRP_RGBP_PCH,
    CMU_BYRP_DBG_NFO_LH_AST_SI_OTF1_BYRP_RGBP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_AST_SI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_AST_SI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LH_AST_SI_OTF2_BYRP_RGBP_QCH,
    CMU_BYRP_DBG_NFO_LH_AST_SI_OTF2_BYRP_RGBP_QCH,
    CMU_BYRP_PCH_CON_LH_AST_SI_OTF2_BYRP_RGBP_PCH,
    CMU_BYRP_DBG_NFO_LH_AST_SI_OTF2_BYRP_RGBP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_AST_SI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_AST_SI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LH_AST_SI_OTF3_BYRP_RGBP_QCH,
    CMU_BYRP_DBG_NFO_LH_AST_SI_OTF3_BYRP_RGBP_QCH,
    CMU_BYRP_PCH_CON_LH_AST_SI_OTF3_BYRP_RGBP_PCH,
    CMU_BYRP_DBG_NFO_LH_AST_SI_OTF3_BYRP_RGBP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LLCAID_D_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LLCAID_D_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_LLCAID_D_BYRP_QCH,
    CMU_BYRP_DBG_NFO_LLCAID_D_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_ACLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_ACLK,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCD_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCD_IPCLKPORT_CLK,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCD_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCD_IPCLKPORT_CLK,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_MEMPG_CON_SIPU_BYRP_0,
    CMU_BYRP_DBG_NFO_MEMPG_CON_SIPU_BYRP_0,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C0,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C0,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C1,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C1,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C2,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C2,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C3,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C3,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C4,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C4,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C0,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C0,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C1,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C1,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C2,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C2,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C3,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C3,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C4,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C4,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_R0,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_R0,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_R1,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_R1,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_R2,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_R2,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_R3,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_R3,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_R4,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_R4,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_W0,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_W0,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_W1,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_W1,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_W2,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_W2,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_W3,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_W3,
    CMU_BYRP_QCH_CON_SIPU_BYRP_QCH_VOTF_W4,
    CMU_BYRP_DBG_NFO_SIPU_BYRP_QCH_VOTF_W4,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SLH_AST_SI_G_PPMU_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SLH_AST_SI_G_PPMU_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_SLH_AST_SI_G_PPMU_BYRP_QCH,
    CMU_BYRP_DBG_NFO_SLH_AST_SI_G_PPMU_BYRP_QCH,
    CMU_BYRP_PCH_CON_SLH_AST_SI_G_PPMU_BYRP_PCH,
    CMU_BYRP_DBG_NFO_SLH_AST_SI_G_PPMU_BYRP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SYSMMU_S0_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SYSMMU_S0_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_MEMPG_CON_SYSMMU_S0_BYRP_1,
    CMU_BYRP_DBG_NFO_MEMPG_CON_SYSMMU_S0_BYRP_1,
    CMU_BYRP_QCH_CON_SYSMMU_S0_BYRP_QCH_S0,
    CMU_BYRP_DBG_NFO_SYSMMU_S0_BYRP_QCH_S0,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SYSMMU_S0_PMMU0_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SYSMMU_S0_PMMU0_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_QCH_CON_SYSMMU_S0_PMMU0_BYRP_QCH_S0,
    CMU_BYRP_DBG_NFO_SYSMMU_S0_PMMU0_BYRP_QCH_S0,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_VGEN_D0_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_VGEN_D0_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_QCH_CON_VGEN_D0_BYRP_QCH,
    CMU_BYRP_DBG_NFO_VGEN_D0_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_VGEN_D1_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_VGEN_D1_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_QCH_CON_VGEN_D1_BYRP_QCH,
    CMU_BYRP_DBG_NFO_VGEN_D1_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_VGEN_D2_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_VGEN_D2_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_QCH_CON_VGEN_D2_BYRP_QCH,
    CMU_BYRP_DBG_NFO_VGEN_D2_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_VGEN_D3_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_VGEN_D3_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_QCH_CON_VGEN_D3_BYRP_QCH,
    CMU_BYRP_DBG_NFO_VGEN_D3_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_VGEN_D4_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_VGEN_D4_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_QCH_CON_VGEN_D4_BYRP_QCH,
    CMU_BYRP_DBG_NFO_VGEN_D4_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_VGEN_D5_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_VGEN_D5_BYRP_IPCLKPORT_CLK,
    CMU_BYRP_QCH_CON_VGEN_D5_BYRP_QCH,
    CMU_BYRP_DBG_NFO_VGEN_D5_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_VGEN_LITE_BYRP0_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_VGEN_LITE_BYRP0_IPCLKPORT_CLK,
    CMU_BYRP_QCH_CON_VGEN_LITE_BYRP0_QCH,
    CMU_BYRP_DBG_NFO_VGEN_LITE_BYRP0_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_VGEN_LITE_BYRP1_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_VGEN_LITE_BYRP1_IPCLKPORT_CLK,
    CMU_BYRP_QCH_CON_VGEN_LITE_BYRP1_QCH,
    CMU_BYRP_DBG_NFO_VGEN_LITE_BYRP1_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_XIU_D_BYRP_IPCLKPORT_ACLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_XIU_D_BYRP_IPCLKPORT_ACLK,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_XIU_MMU_BYRP_IPCLKPORT_ACLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_XIU_MMU_BYRP_IPCLKPORT_ACLK,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_CMU_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_CMU_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_QCH_CON_CMU_BYRP_QCH,
    CMU_BYRP_DBG_NFO_CMU_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_D_TZPC_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_D_TZPC_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_QCH_CON_D_TZPC_BYRP_QCH,
    CMU_BYRP_DBG_NFO_D_TZPC_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_LH_INT_COMB_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_LH_INT_COMB_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_QCH_CON_LH_INT_COMB_BYRP_QCH,
    CMU_BYRP_DBG_NFO_LH_INT_COMB_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_QCH_CON_PPMU_BYRP_QCH,
    CMU_BYRP_DBG_NFO_PPMU_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCP_IPCLKPORT_CLK,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCP_IPCLKPORT_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCP_IPCLKPORT_CLK,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_S2PC_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_S2PC_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_QCH_CON_S2PC_BYRP_QCH,
    CMU_BYRP_DBG_NFO_S2PC_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SLH_AXI_MI_P_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SLH_AXI_MI_P_BYRP_IPCLKPORT_I_CLK,
    CMU_BYRP_QCH_CON_SLH_AXI_MI_P_BYRP_QCH,
    CMU_BYRP_DBG_NFO_SLH_AXI_MI_P_BYRP_QCH,
    CMU_BYRP_PCH_CON_SLH_AXI_MI_P_BYRP_PCH,
    CMU_BYRP_DBG_NFO_SLH_AXI_MI_P_BYRP_PCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SPC_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SPC_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_QCH_CON_SPC_BYRP_QCH,
    CMU_BYRP_DBG_NFO_SPC_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_SYSREG_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_SYSREG_BYRP_IPCLKPORT_PCLK,
    CMU_BYRP_QCH_CON_SYSREG_BYRP_QCH,
    CMU_BYRP_DBG_NFO_SYSREG_BYRP_QCH,
    CMU_BYRP_CLK_CON_GAT_BLK_BYRP_UID_BLK_BYRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_BYRP_DBG_NFO_BLK_BYRP_UID_BLK_BYRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CHUB_SPARE0_SPARE,
    CMU_CHUB_SPARE1_SPARE,
    CMU_CHUB_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CHUB_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CHUB_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CHUB_CLKOUT_CON_CMU_CHUB_CLKOUT0,
    CMU_CHUB_DBG_NFO_CMU_CHUB_CLKOUT0,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_CPU,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_CPU,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_I2C,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_I2C,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_NOC,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_NOC,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SERIAL_LIF_US_PROX,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C0,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SPI_I2C0,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_I2C1,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SPI_I2C1,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_SPI_MS_CTRL,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_SPI_MS_CTRL,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI0,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI0,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI1,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI1,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI2,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI2,
    CMU_CHUB_CLK_CON_DIV_CLK_CHUB_USI3,
    CMU_CHUB_DBG_NFO_DIV_CLK_CHUB_USI3,
    CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_NOC_USER,
    CMU_CHUB_PLL_CON1_MUX_CLKCHUBVTS_CHUB_NOC_USER,
    CMU_CHUB_DBG_NFO_MUX_CLKCHUBVTS_CHUB_NOC_USER,
    CMU_CHUB_PLL_CON0_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CMU_CHUB_PLL_CON1_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CMU_CHUB_DBG_NFO_MUX_CLKCHUBVTS_CHUB_RCO_USER,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_I2C,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_I2C,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_NOC,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_NOC,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SERIAL_LIF_US_PROX,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C0,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SPI_I2C0,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_I2C1,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SPI_I2C1,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_SPI_MS_CTRL,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_SPI_MS_CTRL,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_TIMER,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_TIMER,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI0,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI0,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI1,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI1,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI2,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI2,
    CMU_CHUB_CLK_CON_MUX_CLK_CHUB_USI3,
    CMU_CHUB_DBG_NFO_MUX_CLK_CHUB_USI3,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK,
    CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_P,
    CMU_CHUB_DBG_NFO_I3C_CHUB0_QCH_P,
    CMU_CHUB_QCH_CON_I3C_CHUB0_QCH_S,
    CMU_CHUB_DBG_NFO_I3C_CHUB0_QCH_S,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_I2C_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_I2C_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_I2C_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_I2C_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,
    CMU_CHUB_DBG_NFO_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_BARAC_CHUB_IPCLKPORT_I_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_BARAC_CHUB_IPCLKPORT_I_CLK,
    CMU_CHUB_QCH_CON_BARAC_CHUB_QCH,
    CMU_CHUB_DBG_NFO_BARAC_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_CMU_CHUB_QCH,
    CMU_CHUB_DBG_NFO_CMU_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB0_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB1_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB2_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB2_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB3_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB3_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB4_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB4_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_I2C_CHUB5_QCH,
    CMU_CHUB_DBG_NFO_I2C_CHUB5_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_ACLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_ACLK,
    CMU_CHUB_MEMPG_CON_INTMEM_CODE_0,
    CMU_CHUB_DBG_NFO_MEMPG_CON_INTMEM_CODE_0,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_PCLK,
    CMU_CHUB_QCH_CON_INTMEM_CODE_QCH,
    CMU_CHUB_DBG_NFO_INTMEM_CODE_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK,
    CMU_CHUB_MEMPG_CON_INTMEM_DATA0_1,
    CMU_CHUB_DBG_NFO_MEMPG_CON_INTMEM_DATA0_1,
    CMU_CHUB_MEMPG_CON_INTMEM_DATA0_2,
    CMU_CHUB_DBG_NFO_MEMPG_CON_INTMEM_DATA0_2,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK,
    CMU_CHUB_QCH_CON_INTMEM_DATA0_QCH,
    CMU_CHUB_DBG_NFO_INTMEM_DATA0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK,
    CMU_CHUB_MEMPG_CON_INTMEM_DATA1_3,
    CMU_CHUB_DBG_NFO_MEMPG_CON_INTMEM_DATA1_3,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK,
    CMU_CHUB_QCH_CON_INTMEM_DATA1_QCH,
    CMU_CHUB_DBG_NFO_INTMEM_DATA1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_QCH_CON_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH,
    CMU_CHUB_DBG_NFO_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH,
    CMU_CHUB_PCH_CON_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_PCH,
    CMU_CHUB_DBG_NFO_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_PCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUB_QCH_CON_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH,
    CMU_CHUB_DBG_NFO_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH,
    CMU_CHUB_PCH_CON_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_PCH,
    CMU_CHUB_DBG_NFO_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_PCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_MAILBOX_CHUB_ABOX_QCH,
    CMU_CHUB_DBG_NFO_MAILBOX_CHUB_ABOX_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_MAILBOX_CHUB_UNPU_QCH,
    CMU_CHUB_DBG_NFO_MAILBOX_CHUB_UNPU_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_NIC_DP_CHUB_IPCLKPORT_MAINCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_NIC_DP_CHUB_IPCLKPORT_MAINCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_NIC_US_32TO64_CHUB_IPCLKPORT_MAINCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_NIC_US_32TO64_CHUB_IPCLKPORT_MAINCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0,
    CMU_CHUB_QCH_CON_PWM_CHUB_QCH,
    CMU_CHUB_DBG_NFO_PWM_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_NOC_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_NOC_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_NOC_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_NOC_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_RET_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_RET_IPCLKPORT_CLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK,
    CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK,
    CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK,
    CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SPI_I2C_CHUB0_QCH,
    CMU_CHUB_DBG_NFO_SPI_I2C_CHUB0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SPI_I2C_CHUB1_QCH,
    CMU_CHUB_DBG_NFO_SPI_I2C_CHUB1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_CHUB_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2AP_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2AP_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_SYSREG_COMBINE_CHUB2APM_QCH,
    CMU_CHUB_DBG_NFO_SYSREG_COMBINE_CHUB2APM_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_TIMER_CHUB_QCH,
    CMU_CHUB_DBG_NFO_TIMER_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB0_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB1_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB2_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB2_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_USI_CHUB3_QCH,
    CMU_CHUB_DBG_NFO_USI_CHUB3_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK,
    CMU_CHUB_QCH_CON_WDT_CHUB_QCH,
    CMU_CHUB_DBG_NFO_WDT_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_OSCCLK_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_OSCCLK_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_OSCCLK_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_OSCCLK_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK,
    CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK,
    CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK,
    CMU_CHUB_QCH_CON_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK,
    CMU_CHUB_DBG_NFO_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH,
    CMU_CHUB_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_TIMER_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_TIMER_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_USI0_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_USI0_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_USI1_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_USI1_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_USI2_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_USI2_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_USI3_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_USI3_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_ASYNCINTERRUPT_QCH_ASYNCINTERRUPT_VT,
    CMU_CHUB_DBG_NFO_ASYNCINTERRUPT_QCH_ASYNCINTERRUPT_VT,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_CLK_CHUB_YAMIN_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_CLK_CHUB_YAMIN_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_YAMIN_IPCLKPORT_CLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_YAMIN_IPCLKPORT_CLK,
    CMU_CHUB_QCH_CON_RSTNSYNC_SR_CLK_CHUB_YAMIN_QCH,
    CMU_CHUB_DBG_NFO_RSTNSYNC_SR_CLK_CHUB_YAMIN_QCH,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_SS_CHUB_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_SS_CHUB_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN,
    CMU_CHUB_MEMPG_CON_YAMIN_MCU_CHUB_0,
    CMU_CHUB_DBG_NFO_MEMPG_CON_YAMIN_MCU_CHUB_0,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK,
    CMU_CHUB_CLK_CON_GAT_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK,
    CMU_CHUB_DBG_NFO_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK,
    CMU_CHUB_QCH_CON_YAMIN_MCU_CHUB_QCH_CLKIN,
    CMU_CHUB_DBG_NFO_YAMIN_MCU_CHUB_QCH_CLKIN,
    CMU_CHUB_QCH_CON_YAMIN_MCU_CHUB_QCH_DBGCLK,
    CMU_CHUB_DBG_NFO_YAMIN_MCU_CHUB_QCH_DBGCLK,
    CMU_VTS_SPARE0_SPARE,
    CMU_VTS_SPARE1_SPARE,
    CMU_VTS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_VTS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_VTS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_VTS_CLKOUT_CON_CMU_VTS_CLKOUT0,
    CMU_VTS_DBG_NFO_CMU_VTS_CLKOUT0,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_AUD_DMIC,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_AUD_DMIC,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_CPU,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_CPU,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_DMIC_IF_DIV2,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_NOC,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_NOC,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_CORE,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_US_PROX,
    CMU_VTS_CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE,
    CMU_VTS_DBG_NFO_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE,
    CMU_VTS_CLK_CON_GAT_GATE_CLK_VTS_AUD_DMIC,
    CMU_VTS_DBG_NFO_GATE_CLK_VTS_AUD_DMIC,
    CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_NOC_USER,
    CMU_VTS_PLL_CON1_MUX_CLKCHUBVTS_VTS_NOC_USER,
    CMU_VTS_DBG_NFO_MUX_CLKCHUBVTS_VTS_NOC_USER,
    CMU_VTS_PLL_CON0_MUX_CLKCHUBVTS_VTS_RCO_USER,
    CMU_VTS_PLL_CON1_MUX_CLKCHUBVTS_VTS_RCO_USER,
    CMU_VTS_DBG_NFO_MUX_CLKCHUBVTS_VTS_RCO_USER,
    CMU_VTS_PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER,
    CMU_VTS_PLL_CON1_MUX_CLKCMU_VTS_DMIC_USER,
    CMU_VTS_DBG_NFO_MUX_CLKCMU_VTS_DMIC_USER,
    CMU_VTS_CLK_CON_MUX_CLK_VTS_DMIC,
    CMU_VTS_DBG_NFO_MUX_CLK_VTS_DMIC,
    CMU_VTS_CLK_CON_MUX_CLK_VTS_NOC,
    CMU_VTS_DBG_NFO_MUX_CLK_VTS_NOC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DMYQCH_CON_DMIC_IF0_QCH_DMIC,
    CMU_VTS_DBG_NFO_DMIC_IF0_QCH_DMIC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DMYQCH_CON_DMIC_IF1_QCH_DMIC,
    CMU_VTS_DBG_NFO_DMIC_IF1_QCH_DMIC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK,
    CMU_VTS_DMYQCH_CON_DMIC_IF2_QCH_DMIC,
    CMU_VTS_DBG_NFO_DMIC_IF2_QCH_DMIC,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK,
    CMU_VTS_DMYQCH_CON_PDM_DELAY_REMOVER_QCH,
    CMU_VTS_DBG_NFO_PDM_DELAY_REMOVER_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2,
    CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0,
    CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD0,
    CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1,
    CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD1,
    CMU_VTS_DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2,
    CMU_VTS_DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD2,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_BARAC_VTS_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_BARAC_VTS_IPCLKPORT_I_CLK,
    CMU_VTS_QCH_CON_BARAC_VTS_QCH,
    CMU_VTS_DBG_NFO_BARAC_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_CMU_VTS_QCH,
    CMU_VTS_DBG_NFO_CMU_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_IF0_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_IF0_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_IF1_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_IF1_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_DMIC_IF2_QCH_PCLK,
    CMU_VTS_DBG_NFO_DMIC_IF2_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_GPIO_VTS_QCH,
    CMU_VTS_DBG_NFO_GPIO_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK,
    CMU_VTS_MEMPG_CON_INTMEM_CODE_0,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_CODE_0,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK,
    CMU_VTS_QCH_CON_INTMEM_CODE_QCH,
    CMU_VTS_DBG_NFO_INTMEM_CODE_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK,
    CMU_VTS_MEMPG_CON_INTMEM_DATA0_1,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_1,
    CMU_VTS_MEMPG_CON_INTMEM_DATA0_2,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA0_2,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK,
    CMU_VTS_QCH_CON_INTMEM_DATA0_QCH,
    CMU_VTS_DBG_NFO_INTMEM_DATA0_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK,
    CMU_VTS_MEMPG_CON_INTMEM_DATA1_3,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_DATA1_3,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK,
    CMU_VTS_QCH_CON_INTMEM_DATA1_QCH,
    CMU_VTS_DBG_NFO_INTMEM_DATA1_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK,
    CMU_VTS_MEMPG_CON_INTMEM_PCM_0,
    CMU_VTS_DBG_NFO_MEMPG_CON_INTMEM_PCM_0,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK,
    CMU_VTS_QCH_CON_INTMEM_PCM_QCH,
    CMU_VTS_DBG_NFO_INTMEM_PCM_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_QCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH,
    CMU_VTS_DBG_NFO_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH,
    CMU_VTS_PCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_PCH,
    CMU_VTS_DBG_NFO_LH_AXI_MI_IP_VC2VTS_CHUBVTS_PCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_VTS_QCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH,
    CMU_VTS_DBG_NFO_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH,
    CMU_VTS_PCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_PCH,
    CMU_VTS_DBG_NFO_LH_AXI_SI_ID_VTS2VC_CHUBVTS_PCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_MAILBOX_ABOX_VTS_QCH,
    CMU_VTS_DBG_NFO_MAILBOX_ABOX_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_MAILBOX_AP_VTS_QCH,
    CMU_VTS_DBG_NFO_MAILBOX_AP_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_MAILBOX_UNPU_VTS_QCH,
    CMU_VTS_DBG_NFO_MAILBOX_UNPU_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_NIC_DP_VTS_IPCLKPORT_MAINCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_NIC_DP_VTS_IPCLKPORT_MAINCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_ACLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_ACLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_ACLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_PCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_PCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_SYSREG_VTS_QCH,
    CMU_VTS_DBG_NFO_SYSREG_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_TIMER_VTS_QCH,
    CMU_VTS_DBG_NFO_TIMER_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
    CMU_VTS_QCH_CON_WDT_VTS_QCH,
    CMU_VTS_DBG_NFO_WDT_VTS_QCH,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_BCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_BCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_VT_QCH_CCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_VT_QCH_CCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK,
    CMU_VTS_QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK,
    CMU_VTS_DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_CCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK,
    CMU_VTS_QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT,
    CMU_VTS_DBG_NFO_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN,
    CMU_VTS_MEMPG_CON_YAMIN_MCU_VTS_0,
    CMU_VTS_DBG_NFO_MEMPG_CON_YAMIN_MCU_VTS_0,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK,
    CMU_VTS_CLK_CON_GAT_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK,
    CMU_VTS_DBG_NFO_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK,
    CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN,
    CMU_VTS_DBG_NFO_YAMIN_MCU_VTS_QCH_CLKIN,
    CMU_VTS_QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK,
    CMU_VTS_DBG_NFO_YAMIN_MCU_VTS_QCH_DBGCLK,
    CMU_CHUBVTS_SPARE0_SPARE,
    CMU_CHUBVTS_SPARE1_SPARE,
    CMU_CHUBVTS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CHUBVTS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CHUBVTS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CHUBVTS_CLKOUT_CON_CMU_CHUBVTS_CLKOUT0,
    CMU_CHUBVTS_DBG_NFO_CMU_CHUBVTS_CLKOUT0,
    CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_DMAILBOX_CCLK,
    CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_DMAILBOX_CCLK,
    CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_I2C,
    CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_I2C,
    CMU_CHUBVTS_CLK_CON_DIV_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_DBG_NFO_DIV_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_CLK_CON_GAT_GATE_CLKCHUBVTS_CHUB_NOC_APG,
    CMU_CHUBVTS_DBG_NFO_GATE_CLKCHUBVTS_CHUB_NOC_APG,
    CMU_CHUBVTS_CLK_CON_GAT_GATE_CLKCHUBVTS_CHUB_RCO_APG,
    CMU_CHUBVTS_DBG_NFO_GATE_CLKCHUBVTS_CHUB_RCO_APG,
    CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_NOC_USER,
    CMU_CHUBVTS_PLL_CON1_MUX_CLKALIVE_CHUBVTS_NOC_USER,
    CMU_CHUBVTS_DBG_NFO_MUX_CLKALIVE_CHUBVTS_NOC_USER,
    CMU_CHUBVTS_PLL_CON0_MUX_CLKALIVE_CHUBVTS_RCO_USER,
    CMU_CHUBVTS_PLL_CON1_MUX_CLKALIVE_CHUBVTS_RCO_USER,
    CMU_CHUBVTS_DBG_NFO_MUX_CLKALIVE_CHUBVTS_RCO_USER,
    CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_DMAILBOX_CCLK,
    CMU_CHUBVTS_DBG_NFO_MUX_CLK_CHUBVTS_DMAILBOX_CCLK,
    CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_I2C,
    CMU_CHUBVTS_DBG_NFO_MUX_CLK_CHUBVTS_I2C,
    CMU_CHUBVTS_CLK_CON_MUX_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_DBG_NFO_MUX_CLK_CHUBVTS_NOC,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK,
    CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_CCLK,
    CMU_CHUBVTS_DBG_NFO_DMAILBOX_CHUBVTS_QCH_CCLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_SCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_SCLK,
    CMU_CHUBVTS_QCH_CON_I3C_CHUB1_QCH_P,
    CMU_CHUBVTS_DBG_NFO_I3C_CHUB1_QCH_P,
    CMU_CHUBVTS_QCH_CON_I3C_CHUB1_QCH_S,
    CMU_CHUBVTS_DBG_NFO_I3C_CHUB1_QCH_S,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_SCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_SCLK,
    CMU_CHUBVTS_QCH_CON_I3C_CHUB2_QCH_P,
    CMU_CHUBVTS_DBG_NFO_I3C_CHUB2_QCH_P,
    CMU_CHUBVTS_QCH_CON_I3C_CHUB2_QCH_S,
    CMU_CHUBVTS_DBG_NFO_I3C_CHUB2_QCH_S,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_I2C_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_I2C_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_I2C_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_I2C_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_APBIF_GPIO_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_APBIF_GPIO_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_APB_SEMA_DMAILBOX_QCH,
    CMU_CHUBVTS_DBG_NFO_APB_SEMA_DMAILBOX_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APB_SEMA_I3C1_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_APB_SEMA_I3C1_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_APB_SEMA_I3C1_QCH,
    CMU_CHUBVTS_DBG_NFO_APB_SEMA_I3C1_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APB_SEMA_I3C2_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_APB_SEMA_I3C2_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_APB_SEMA_I3C2_QCH,
    CMU_CHUBVTS_DBG_NFO_APB_SEMA_I3C2_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_APB_SEMA_PDMA_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_APB_SEMA_PDMA_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_APB_SEMA_PDMA_QCH,
    CMU_CHUBVTS_DBG_NFO_APB_SEMA_PDMA_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BARAC_LD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BARAC_LD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_BARAC_LD_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_BARAC_LD_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_CMU_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_CMU_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_ACLK,
    CMU_CHUBVTS_DBG_NFO_DMAILBOX_CHUBVTS_QCH_ACLK,
    CMU_CHUBVTS_QCH_CON_DMAILBOX_CHUBVTS_QCH_PCLK,
    CMU_CHUBVTS_DBG_NFO_DMAILBOX_CHUBVTS_QCH_PCLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_D_TZPC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_D_TZPC_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_ECU_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_ECU_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_PCLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_MI_ID_VTS2VC_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_MI_ID_VTS2VC_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_LH_AXI_SI_IP_VC2VTS_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_LH_AXI_SI_IP_VC2VTS_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_LH_INT_COMB_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_LH_INT_COMB_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_MAILBOX_CHUB_VTS_QCH,
    CMU_CHUBVTS_DBG_NFO_MAILBOX_CHUB_VTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_PDMA_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_PDMA_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_QCH_CON_PDMA_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_PDMA_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_QCH_ADAPTER_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_QCH_ADAPTER_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_QCH_CON_QCH_ADAPTER_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_QCH_ADAPTER_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_S2PC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_S2PC_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_SLH_AXI_MI_LP_ALIVE_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH,
    CMU_CHUBVTS_PCH_CON_SLH_AXI_MI_LP_AUD_CHUBVTS_PCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_MI_LP_AUD_CHUBVTS_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_QCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH,
    CMU_CHUBVTS_PCH_CON_SLH_AXI_SI_LD_CHUBVTS_ALIVE_PCH,
    CMU_CHUBVTS_DBG_NFO_SLH_AXI_SI_LD_CHUBVTS_ALIVE_PCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SPC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SPC_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_SPC_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SPC_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK,
    CMU_CHUBVTS_QCH_CON_SYSREG_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_SYSREG_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK,
    CMU_CHUBVTS_QCH_CON_VGEN_LITE_CHUBVTS_QCH,
    CMU_CHUBVTS_DBG_NFO_VGEN_LITE_CHUBVTS_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP0_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_XIU_DP0_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_XIU_DP1_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_XIU_DP1_CHUBVTS_IPCLKPORT_ACLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK,
    CMU_CHUBVTS_QCH_CON_CHUB_RTC_QCH,
    CMU_CHUBVTS_DBG_NFO_CHUB_RTC_QCH,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_CLK_CON_GAT_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CMU_CHUBVTS_DBG_NFO_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK,
    CMU_CMGP_SPARE0_SPARE,
    CMU_CMGP_SPARE1_SPARE,
    CMU_CMGP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CMGP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CMGP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CMGP_CLKOUT_CON_CMU_CMGP_CLKOUT0,
    CMU_CMGP_DBG_NFO_CMU_CMGP_CLKOUT0,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_I2C,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_I2C,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_NOC,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_NOC,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C0,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_SPI_I2C0,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_I2C1,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_SPI_I2C1,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_SPI_MS_CTRL,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_SPI_MS_CTRL,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI0,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI0,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI1,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI1,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI2,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI2,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI3,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI3,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI4,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI4,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI5,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI5,
    CMU_CMGP_CLK_CON_DIV_CLK_CMGP_USI6,
    CMU_CMGP_DBG_NFO_DIV_CLK_CMGP_USI6,
    CMU_CMGP_PLL_CON0_MUX_CLKALIVE_CMGP_NOC_USER,
    CMU_CMGP_PLL_CON1_MUX_CLKALIVE_CMGP_NOC_USER,
    CMU_CMGP_DBG_NFO_MUX_CLKALIVE_CMGP_NOC_USER,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_I2C,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_I2C,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_NOC,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_NOC,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C0,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_SPI_I2C0,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_I2C1,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_SPI_I2C1,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_SPI_MS_CTRL,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_SPI_MS_CTRL,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI0,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI0,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI1,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI1,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI2,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI2,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI3,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI3,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI4,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI4,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI5,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI5,
    CMU_CMGP_CLK_CON_MUX_CLK_CMGP_USI6,
    CMU_CMGP_DBG_NFO_MUX_CLK_CMGP_USI6,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_APBIF_GPIO_CMGP_QCH,
    CMU_CMGP_DBG_NFO_APBIF_GPIO_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_CMU_CMGP_QCH,
    CMU_CMGP_DBG_NFO_CMU_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_D_TZPC_CMGP_QCH,
    CMU_CMGP_DBG_NFO_D_TZPC_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP2_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP2_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP3_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP3_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP4_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP4_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP5_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP5_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_I2C_CMGP6_QCH,
    CMU_CMGP_DBG_NFO_I2C_CMGP6_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_LH_INT_COMB_CMGP_QCH,
    CMU_CMGP_DBG_NFO_LH_INT_COMB_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK,
    CMU_CMGP_QCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_QCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CMGP_QCH,
    CMU_CMGP_PCH_CON_SLH_AXI_MI_LP_ALIVE_CMGP_PCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_MI_LP_ALIVE_CMGP_PCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    CMU_CMGP_QCH_CON_SLH_AXI_SI_LP_CMGP_UFD_QCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_SI_LP_CMGP_UFD_QCH,
    CMU_CMGP_PCH_CON_SLH_AXI_SI_LP_CMGP_UFD_PCH,
    CMU_CMGP_DBG_NFO_SLH_AXI_SI_LP_CMGP_UFD_PCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPC_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPC_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SPC_CMGP_QCH,
    CMU_CMGP_DBG_NFO_SPC_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SPI_I2C_CMGP0_QCH,
    CMU_CMGP_DBG_NFO_SPI_I2C_CMGP0_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SPI_I2C_CMGP1_QCH,
    CMU_CMGP_DBG_NFO_SPI_I2C_CMGP1_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2APM_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2APM_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2CHUB_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2CHUB_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2CP_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2CP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2GNSS_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2GNSS_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_SYSREG_CMGP2PMU_AP_QCH,
    CMU_CMGP_DBG_NFO_SYSREG_CMGP2PMU_AP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP0_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP0_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP1_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP1_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP2_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP2_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP3_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP3_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP4_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP4_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP5_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP5_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK,
    CMU_CMGP_QCH_CON_USI_CMGP6_QCH,
    CMU_CMGP_DBG_NFO_USI_CMGP6_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK,
    CMU_CMGP_QCH_CON_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH,
    CMU_CMGP_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK,
    CMU_CMGP_CLK_CON_GAT_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK,
    CMU_CMGP_DBG_NFO_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK,
    CMU_TOP_CMU_HCHGEN_CLKMUX_CMUREF_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_CHANNEL_0_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_CHANNEL_1_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_CHANNEL_2_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_CHANNEL_3_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_SCI_CMU_TOP_GENERALIO_USER,
    CMU_TOP_ACD_MASK_CMU_TOP_GENERALIO_USER,
    CMU_TOP_IF_MASK_CMU_TOP_GENERALIO_USER,
    CMU_TOP_DEBUG_STATE0_CMU_TOP_GENERALIO_USER,
    CMU_TOP_DEBUG_STATE1_CMU_TOP_GENERALIO_USER,
    CMU_TOP_SPARE0_SPARE,
    CMU_TOP_SPARE1_SPARE,
    CMU_TOP_INFORM00_INFORM,
    CMU_TOP_INFORM01_INFORM,
    CMU_TOP_INFORM02_INFORM,
    CMU_TOP_INFORM03_INFORM,
    CMU_TOP_INFORM04_INFORM,
    CMU_TOP_INFORM05_INFORM,
    CMU_TOP_INFORM06_INFORM,
    CMU_TOP_INFORM07_INFORM,
    CMU_TOP_INFORM08_INFORM,
    CMU_TOP_INFORM09_INFORM,
    CMU_TOP_INFORM10_INFORM,
    CMU_TOP_INFORM11_INFORM,
    CMU_TOP_EARLY_WAKEUP_FORCED_ENABLE_0_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_FORCED_ENABLE_1_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ABOX_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ALIVE_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CLUSTER0_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CP_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_DPU_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CSIS_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1A_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1B_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1C_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL0_CTRL_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_ABOX_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_APM_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1A_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1B_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL1C_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CLUSTER0_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_NOCL0_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CP_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_CSIS_DEST_EWR_CMU_I,
    CMU_TOP_EARLY_WAKEUP_DPUB_DEST_EWR_CMU_I,
    CMU_TOP_MIFMIRROR_QUEUE_CTRL_REG_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY0_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY1_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY2_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY3_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY4_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY5_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY6_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_ENTRY7_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_MIFMIRROR_QUEUE_BUSY_CMU_TOP_SFR2HANDSHAKE_I,
    CMU_TOP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_TOP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_TOP_QUEUE_CTRL_SFRQUEUE,
    CMU_TOP_QUEUE0_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE1_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE2_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE3_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE4_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE5_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE6_ENTRY_SFRQUEUE,
    CMU_TOP_QUEUE7_ENTRY_SFRQUEUE,
    CMU_TOP_CLK_CON_CMU_CUSTOM_TOP_MUX_CMUREF,
    CMU_TOP_HCHGEN_CLKMUX_CMU_CUSTOM_TOP_MUX_CMUREF,
    CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF,
    CMU_TOP_CLK_CON_MUX_CLKCMU_BOOST_RCO,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_BOOST_RCO,
    CMU_TOP_UNDEFINED_CMU_HCHGEN_CLKMUX,
    CMU_TOP_SW_CMU_HCHGEN_CLKMUX,
    CMU_TOP_DMYQCH_CON_CMU_CUSTOM_TOP_MUX_CMUREF_QCH,
    CMU_TOP_DBG_NFO_CMU_CUSTOM_TOP_MUX_CMUREF_QCH,
    CMU_TOP_PLL_CON3_PLL_SHARED0,
    CMU_TOP_PLL_CON6_PLL_SHARED0,
    CMU_TOP_PLL_CON7_PLL_SHARED0,
    CMU_TOP_PLL_CON4_PLL_SHARED0,
    CMU_TOP_PLL_CON9_PLL_SHARED0,
    CMU_TOP_PLL_CON8_PLL_SHARED0,
    CMU_TOP_PLL_CON5_PLL_SHARED0,
    CMU_TOP_PLL_CON0_PLL_SHARED0,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED0,
    CMU_TOP_PLL_CON1_PLL_SHARED0,
    CMU_TOP_PLL_CON2_PLL_SHARED0,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED0,
    CMU_TOP_DBG_NFO_PLL_SHARED0,
    CMU_TOP_PLL_CON3_PLL_SHARED1,
    CMU_TOP_PLL_CON6_PLL_SHARED1,
    CMU_TOP_PLL_CON7_PLL_SHARED1,
    CMU_TOP_PLL_CON4_PLL_SHARED1,
    CMU_TOP_PLL_CON9_PLL_SHARED1,
    CMU_TOP_PLL_CON8_PLL_SHARED1,
    CMU_TOP_PLL_CON5_PLL_SHARED1,
    CMU_TOP_PLL_CON0_PLL_SHARED1,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED1,
    CMU_TOP_PLL_CON1_PLL_SHARED1,
    CMU_TOP_PLL_CON2_PLL_SHARED1,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED1,
    CMU_TOP_DBG_NFO_PLL_SHARED1,
    CMU_TOP_PLL_CON3_PLL_SHARED2,
    CMU_TOP_PLL_CON6_PLL_SHARED2,
    CMU_TOP_PLL_CON7_PLL_SHARED2,
    CMU_TOP_PLL_CON4_PLL_SHARED2,
    CMU_TOP_PLL_CON9_PLL_SHARED2,
    CMU_TOP_PLL_CON8_PLL_SHARED2,
    CMU_TOP_PLL_CON5_PLL_SHARED2,
    CMU_TOP_PLL_CON0_PLL_SHARED2,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED2,
    CMU_TOP_PLL_CON1_PLL_SHARED2,
    CMU_TOP_PLL_CON2_PLL_SHARED2,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED2,
    CMU_TOP_DBG_NFO_PLL_SHARED2,
    CMU_TOP_PLL_CON3_PLL_SHARED3,
    CMU_TOP_PLL_CON6_PLL_SHARED3,
    CMU_TOP_PLL_CON7_PLL_SHARED3,
    CMU_TOP_PLL_CON4_PLL_SHARED3,
    CMU_TOP_PLL_CON9_PLL_SHARED3,
    CMU_TOP_PLL_CON8_PLL_SHARED3,
    CMU_TOP_PLL_CON5_PLL_SHARED3,
    CMU_TOP_PLL_CON0_PLL_SHARED3,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED3,
    CMU_TOP_PLL_CON1_PLL_SHARED3,
    CMU_TOP_PLL_CON2_PLL_SHARED3,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED3,
    CMU_TOP_DBG_NFO_PLL_SHARED3,
    CMU_TOP_PLL_CON3_PLL_SHARED4,
    CMU_TOP_PLL_CON6_PLL_SHARED4,
    CMU_TOP_PLL_CON7_PLL_SHARED4,
    CMU_TOP_PLL_CON4_PLL_SHARED4,
    CMU_TOP_PLL_CON9_PLL_SHARED4,
    CMU_TOP_PLL_CON8_PLL_SHARED4,
    CMU_TOP_PLL_CON5_PLL_SHARED4,
    CMU_TOP_PLL_CON0_PLL_SHARED4,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED4,
    CMU_TOP_PLL_CON1_PLL_SHARED4,
    CMU_TOP_PLL_CON2_PLL_SHARED4,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED4,
    CMU_TOP_DBG_NFO_PLL_SHARED4,
    CMU_TOP_PLL_CON3_PLL_SHARED5,
    CMU_TOP_PLL_CON6_PLL_SHARED5,
    CMU_TOP_PLL_CON7_PLL_SHARED5,
    CMU_TOP_PLL_CON4_PLL_SHARED5,
    CMU_TOP_PLL_CON9_PLL_SHARED5,
    CMU_TOP_PLL_CON8_PLL_SHARED5,
    CMU_TOP_PLL_CON5_PLL_SHARED5,
    CMU_TOP_PLL_CON0_PLL_SHARED5,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED5,
    CMU_TOP_PLL_CON1_PLL_SHARED5,
    CMU_TOP_PLL_CON2_PLL_SHARED5,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED5,
    CMU_TOP_DBG_NFO_PLL_SHARED5,
    CMU_TOP_PLL_CON3_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON6_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON7_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON4_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON9_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON8_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON5_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON0_PLL_SHARED_MIF,
    CMU_TOP_PLL_LOCKTIME_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON1_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON2_PLL_SHARED_MIF,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_SHARED_MIF,
    CMU_TOP_DBG_NFO_PLL_SHARED_MIF,
    CMU_TOP_PLL_CON3_PLL_MMC,
    CMU_TOP_PLL_CON6_PLL_MMC,
    CMU_TOP_PLL_CON7_PLL_MMC,
    CMU_TOP_PLL_CON4_PLL_MMC,
    CMU_TOP_PLL_CON9_PLL_MMC,
    CMU_TOP_PLL_CON8_PLL_MMC,
    CMU_TOP_PLL_CON5_PLL_MMC,
    CMU_TOP_PLL_CON0_PLL_MMC,
    CMU_TOP_PLL_LOCKTIME_PLL_MMC,
    CMU_TOP_PLL_CON1_PLL_MMC,
    CMU_TOP_PLL_CON2_PLL_MMC,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_MMC,
    CMU_TOP_DBG_NFO_PLL_MMC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK2,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK2,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK3,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK3,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK4,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK4,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK5,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK5,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CIS_CLK6,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CIS_CLK6,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK2,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK3,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK4,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK5,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CIS_CLK6,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CIS_CLK6,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK2,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK2,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK3,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK3,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK4,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK4,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK5,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK5,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CIS_CLK6,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CIS_CLK6,
    CMU_TOP_DMYQCH_CON_CIS_CLK0,
    CMU_TOP_DBG_NFO_CIS_CLK0,
    CMU_TOP_DMYQCH_CON_CIS_CLK1,
    CMU_TOP_DBG_NFO_CIS_CLK1,
    CMU_TOP_DMYQCH_CON_CIS_CLK2,
    CMU_TOP_DBG_NFO_CIS_CLK2,
    CMU_TOP_DMYQCH_CON_CIS_CLK3,
    CMU_TOP_DBG_NFO_CIS_CLK3,
    CMU_TOP_DMYQCH_CON_CIS_CLK4,
    CMU_TOP_DBG_NFO_CIS_CLK4,
    CMU_TOP_DMYQCH_CON_CIS_CLK5,
    CMU_TOP_DBG_NFO_CIS_CLK5,
    CMU_TOP_DMYQCH_CON_CIS_CLK6,
    CMU_TOP_DBG_NFO_CIS_CLK6,
    CMU_TOP_CLKOUT_CON_CMU_TOP_CLKOUT0,
    CMU_TOP_DBG_NFO_CMU_TOP_CLKOUT0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ALIVE_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ALIVE_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_AUDIF0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_AUDIF1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_AUDIF1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_CPU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_CPU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AUD_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AUD_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CMU_BOOST,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CMU_BOOST,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_HTU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_HTU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_HTU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_HTU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL3_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL3_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DNC_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DNC_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DSP_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DSP_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DSU_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DSU_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_CPUCL0_SWITCH_COMP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_COMP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_NOCP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_XMAA_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NPUMEM_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NPUMEM_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NPUMEM_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NPUMEM_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_NOC_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_XMAA_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_XMAA_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_XMAA_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_XMAA_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_XMAA_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_XMAA_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_XMAA_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_XMAA_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_CU_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_CU_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_CU_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_CU_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_CU_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_CU_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_CU_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_CU_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPGTC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_DPGTC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_DPOSC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_DPOSC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI1_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0_A1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC0_A1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_LME_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_LME_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DOF_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DOF_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JPEG,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_JPEG,
    CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_JSQZ,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_JSQZ,
    CMU_TOP_CLK_CON_MUX_CLKCMU_M2M_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_M2M_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_MFC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MFC_MFC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AOCCSIS_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_AOCCSIS_YUVSC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_AOCCSIS_YUVSC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DLFE_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DLFE_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MLSC_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MLSC_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_BYRP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_BYRP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MCSC_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MCSC_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_YUVP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_YUVP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_RGBP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_RGBP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MTNR_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MTNR_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MSNR_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MSNR_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MFC_WFD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MFC_WFD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MFD_MFD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MFD_MFD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_NOCP,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_NOCP,
    CMU_TOP_CLK_CON_MUX_CLKCMU_MIF_SWITCH,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_MIF_SWITCH,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_G3D_NOCD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_G3D_NOCD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL1_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL1_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2A_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2A_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NOCL2B_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NOCL2B_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC0_IP0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_IP1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC0_IP1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC1_IP0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_IP1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC1_IP1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC1_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC1_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC2_IP0,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_IP1,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC2_IP1,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIC2_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIC2_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_GIC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_GIC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PERIS_TMU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PERIS_TMU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SDMA_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SDMA_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_PSP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_PSP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_UFS_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_CLK_CON_MUX_CLKCMU_VTS_DMIC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_VTS_DMIC,
    CMU_TOP_CLK_CON_MUX_CP_HISPEEDY_CLK,
    CMU_TOP_DBG_NFO_MUX_CP_HISPEEDY_CLK,
    CMU_TOP_CLK_CON_MUX_CP_SHARED0_CLK,
    CMU_TOP_DBG_NFO_MUX_CP_SHARED0_CLK,
    CMU_TOP_CLK_CON_MUX_CP_SHARED1_CLK,
    CMU_TOP_DBG_NFO_MUX_CP_SHARED1_CLK,
    CMU_TOP_CLK_CON_MUX_CP_SHARED2_CLK,
    CMU_TOP_DBG_NFO_MUX_CP_SHARED2_CLK,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ALIVE_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ALIVE_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_AUDIF0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_AUDIF1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_AUDIF1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_CPU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AUD_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CMU_BOOST,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_HTU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_HTU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_HTU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_G3D_HTU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL3_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL3_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DNC_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DSP_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DSP_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSU_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DSU_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_COMP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_CPUCL0_SWITCH_COMP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_G3D_NOCP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_G3D_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_XMAA_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_XMAA_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NPUMEM_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NPUMEM_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_NOC_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_XMAA_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_XMAA_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_XMAA_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_XMAA_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_XMAA_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_XMAA_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_XMAA_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_XMAA_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_CU_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_CU_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_CU_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_CU_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_CU_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_CU_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_CU_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_CU_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_DPGTC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_DPOSC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_DPOSC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI1_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC0_A1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOC0_A1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_ICPU_NOC1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_ICPU_NOC1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_LME_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_LME_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DOF_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DOF_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_JPEG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_JSQZ,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_JSQZ,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_M2M_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_MFC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AOCCSIS_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_AOCCSIS_YUVSC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_AOCCSIS_YUVSC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DLFE_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DLFE_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MLSC_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MLSC_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_BYRP_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_BYRP_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MCSC_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_YUVP_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_YUVP_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_RGBP_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_RGBP_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MTNR_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MTNR_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MSNR_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MSNR_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_WFD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_MFD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFD_MFD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_NOCP,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MIF_SWITCH,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL0_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_G3D_NOCD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2B_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2B_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC0_IP0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC0_IP1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC0_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC1_IP0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC1_IP1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC1_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP0,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC2_IP0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_IP1,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC2_IP1,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIC2_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIC2_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_GIC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_GIC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PERIS_TMU,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PERIS_TMU,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SDMA_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_PSP_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_PSP_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_NOC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_UFS_NOC,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_VTS_DMIC,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_VTS_DMIC,
    CMU_TOP_CLK_CON_GAT_GATE_CP_HISPEEDY_CLK,
    CMU_TOP_DBG_NFO_GATE_CP_HISPEEDY_CLK,
    CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED0_CLK,
    CMU_TOP_DBG_NFO_GATE_CP_SHARED0_CLK,
    CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED1_CLK,
    CMU_TOP_DBG_NFO_GATE_CP_SHARED1_CLK,
    CMU_TOP_CLK_CON_GAT_GATE_CP_SHARED2_CLK,
    CMU_TOP_DBG_NFO_GATE_CP_SHARED2_CLK,
    CMU_TOP_CLK_CON_DIV_CLKCMU_ALIVE_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_ALIVE_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AOCCSIS_DCPHY,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AOCCSIS_OIS_MCU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_AUDIF0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_AUDIF1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_AUDIF1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_CPU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_CPU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AUD_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AUD_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CMU_BOOST,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CMU_BOOST,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_DBG_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_HTU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_HTU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_HTU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_HTU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_NOCP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL2_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL1_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL3_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL3_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DNC_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DNC_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUB_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUB_NOC_A1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUF_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DPUF_NOC_A1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DSP_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DSP_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DSU_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DSU_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_COMP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_CPUCL0_SWITCH_COMP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_NOCP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_SWITCH,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_SWITCH,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU1_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU1_XMAA_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_GNPU_XMAA_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NPUMEM_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NPUMEM_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU0_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU1_NOC_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU0_XMAA_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU0_XMAA_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU1_XMAA_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU1_XMAA_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU0_CU_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU0_CU_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SNPU1_CU_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SNPU1_CU_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPGTC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_DPGTC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_DPOSC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_DPOSC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI0_USB32DRD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI1_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_HSI1_NOC_PCIE,
    CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOC0_A0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_ICPU_NOC1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_ICPU_NOC1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_LME_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_LME_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DOF_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DOF_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JPEG,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_JPEG,
    CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_JSQZ,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_JSQZ,
    CMU_TOP_CLK_CON_DIV_CLKCMU_M2M_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_M2M_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_MFC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MFC_MFC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AOCCSIS_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_AOCCSIS_YUVSC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_AOCCSIS_YUVSC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_DLFE_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_DLFE_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MLSC_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MLSC_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_BYRP_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_BYRP_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MCSC_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MCSC_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_YUVP_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_YUVP_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_RGBP_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_RGBP_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MTNR_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MTNR_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MSNR_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MSNR_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MFC_WFD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MFC_WFD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MFD_MFD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MFD_MFD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_MIF_NOCP,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_MIF_NOCP,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL0_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL0_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_G3D_NOCD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_G3D_NOCD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL1_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL1_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2A_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2A_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_NOCL2B_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_NOCL2B_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC0_IP0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_IP1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC0_IP1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC0_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC0_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC1_IP0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_IP1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC1_IP1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC1_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC1_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP0,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC2_IP0,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_IP1,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC2_IP1,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIC2_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIC2_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_GIC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_GIC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PERIS_TMU,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PERIS_TMU,
    CMU_TOP_CLK_CON_DIV_CLKCMU_SDMA_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_SDMA_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_PSP_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_PSP_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_UFS_MMC_CARD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_NOC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_UFS_NOC,
    CMU_TOP_CLK_CON_DIV_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_UFS_UFS_EMBD,
    CMU_TOP_CLK_CON_DIV_CLKCMU_VTS_DMIC,
    CMU_TOP_DBG_NFO_DIV_CLKCMU_VTS_DMIC,
    CMU_TOP_CLK_CON_DIV_CP_HISPEEDY_CLK,
    CMU_TOP_DBG_NFO_DIV_CP_HISPEEDY_CLK,
    CMU_TOP_CLK_CON_DIV_CP_SHARED0_CLK,
    CMU_TOP_DBG_NFO_DIV_CP_SHARED0_CLK,
    CMU_TOP_CLK_CON_DIV_CP_SHARED1_CLK,
    CMU_TOP_DBG_NFO_DIV_CP_SHARED1_CLK,
    CMU_TOP_CLK_CON_DIV_CP_SHARED2_CLK,
    CMU_TOP_DBG_NFO_DIV_CP_SHARED2_CLK,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUB_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUB_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DPUF_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DPUF_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_DSP_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_DSP_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU1_XMAA,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU1_XMAA,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_GNPU_XMAA,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_GNPU_XMAA,
    CMU_TOP_CLK_CON_MUX_CLKCMU_NPUMEM_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_NPUMEM_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_NOC,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_NOC,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_XMAA,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_XMAA,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_XMAA,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_XMAA,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU0_CU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU0_CU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_SNPU1_CU,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_SNPU1_CU,
    CMU_TOP_CLK_CON_MUX_CLKCMU_ICPU_NOC0,
    CMU_TOP_DBG_NFO_MUX_CLKCMU_ICPU_NOC0,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DSP_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU1_XMAA_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU1_XMAA_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_GNPU_XMAA_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NPUMEM_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NPUMEM_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SDMA_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_XMAA_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_XMAA_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_XMAA_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_XMAA_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU0_CU_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU0_CU_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_SNPU1_CU_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_SNPU1_CU_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUF0_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DPUF1_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_MFC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFC_WFD_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MFD_MFD_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MFD_MFD_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL0_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL1_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2A_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2A_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_NOCL2B_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_NOCL2B_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MCSC_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MCSC_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_DLFE_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_DLFE_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MSNR_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MSNR_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_MTNR_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_MTNR_NOC_APG,
    CMU_TOP_CLK_CON_GAT_GATE_CLKCMU_YUVP_NOC_APG,
    CMU_TOP_DBG_NFO_GATE_CLKCMU_YUVP_NOC_APG,
    CMU_TOP_PLL_CON3_PLL_GNPU,
    CMU_TOP_PLL_CON6_PLL_GNPU,
    CMU_TOP_PLL_CON7_PLL_GNPU,
    CMU_TOP_PLL_CON4_PLL_GNPU,
    CMU_TOP_PLL_CON9_PLL_GNPU,
    CMU_TOP_PLL_CON8_PLL_GNPU,
    CMU_TOP_PLL_CON5_PLL_GNPU,
    CMU_TOP_PLL_CON0_PLL_GNPU,
    CMU_TOP_PLL_LOCKTIME_PLL_GNPU,
    CMU_TOP_PLL_CON1_PLL_GNPU,
    CMU_TOP_PLL_CON2_PLL_GNPU,
    CMU_TOP_PLL_LOCKTIME_REG_PLL_GNPU,
    CMU_TOP_CLDVFS_COARSE_PLL_GNPU,
    CMU_TOP_CLDVFS_FINE_PLL_GNPU,
    CMU_TOP_CLDVFS_MDIV_RANGE_PLL_GNPU,
    CMU_TOP_CLDVFS_MDIV_ADJ_PLL_GNPU,
    CMU_TOP_CLDVFS_INTR_STATUS_PLL_GNPU,
    CMU_TOP_CLDVFS_INTR_CLR_PLL_GNPU,
    CMU_TOP_DBG_NFO_PLL_GNPU,
    CMU_TOP_CLDVFS_DEBUG_PLL_GNPU,
    CMU_CPUCL0_SPARE0_SPARE,
    CMU_CPUCL0_SPARE1_SPARE,
    CMU_CPUCL0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL0_CLK_CON_BUF_CLK_CPUCL0_NOCP,
    CMU_CPUCL0_DBG_NFO_BUF_CLK_CPUCL0_NOCP,
    CMU_CPUCL0_CLK_CON_GAT_CLK_CPUCL0_SHORTSTOP_CORE,
    CMU_CPUCL0_DBG_NFO_CLK_CPUCL0_SHORTSTOP_CORE,
    CMU_CPUCL0_CLKOUT_CON_CMU_CPUCL0_CLKOUT0,
    CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_CLKOUT0,
    CMU_CPUCL0_CLK_CON_GAT_COMPLEX0CLK,
    CMU_CPUCL0_DBG_NFO_COMPLEX0CLK,
    CMU_CPUCL0_UNDEFINED_CPUCL0_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL0_SW_CPUCL0_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL0_UNDEFINED_CPUCL0_SHORTSTOP,
    CMU_CPUCL0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CMU_CPUCL0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CMU_CPUCL0_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_USER,
    CMU_CPUCL0_CLK_CON_MUX_CLK_CPUCL0_IDLECLKDOWN,
    CMU_CPUCL0_DBG_NFO_MUX_CLK_CPUCL0_IDLECLKDOWN,
    CMU_CPUCL0_PLL_CON3_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON6_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON7_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON4_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON9_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON8_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON5_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON0_PLL_CPUCL0,
    CMU_CPUCL0_PLL_LOCKTIME_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON1_PLL_CPUCL0,
    CMU_CPUCL0_PLL_CON2_PLL_CPUCL0,
    CMU_CPUCL0_PLL_LOCKTIME_REG_PLL_CPUCL0,
    CMU_CPUCL0_DBG_NFO_PLL_CPUCL0,
    CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_COMPLEX0,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_COMPLEX0,
    CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE0,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE0,
    CMU_CPUCL0_QCH_CON_CLUSTER0_QCH_CORE1,
    CMU_CPUCL0_DBG_NFO_CLUSTER0_QCH_CORE1,
    CMU_CPUCL0_CLK_CON_GAT_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_DBG_NFO_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_QCH_CON_CMU_CPUCL0_QCH,
    CMU_CPUCL0_DBG_NFO_CMU_CPUCL0_QCH,
    CMU_CPUCL0_GLB_SPARE0_SPARE,
    CMU_CPUCL0_GLB_SPARE1_SPARE,
    CMU_CPUCL0_GLB_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL0_GLB_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL0_GLB_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL0_GLB_CLK_CON_BUF_CLKCPUCLGLB_NOCP,
    CMU_CPUCL0_GLB_DBG_NFO_BUF_CLKCPUCLGLB_NOCP,
    CMU_CPUCL0_GLB_CLK_CON_GAT_CLK_CPUCL0_DBG_SHORTSTOP,
    CMU_CPUCL0_GLB_DBG_NFO_CLK_CPUCL0_DBG_SHORTSTOP,
    CMU_CPUCL0_GLB_CLKOUT_CON_CMU_CPUCL0_GLB_CLKOUT0,
    CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_CLKOUT0,
    CMU_CPUCL0_GLB_UNDEFINED_CPUCL0_GLB_SHORTSTOP,
    CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_NOC,
    CMU_CPUCL0_GLB_DBG_NFO_DIV_CLK_CPUCL0_DBG_NOC,
    CMU_CPUCL0_GLB_CLK_CON_DIV_CLK_CPUCL0_DBG_PCLKDBG,
    CMU_CPUCL0_GLB_DBG_NFO_DIV_CLK_CPUCL0_DBG_PCLKDBG,
    CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER,
    CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER,
    CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER,
    CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_HTU_USER,
    CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_HTU_USER,
    CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_HTU_USER,
    CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_NOCP_USER,
    CMU_CPUCL0_GLB_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_COMP_USER,
    CMU_CPUCL0_GLB_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_COMP_USER,
    CMU_CPUCL0_GLB_DBG_NFO_MUX_CLKCMU_CPUCL0_SWITCH_COMP_USER,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK,
    CMU_CPUCL0_GLB_MEMPG_CON_CSSYS_0,
    CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_CSSYS_0,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_CLUSTER0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_CLUSTER0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCBIG_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCBIG_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID1_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID1_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID2_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID2_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID3_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID3_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID4_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID4_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID5_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID5_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID5_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID5_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID5_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID5_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID6_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID6_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_IT_DDCMID6_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID6_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_IT_DDCMID6_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_IT_DDCMID6_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_LD_DNC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_LD_DNC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_LD_DNC_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_LD_DNC_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_BDU_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_BDU_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_T_BDU_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_BDU_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ATB_MI_T_PPMU_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_PPMU_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ATB_MI_T_PPMU_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ATB_MI_T_PPMU_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IG_STM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_STM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_IG_STM_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IG_STM_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_ETR_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_ETR_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_G_ETR_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_ETR_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LLCAID_G_ETR_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LLCAID_G_ETR_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LLCAID_G_ETR_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LLCAID_G_ETR_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG,
    CMU_CPUCL0_GLB_QCH_CON_CSSYS_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_CSSYS_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_G_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_CSSYS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_G_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_G_CSSYS_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_MEMPG_CON_SECJTAG_1,
    CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_SECJTAG_1,
    CMU_CPUCL0_GLB_QCH_CON_SECJTAG_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SECJTAG_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL0_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_0_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_1_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_2_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_3_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_4_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_0_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL2_0_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_1_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL2_1_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL3_QCH_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL3_QCH_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKS,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKS,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKS,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKS,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_BPS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_BPS_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL1_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL1_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_BUSIF_DDC_CPUCL1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL2_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL2_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL2_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_BUSIF_DDC_CPUCL2_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL3_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL3_IPCLKPORT_PCLK_S0,
    CMU_CPUCL0_GLB_QCH_CON_BUSIF_DDC_CPUCL3_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_BUSIF_DDC_CPUCL3_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_CFM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_CFM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_CMU_CPUCL0_GLB_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_CMU_CPUCL0_GLB_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID2_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID2_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID3_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID3_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID4_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID4_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID5_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID5_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID5_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID5_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_DLDO_SM_MID6_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_DLDO_SM_MID6_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_DLDO_SM_MID6_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_DLDO_SM_MID6_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_D_TZPC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_D_TZPC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_ECU_CPUCL0_0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_ECU_CPUCL0_1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_ECU_CPUCL0_1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL0_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL0_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_0_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_0_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_1_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_1_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_2_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_2_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_3_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_3_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL1_4_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL1_4_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_0_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL2_0_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL2_1_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL2_1_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_HTU_CPUCL3_QCH_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_HTU_CPUCL3_QCH_PCLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IG_STM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_STM_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IG_STM_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IG_STM_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IP_PAGECONF0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IP_PAGECONF0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IP_PAGECONF0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IP_PAGECONF0_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_SI_IP_UTILITY_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_SI_IP_UTILITY_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_INT_COMB_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_INT_COMB_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_MEMPG_CON_PMU_PCSM_2,
    CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_PMU_PCSM_2,
    CMU_CPUCL0_GLB_QCH_CON_PMU_PCSM_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PMU_PCSM_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_2_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_2_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_3_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_3_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRET_CLUSTER0_3_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRET_CLUSTER0_3_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_1_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_1_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_2_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_2_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_3_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_3_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPC_INSTRRUN_CLUSTER0_3_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPC_INSTRRUN_CLUSTER0_3_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_PPMU_D_DECOMP_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PPMU_D_DECOMP_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_QOS_D0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_QOS_D0_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_S2PC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_S2PC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_S2PC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_S2PC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_SLH_AXI_MI_P_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_SLH_AXI_MI_P_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SPC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SPC_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_SPC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SPC_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
    CMU_CPUCL0_GLB_QCH_CON_SYSREG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_SYSREG_CPUCL0_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_VGEN_LITE_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_VGEN_LITE_IPCLKPORT_PCLKM,
    CMU_CPUCL0_GLB_QCH_CON_APB_ASYNC_P_VGEN_LITE_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_APB_ASYNC_P_VGEN_LITE_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_ACEL_SI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_ACEL_SI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_ACEL_SI_ID_DECOMP_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ACEL_SI_ID_DECOMP_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_ACEL_SI_ID_DECOMP_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_ACEL_SI_ID_DECOMP_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_QCH_CON_LH_AXI_MI_IP_PAGECONF1_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IP_PAGECONF1_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_LH_AXI_MI_IP_PAGECONF1_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_LH_AXI_MI_IP_PAGECONF1_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_PAGEDECOMP_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_PAGEDECOMP_CPUCL0_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_MEMPG_CON_PAGEDECOMP_CPUCL0_4,
    CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_PAGEDECOMP_CPUCL0_4,
    CMU_CPUCL0_GLB_QCH_CON_PAGEDECOMP_CPUCL0_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_PAGEDECOMP_CPUCL0_QCH,
    CMU_CPUCL0_GLB_PCH_CON_PAGEDECOMP_CPUCL0_PCH,
    CMU_CPUCL0_GLB_DBG_NFO_PAGEDECOMP_CPUCL0_PCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_MEMPG_CON_S2MPU_S0_CPUCL0_3,
    CMU_CPUCL0_GLB_DBG_NFO_MEMPG_CON_S2MPU_S0_CPUCL0_3,
    CMU_CPUCL0_GLB_QCH_CON_S2MPU_S0_CPUCL0_QCH_S0,
    CMU_CPUCL0_GLB_DBG_NFO_S2MPU_S0_CPUCL0_QCH_S0,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_QCH_CON_S2MPU_S0_PMMU0_CPUCL0_QCH_S0,
    CMU_CPUCL0_GLB_DBG_NFO_S2MPU_S0_PMMU0_CPUCL0_QCH_S0,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_VGEN_LITE_D_DECOMP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_VGEN_LITE_D_DECOMP_IPCLKPORT_CLK,
    CMU_CPUCL0_GLB_QCH_CON_VGEN_LITE_D_DECOMP_QCH,
    CMU_CPUCL0_GLB_DBG_NFO_VGEN_LITE_D_DECOMP_QCH,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_XIU_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_XIU_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_CLK_CON_GAT_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK,
    CMU_CPUCL0_GLB_DBG_NFO_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK,
    CMU_CPUCL1_SPARE0_SPARE,
    CMU_CPUCL1_SPARE1_SPARE,
    CMU_CPUCL1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL1_CLK_CON_BUF_CLK_CPUCL1_NOCP,
    CMU_CPUCL1_DBG_NFO_BUF_CLK_CPUCL1_NOCP,
    CMU_CPUCL1_CLK_CON_GAT_CLK_CPUCL1_SHORTSTOP_CORE_0,
    CMU_CPUCL1_DBG_NFO_CLK_CPUCL1_SHORTSTOP_CORE_0,
    CMU_CPUCL1_CLK_CON_GAT_CLK_CPUCL1_SHORTSTOP_CORE_1,
    CMU_CPUCL1_DBG_NFO_CLK_CPUCL1_SHORTSTOP_CORE_1,
    CMU_CPUCL1_CLK_CON_GAT_CLK_CPUCL1_SHORTSTOP_CORE_2,
    CMU_CPUCL1_DBG_NFO_CLK_CPUCL1_SHORTSTOP_CORE_2,
    CMU_CPUCL1_CLK_CON_GAT_CLK_CPUCL1_SHORTSTOP_CORE_3,
    CMU_CPUCL1_DBG_NFO_CLK_CPUCL1_SHORTSTOP_CORE_3,
    CMU_CPUCL1_CLK_CON_GAT_CLK_CPUCL1_SHORTSTOP_CORE_4,
    CMU_CPUCL1_DBG_NFO_CLK_CPUCL1_SHORTSTOP_CORE_4,
    CMU_CPUCL1_QCH_CON_CLUSTER_QCH_CORE2,
    CMU_CPUCL1_DBG_NFO_CLUSTER_QCH_CORE2,
    CMU_CPUCL1_QCH_CON_CLUSTER_QCH_CORE3,
    CMU_CPUCL1_DBG_NFO_CLUSTER_QCH_CORE3,
    CMU_CPUCL1_QCH_CON_CLUSTER_QCH_CORE4,
    CMU_CPUCL1_DBG_NFO_CLUSTER_QCH_CORE4,
    CMU_CPUCL1_QCH_CON_CLUSTER_QCH_CORE5,
    CMU_CPUCL1_DBG_NFO_CLUSTER_QCH_CORE5,
    CMU_CPUCL1_QCH_CON_CLUSTER_QCH_CORE6,
    CMU_CPUCL1_DBG_NFO_CLUSTER_QCH_CORE6,
    CMU_CPUCL1_CLKOUT_CON_CMU_CPUCL1_CLKOUT0,
    CMU_CPUCL1_DBG_NFO_CMU_CPUCL1_CLKOUT0,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_CPM_0,
    CMU_CPUCL1_DBG_NFO_CPUCL1_CPM_0,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_CPM_1,
    CMU_CPUCL1_DBG_NFO_CPUCL1_CPM_1,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_CPM_2,
    CMU_CPUCL1_DBG_NFO_CPUCL1_CPM_2,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_CPM_3,
    CMU_CPUCL1_DBG_NFO_CPUCL1_CPM_3,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_CPM_4,
    CMU_CPUCL1_DBG_NFO_CPUCL1_CPM_4,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_GCPM_0,
    CMU_CPUCL1_DBG_NFO_CPUCL1_GCPM_0,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_GCPM_1,
    CMU_CPUCL1_DBG_NFO_CPUCL1_GCPM_1,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_GCPM_2,
    CMU_CPUCL1_DBG_NFO_CPUCL1_GCPM_2,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_GCPM_3,
    CMU_CPUCL1_DBG_NFO_CPUCL1_GCPM_3,
    CMU_CPUCL1_CLK_CON_GAT_CPUCL1_GCPM_4,
    CMU_CPUCL1_DBG_NFO_CPUCL1_GCPM_4,
    CMU_CPUCL1_UNDEFINED_CPUCL1_HCHGEN_CLKMUX_CORE_0,
    CMU_CPUCL1_SW_CPUCL1_HCHGEN_CLKMUX_CORE_0,
    CMU_CPUCL1_UNDEFINED_CPUCL1_HCHGEN_CLKMUX_CORE_1,
    CMU_CPUCL1_SW_CPUCL1_HCHGEN_CLKMUX_CORE_1,
    CMU_CPUCL1_UNDEFINED_CPUCL1_HCHGEN_CLKMUX_CORE_2,
    CMU_CPUCL1_SW_CPUCL1_HCHGEN_CLKMUX_CORE_2,
    CMU_CPUCL1_UNDEFINED_CPUCL1_HCHGEN_CLKMUX_CORE_3,
    CMU_CPUCL1_SW_CPUCL1_HCHGEN_CLKMUX_CORE_3,
    CMU_CPUCL1_UNDEFINED_CPUCL1_HCHGEN_CLKMUX_CORE_4,
    CMU_CPUCL1_SW_CPUCL1_HCHGEN_CLKMUX_CORE_4,
    CMU_CPUCL1_UNDEFINED_CPUCL1_HCHGEN_CLKMUX_POWERIP,
    CMU_CPUCL1_SW_CPUCL1_HCHGEN_CLKMUX_POWERIP,
    CMU_CPUCL1_UNDEFINED_CPUCL1_SHORTSTOP,
    CMU_CPUCL1_QCH_CON_DDC_CPUCL1_ATB_0_QCH,
    CMU_CPUCL1_DBG_NFO_DDC_CPUCL1_ATB_0_QCH,
    CMU_CPUCL1_QCH_CON_DDC_CPUCL1_ATB_1_QCH,
    CMU_CPUCL1_DBG_NFO_DDC_CPUCL1_ATB_1_QCH,
    CMU_CPUCL1_QCH_CON_DDC_CPUCL1_ATB_2_QCH,
    CMU_CPUCL1_DBG_NFO_DDC_CPUCL1_ATB_2_QCH,
    CMU_CPUCL1_QCH_CON_DDC_CPUCL1_ATB_3_QCH,
    CMU_CPUCL1_DBG_NFO_DDC_CPUCL1_ATB_3_QCH,
    CMU_CPUCL1_QCH_CON_DDC_CPUCL1_ATB_4_QCH,
    CMU_CPUCL1_DBG_NFO_DDC_CPUCL1_ATB_4_QCH,
    CMU_CPUCL1_QCH_CON_DDC_QCH_GCPM_CORE2,
    CMU_CPUCL1_DBG_NFO_DDC_QCH_GCPM_CORE2,
    CMU_CPUCL1_QCH_CON_DDC_QCH_GCPM_CORE3,
    CMU_CPUCL1_DBG_NFO_DDC_QCH_GCPM_CORE3,
    CMU_CPUCL1_QCH_CON_DDC_QCH_GCPM_CORE4,
    CMU_CPUCL1_DBG_NFO_DDC_QCH_GCPM_CORE4,
    CMU_CPUCL1_QCH_CON_DDC_QCH_GCPM_CORE5,
    CMU_CPUCL1_DBG_NFO_DDC_QCH_GCPM_CORE5,
    CMU_CPUCL1_QCH_CON_DDC_QCH_GCPM_CORE6,
    CMU_CPUCL1_DBG_NFO_DDC_QCH_GCPM_CORE6,
    CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_ADD_CH_CLK,
    CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_ADD_CH_CLK,
    CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_ATB_0,
    CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_ATB_0,
    CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_ATB_1,
    CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_ATB_1,
    CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_ATB_2,
    CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_ATB_2,
    CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_ATB_3,
    CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_ATB_3,
    CMU_CPUCL1_CLK_CON_DIV_CLK_CPUCL1_ATB_4,
    CMU_CPUCL1_DBG_NFO_DIV_CLK_CPUCL1_ATB_4,
    CMU_CPUCL1_PCH_CON_LH_ATB_SI_IT_DDCMID0_CPUCL0_PCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID0_CPUCL0_PCH,
    CMU_CPUCL1_QCH_CON_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH,
    CMU_CPUCL1_PCH_CON_LH_ATB_SI_IT_DDCMID1_CPUCL0_PCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID1_CPUCL0_PCH,
    CMU_CPUCL1_QCH_CON_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH,
    CMU_CPUCL1_PCH_CON_LH_ATB_SI_IT_DDCMID2_CPUCL0_PCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID2_CPUCL0_PCH,
    CMU_CPUCL1_QCH_CON_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH,
    CMU_CPUCL1_PCH_CON_LH_ATB_SI_IT_DDCMID3_CPUCL0_PCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID3_CPUCL0_PCH,
    CMU_CPUCL1_QCH_CON_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH,
    CMU_CPUCL1_PCH_CON_LH_ATB_SI_IT_DDCMID4_CPUCL0_PCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID4_CPUCL0_PCH,
    CMU_CPUCL1_QCH_CON_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH,
    CMU_CPUCL1_DBG_NFO_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH,
    CMU_CPUCL1_PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
    CMU_CPUCL1_PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
    CMU_CPUCL1_DBG_NFO_MUX_CLKCMU_CPUCL1_SWITCH_USER,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_ATB_0,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_ATB_0,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_ATB_1,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_ATB_1,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_ATB_2,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_ATB_2,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_ATB_3,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_ATB_3,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_ATB_4,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_ATB_4,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_IDLECLKDOWN_0,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_IDLECLKDOWN_0,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_IDLECLKDOWN_1,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_IDLECLKDOWN_1,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_IDLECLKDOWN_2,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_IDLECLKDOWN_2,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_IDLECLKDOWN_3,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_IDLECLKDOWN_3,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_IDLECLKDOWN_4,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_IDLECLKDOWN_4,
    CMU_CPUCL1_CLK_CON_MUX_CLK_CPUCL1_POWERIP,
    CMU_CPUCL1_DBG_NFO_MUX_CLK_CPUCL1_POWERIP,
    CMU_CPUCL1_PLL_CON3_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON6_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON7_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON4_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON9_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON8_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON5_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON0_PLL_CPUCL1,
    CMU_CPUCL1_PLL_LOCKTIME_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON1_PLL_CPUCL1,
    CMU_CPUCL1_PLL_CON2_PLL_CPUCL1,
    CMU_CPUCL1_PLL_LOCKTIME_REG_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_COARSE_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_FINE_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_MDIV_RANGE_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_MDIV_ADJ_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_INTR_STATUS_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_INTR_CLR_PLL_CPUCL1,
    CMU_CPUCL1_DBG_NFO_PLL_CPUCL1,
    CMU_CPUCL1_CLDVFS_DEBUG_PLL_CPUCL1,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_ADD_CPUCL1_IPCLKPORT_CH_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_ADD_CPUCL1_IPCLKPORT_CH_CLK,
    CMU_CPUCL1_DMYQCH_CON_ADD_CPUCL1_QCH,
    CMU_CPUCL1_DBG_NFO_ADD_CPUCL1_QCH,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CH_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CH_CLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_ADD_CH_CLK_IPCLKPORT_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_ADD_CH_CLK_IPCLKPORT_CLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_PCLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_PCLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK,
    CMU_CPUCL1_QCH_CON_CMU_CPUCL1_QCH,
    CMU_CPUCL1_DBG_NFO_CMU_CPUCL1_QCH,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CLK_CORE,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CLK_CORE,
    CMU_CPUCL1_QCH_CON_BUSIF_ADD_CPUCL1_QCH,
    CMU_CPUCL1_DBG_NFO_BUSIF_ADD_CPUCL1_QCH,
    CMU_CPUCL1_CLK_CON_GAT_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL1_DBG_NFO_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL1_QCH_CON_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH,
    CMU_CPUCL1_DBG_NFO_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH,
    CMU_CPUCL2_SPARE0_SPARE,
    CMU_CPUCL2_SPARE1_SPARE,
    CMU_CPUCL2_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL2_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL2_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL2_CLK_CON_BUF_CLK_CPUCL2_NOCP,
    CMU_CPUCL2_DBG_NFO_BUF_CLK_CPUCL2_NOCP,
    CMU_CPUCL2_CLK_CON_GAT_CLK_CPUCL2_SHORTSTOP_CORE_0,
    CMU_CPUCL2_DBG_NFO_CLK_CPUCL2_SHORTSTOP_CORE_0,
    CMU_CPUCL2_CLK_CON_GAT_CLK_CPUCL2_SHORTSTOP_CORE_1,
    CMU_CPUCL2_DBG_NFO_CLK_CPUCL2_SHORTSTOP_CORE_1,
    CMU_CPUCL2_QCH_CON_CLUSTER_QCH_CORE7,
    CMU_CPUCL2_DBG_NFO_CLUSTER_QCH_CORE7,
    CMU_CPUCL2_QCH_CON_CLUSTER_QCH_CORE8,
    CMU_CPUCL2_DBG_NFO_CLUSTER_QCH_CORE8,
    CMU_CPUCL2_CLKOUT_CON_CMU_CPUCL2_CLKOUT0,
    CMU_CPUCL2_DBG_NFO_CMU_CPUCL2_CLKOUT0,
    CMU_CPUCL2_CLK_CON_GAT_CPUCL2_CPM_0,
    CMU_CPUCL2_DBG_NFO_CPUCL2_CPM_0,
    CMU_CPUCL2_CLK_CON_GAT_CPUCL2_CPM_1,
    CMU_CPUCL2_DBG_NFO_CPUCL2_CPM_1,
    CMU_CPUCL2_CLK_CON_GAT_CPUCL2_GCPM_0,
    CMU_CPUCL2_DBG_NFO_CPUCL2_GCPM_0,
    CMU_CPUCL2_CLK_CON_GAT_CPUCL2_GCPM_1,
    CMU_CPUCL2_DBG_NFO_CPUCL2_GCPM_1,
    CMU_CPUCL2_UNDEFINED_CPUCL2_HCHGEN_CLKMUX_CORE_0,
    CMU_CPUCL2_SW_CPUCL2_HCHGEN_CLKMUX_CORE_0,
    CMU_CPUCL2_UNDEFINED_CPUCL2_HCHGEN_CLKMUX_CORE_1,
    CMU_CPUCL2_SW_CPUCL2_HCHGEN_CLKMUX_CORE_1,
    CMU_CPUCL2_UNDEFINED_CPUCL2_HCHGEN_CLKMUX_POWERIP,
    CMU_CPUCL2_SW_CPUCL2_HCHGEN_CLKMUX_POWERIP,
    CMU_CPUCL2_UNDEFINED_CPUCL2_SHORTSTOP,
    CMU_CPUCL2_QCH_CON_DDC_CPUCL2_ATB_0_QCH,
    CMU_CPUCL2_DBG_NFO_DDC_CPUCL2_ATB_0_QCH,
    CMU_CPUCL2_QCH_CON_DDC_CPUCL2_ATB_1_QCH,
    CMU_CPUCL2_DBG_NFO_DDC_CPUCL2_ATB_1_QCH,
    CMU_CPUCL2_QCH_CON_DDC_QCH_GCPM_CORE7,
    CMU_CPUCL2_DBG_NFO_DDC_QCH_GCPM_CORE7,
    CMU_CPUCL2_QCH_CON_DDC_QCH_GCPM_CORE8,
    CMU_CPUCL2_DBG_NFO_DDC_QCH_GCPM_CORE8,
    CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ADD_CH_CLK,
    CMU_CPUCL2_DBG_NFO_DIV_CLK_CPUCL2_ADD_CH_CLK,
    CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ATB_0,
    CMU_CPUCL2_DBG_NFO_DIV_CLK_CPUCL2_ATB_0,
    CMU_CPUCL2_CLK_CON_DIV_CLK_CPUCL2_ATB_1,
    CMU_CPUCL2_DBG_NFO_DIV_CLK_CPUCL2_ATB_1,
    CMU_CPUCL2_PCH_CON_LH_ATB_SI_IT_DDCMID7_CPUCL0_PCH,
    CMU_CPUCL2_DBG_NFO_LH_ATB_SI_IT_DDCMID7_CPUCL0_PCH,
    CMU_CPUCL2_QCH_CON_LH_ATB_SI_IT_DDCMID7_CPUCL0_QCH,
    CMU_CPUCL2_DBG_NFO_LH_ATB_SI_IT_DDCMID7_CPUCL0_QCH,
    CMU_CPUCL2_PCH_CON_LH_ATB_SI_IT_DDCMID8_CPUCL0_PCH,
    CMU_CPUCL2_DBG_NFO_LH_ATB_SI_IT_DDCMID8_CPUCL0_PCH,
    CMU_CPUCL2_QCH_CON_LH_ATB_SI_IT_DDCMID8_CPUCL0_QCH,
    CMU_CPUCL2_DBG_NFO_LH_ATB_SI_IT_DDCMID8_CPUCL0_QCH,
    CMU_CPUCL2_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CMU_CPUCL2_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CMU_CPUCL2_DBG_NFO_MUX_CLKCMU_CPUCL2_SWITCH_USER,
    CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_ATB_0,
    CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_ATB_0,
    CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_ATB_1,
    CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_ATB_1,
    CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_IDLECLKDOWN_0,
    CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_IDLECLKDOWN_0,
    CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_IDLECLKDOWN_1,
    CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_IDLECLKDOWN_1,
    CMU_CPUCL2_CLK_CON_MUX_CLK_CPUCL2_POWERIP,
    CMU_CPUCL2_DBG_NFO_MUX_CLK_CPUCL2_POWERIP,
    CMU_CPUCL2_PLL_CON3_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON6_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON7_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON4_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON9_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON8_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON5_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON0_PLL_CPUCL2,
    CMU_CPUCL2_PLL_LOCKTIME_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON1_PLL_CPUCL2,
    CMU_CPUCL2_PLL_CON2_PLL_CPUCL2,
    CMU_CPUCL2_PLL_LOCKTIME_REG_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_COARSE_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_FINE_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_MDIV_RANGE_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_MDIV_ADJ_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_INTR_STATUS_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_INTR_CLR_PLL_CPUCL2,
    CMU_CPUCL2_DBG_NFO_PLL_CPUCL2,
    CMU_CPUCL2_CLDVFS_DEBUG_PLL_CPUCL2,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_ADD_CPUCL2_IPCLKPORT_CH_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_ADD_CPUCL2_IPCLKPORT_CH_CLK,
    CMU_CPUCL2_DMYQCH_CON_ADD_CPUCL2_QCH,
    CMU_CPUCL2_DBG_NFO_ADD_CPUCL2_QCH,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CH_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CH_CLK,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_ADD_CH_CLK_IPCLKPORT_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_ADD_CH_CLK_IPCLKPORT_CLK,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_PCLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_PCLK,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK,
    CMU_CPUCL2_QCH_CON_CMU_CPUCL2_QCH,
    CMU_CPUCL2_DBG_NFO_CMU_CPUCL2_QCH,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CLK_CORE,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CLK_CORE,
    CMU_CPUCL2_QCH_CON_BUSIF_ADD_CPUCL2_QCH,
    CMU_CPUCL2_DBG_NFO_BUSIF_ADD_CPUCL2_QCH,
    CMU_CPUCL2_CLK_CON_GAT_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL2_DBG_NFO_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL2_QCH_CON_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH,
    CMU_CPUCL2_DBG_NFO_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH,
    CMU_CPUCL3_SPARE0_SPARE,
    CMU_CPUCL3_SPARE1_SPARE,
    CMU_CPUCL3_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CPUCL3_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CPUCL3_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CPUCL3_CLK_CON_BUF_CLK_CPUCL3_NOCP,
    CMU_CPUCL3_DBG_NFO_BUF_CLK_CPUCL3_NOCP,
    CMU_CPUCL3_CLK_CON_GAT_CLK_CPUCL3_SHORTSTOP_CORE,
    CMU_CPUCL3_DBG_NFO_CLK_CPUCL3_SHORTSTOP_CORE,
    CMU_CPUCL3_QCH_CON_CLUSTER_QCH_CORE10,
    CMU_CPUCL3_DBG_NFO_CLUSTER_QCH_CORE10,
    CMU_CPUCL3_CLKOUT_CON_CMU_CPUCL3_CLKOUT0,
    CMU_CPUCL3_DBG_NFO_CMU_CPUCL3_CLKOUT0,
    CMU_CPUCL3_CLK_CON_GAT_CPUCL3_CPM,
    CMU_CPUCL3_DBG_NFO_CPUCL3_CPM,
    CMU_CPUCL3_CLK_CON_GAT_CPUCL3_GCPM,
    CMU_CPUCL3_DBG_NFO_CPUCL3_GCPM,
    CMU_CPUCL3_UNDEFINED_CPUCL3_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL3_SW_CPUCL3_HCHGEN_CLKMUX_CORE,
    CMU_CPUCL3_UNDEFINED_CPUCL3_HCHGEN_CLKMUX_POWERIP,
    CMU_CPUCL3_SW_CPUCL3_HCHGEN_CLKMUX_POWERIP,
    CMU_CPUCL3_UNDEFINED_CPUCL3_SHORTSTOP,
    CMU_CPUCL3_QCH_CON_DDC_CPUCL3_ATB_QCH,
    CMU_CPUCL3_DBG_NFO_DDC_CPUCL3_ATB_QCH,
    CMU_CPUCL3_QCH_CON_DDC_QCH_GCPM_CORE10,
    CMU_CPUCL3_DBG_NFO_DDC_QCH_GCPM_CORE10,
    CMU_CPUCL3_CLK_CON_DIV_CLK_CPUCL3_ADD_CH_CLK,
    CMU_CPUCL3_DBG_NFO_DIV_CLK_CPUCL3_ADD_CH_CLK,
    CMU_CPUCL3_CLK_CON_DIV_CLK_CPUCL3_ATB,
    CMU_CPUCL3_DBG_NFO_DIV_CLK_CPUCL3_ATB,
    CMU_CPUCL3_PCH_CON_LH_ATB_SI_IT_DDCBIG_CPUCL0_PCH,
    CMU_CPUCL3_DBG_NFO_LH_ATB_SI_IT_DDCBIG_CPUCL0_PCH,
    CMU_CPUCL3_QCH_CON_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH,
    CMU_CPUCL3_DBG_NFO_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH,
    CMU_CPUCL3_PLL_CON0_MUX_CLKCMU_CPUCL3_SWITCH_USER,
    CMU_CPUCL3_PLL_CON1_MUX_CLKCMU_CPUCL3_SWITCH_USER,
    CMU_CPUCL3_DBG_NFO_MUX_CLKCMU_CPUCL3_SWITCH_USER,
    CMU_CPUCL3_CLK_CON_MUX_CLK_CPUCL3_ATB,
    CMU_CPUCL3_DBG_NFO_MUX_CLK_CPUCL3_ATB,
    CMU_CPUCL3_CLK_CON_MUX_CLK_CPUCL3_IDLECLKDOWN,
    CMU_CPUCL3_DBG_NFO_MUX_CLK_CPUCL3_IDLECLKDOWN,
    CMU_CPUCL3_CLK_CON_MUX_CLK_CPUCL3_POWERIP,
    CMU_CPUCL3_DBG_NFO_MUX_CLK_CPUCL3_POWERIP,
    CMU_CPUCL3_PLL_CON3_PLL_CPUCL3,
    CMU_CPUCL3_PLL_CON6_PLL_CPUCL3,
    CMU_CPUCL3_PLL_CON7_PLL_CPUCL3,
    CMU_CPUCL3_PLL_CON4_PLL_CPUCL3,
    CMU_CPUCL3_PLL_CON9_PLL_CPUCL3,
    CMU_CPUCL3_PLL_CON8_PLL_CPUCL3,
    CMU_CPUCL3_PLL_CON5_PLL_CPUCL3,
    CMU_CPUCL3_PLL_CON0_PLL_CPUCL3,
    CMU_CPUCL3_PLL_LOCKTIME_PLL_CPUCL3,
    CMU_CPUCL3_PLL_CON1_PLL_CPUCL3,
    CMU_CPUCL3_PLL_CON2_PLL_CPUCL3,
    CMU_CPUCL3_PLL_LOCKTIME_REG_PLL_CPUCL3,
    CMU_CPUCL3_CLDVFS_COARSE_PLL_CPUCL3,
    CMU_CPUCL3_CLDVFS_FINE_PLL_CPUCL3,
    CMU_CPUCL3_CLDVFS_MDIV_RANGE_PLL_CPUCL3,
    CMU_CPUCL3_CLDVFS_MDIV_ADJ_PLL_CPUCL3,
    CMU_CPUCL3_CLDVFS_INTR_STATUS_PLL_CPUCL3,
    CMU_CPUCL3_CLDVFS_INTR_CLR_PLL_CPUCL3,
    CMU_CPUCL3_DBG_NFO_PLL_CPUCL3,
    CMU_CPUCL3_CLDVFS_DEBUG_PLL_CPUCL3,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_ADD_CPUCL3_IPCLKPORT_CH_CLK,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_ADD_CPUCL3_IPCLKPORT_CH_CLK,
    CMU_CPUCL3_DMYQCH_CON_ADD_CPUCL3_QCH,
    CMU_CPUCL3_DBG_NFO_ADD_CPUCL3_QCH,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CH_CLK,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CH_CLK,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_REMOTE_ADD_CPUCL3_IPCLKPORT_CH_CLK,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_REMOTE_ADD_CPUCL3_IPCLKPORT_CH_CLK,
    CMU_CPUCL3_DMYQCH_CON_REMOTE_ADD_CPUCL3_QCH,
    CMU_CPUCL3_DBG_NFO_REMOTE_ADD_CPUCL3_QCH,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_ADD_CH_CLK_IPCLKPORT_CLK,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_ADD_CH_CLK_IPCLKPORT_CLK,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_PCLK,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_PCLK,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_CMU_CPUCL3_IPCLKPORT_PCLK,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_CMU_CPUCL3_IPCLKPORT_PCLK,
    CMU_CPUCL3_QCH_CON_CMU_CPUCL3_QCH,
    CMU_CPUCL3_DBG_NFO_CMU_CPUCL3_QCH,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_NOCP_IPCLKPORT_CLK,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_OSCCLK_IPCLKPORT_CLK,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CLK_CORE,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CLK_CORE,
    CMU_CPUCL3_QCH_CON_BUSIF_ADD_CPUCL3_QCH,
    CMU_CPUCL3_DBG_NFO_BUSIF_ADD_CPUCL3_QCH,
    CMU_CPUCL3_CLK_CON_GAT_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL3_DBG_NFO_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_IPCLKPORT_CLK,
    CMU_CPUCL3_QCH_CON_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_QCH,
    CMU_CPUCL3_DBG_NFO_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_QCH,
    CMU_DSU_SPARE0_SPARE,
    CMU_DSU_SPARE1_SPARE,
    CMU_DSU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DSU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DSU_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DSU_CLK_CON_BUF_CLK_DSU_NOCP,
    CMU_DSU_DBG_NFO_BUF_CLK_DSU_NOCP,
    CMU_DSU_CLK_CON_GAT_CLK_DSU_SHORTSTOP,
    CMU_DSU_DBG_NFO_CLK_DSU_SHORTSTOP,
    CMU_DSU_CLKOUT_CON_CMU_DSU_CLKOUT0,
    CMU_DSU_DBG_NFO_CMU_DSU_CLKOUT0,
    CMU_DSU_QCH_CON_CMU_DSU_QCH_MANAGER_DBG_PD,
    CMU_DSU_DBG_NFO_CMU_DSU_QCH_MANAGER_DBG_PD,
    CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ACLKENMP,
    CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_ACLKENMP,
    CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_ATCLK,
    CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_ATCLK,
    CMU_DSU_CLK_CON_DIV_CLK_CLUSTER_MPACTCLK,
    CMU_DSU_DBG_NFO_DIV_CLK_CLUSTER_MPACTCLK,
    CMU_DSU_UNDEFINED_DSU_HCHGEN_CLKMUX_CORE,
    CMU_DSU_SW_DSU_HCHGEN_CLKMUX_CORE,
    CMU_DSU_UNDEFINED_DSU_SHORTSTOP,
    CMU_DSU_CLK_CON_GAT_GICCLK,
    CMU_DSU_DBG_NFO_GICCLK,
    CMU_DSU_PLL_CON0_MUX_CLKCMU_DSU_SWITCH_USER,
    CMU_DSU_PLL_CON1_MUX_CLKCMU_DSU_SWITCH_USER,
    CMU_DSU_DBG_NFO_MUX_CLKCMU_DSU_SWITCH_USER,
    CMU_DSU_CLK_CON_MUX_CLK_DSU_PLL,
    CMU_DSU_DBG_NFO_MUX_CLK_DSU_PLL,
    CMU_DSU_CLK_CON_GAT_PCLK,
    CMU_DSU_DBG_NFO_PCLK,
    CMU_DSU_CLK_CON_GAT_PERIPHCLK,
    CMU_DSU_DBG_NFO_PERIPHCLK,
    CMU_DSU_PLL_CON3_PLL_DSU,
    CMU_DSU_PLL_CON6_PLL_DSU,
    CMU_DSU_PLL_CON7_PLL_DSU,
    CMU_DSU_PLL_CON4_PLL_DSU,
    CMU_DSU_PLL_CON9_PLL_DSU,
    CMU_DSU_PLL_CON8_PLL_DSU,
    CMU_DSU_PLL_CON5_PLL_DSU,
    CMU_DSU_PLL_CON0_PLL_DSU,
    CMU_DSU_PLL_LOCKTIME_PLL_DSU,
    CMU_DSU_PLL_CON1_PLL_DSU,
    CMU_DSU_PLL_CON2_PLL_DSU,
    CMU_DSU_PLL_LOCKTIME_REG_PLL_DSU,
    CMU_DSU_DBG_NFO_PLL_DSU,
    CMU_DSU_CLK_CON_GAT_SCLK,
    CMU_DSU_DBG_NFO_SCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_ATCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_ATCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_GIC,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_GIC,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PDBGCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PDBGCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PERIPHCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PERIPHCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_PPUCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_PPUCLK,
    CMU_DSU_QCH_CON_CLUSTER0_QCH_SCLK,
    CMU_DSU_DBG_NFO_CLUSTER0_QCH_SCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_MI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AXI_MI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AXI_MI_IP_PAGECONF0_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_AXI_MI_IP_PAGECONF0_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_AXI_MI_IP_PAGECONF0_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_AXI_MI_IP_PAGECONF0_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_SI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AXI_SI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AXI_SI_IP_PAGECONF1_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_AXI_SI_IP_PAGECONF1_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_AXI_SI_IP_PAGECONF1_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_AXI_SI_IP_PAGECONF1_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_REG_SLICE_P0_CLUSTER0_CPUCL0_IPCLKPORT_ACLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_REG_SLICE_P0_CLUSTER0_CPUCL0_IPCLKPORT_ACLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_ACLKENMP_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_ACLKENMP_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ACLKENMP_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ACLKENMP_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_SLH_AXI_SI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_SLH_AXI_SI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_SLH_AXI_SI_P_PERIM_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_SLH_AXI_SI_P_PERIM_CPUCL0_QCH,
    CMU_DSU_PCH_CON_SLH_AXI_SI_P_PERIM_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_SLH_AXI_SI_P_PERIM_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_XIU_DP_CPUCL0_IPCLKPORT_ACLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_XIU_DP_CPUCL0_IPCLKPORT_ACLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_ATB_SI_IT_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_ATB_SI_IT_CLUSTER0_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_MI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AST_MI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AST_MI_LD_IRI_PERIS_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_AST_MI_LD_IRI_PERIS_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_AST_MI_LD_IRI_PERIS_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_AST_MI_LD_IRI_PERIS_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AST_SI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AST_SI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AST_SI_LD_ICC_CPUCL0_PERIS_QCH,
    CMU_DSU_DBG_NFO_LH_AST_SI_LD_ICC_CPUCL0_PERIS_QCH,
    CMU_DSU_PCH_CON_LH_AST_SI_LD_ICC_CPUCL0_PERIS_PCH,
    CMU_DSU_DBG_NFO_LH_AST_SI_LD_ICC_CPUCL0_PERIS_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD0_CPUCL0_MIF0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD0_CPUCL0_MIF0_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_MPACT_SI_LD0_CPUCL0_MIF0_PCH,
    CMU_DSU_DBG_NFO_LH_MPACT_SI_LD0_CPUCL0_MIF0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD1_CPUCL0_MIF1_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD1_CPUCL0_MIF1_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_MPACT_SI_LD1_CPUCL0_MIF1_PCH,
    CMU_DSU_DBG_NFO_LH_MPACT_SI_LD1_CPUCL0_MIF1_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD2_CPUCL0_MIF2_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD2_CPUCL0_MIF2_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_MPACT_SI_LD2_CPUCL0_MIF2_PCH,
    CMU_DSU_DBG_NFO_LH_MPACT_SI_LD2_CPUCL0_MIF2_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_MPACT_SI_LD3_CPUCL0_MIF3_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_MPACT_SI_LD3_CPUCL0_MIF3_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_MPACT_SI_LD3_CPUCL0_MIF3_PCH,
    CMU_DSU_DBG_NFO_LH_MPACT_SI_LD3_CPUCL0_MIF3_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M2_IPCLKPORT_DIVCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M2_IPCLKPORT_DIVCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M3_IPCLKPORT_DIVCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M3_IPCLKPORT_DIVCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK,
    CMU_DSU_QCH_CON_CMU_DSU_QCH,
    CMU_DSU_DBG_NFO_CMU_DSU_QCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
    CMU_DSU_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH,
    CMU_DSU_DBG_NFO_ADM_APB_G_CLUSTER0_QCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_AXI_MI_IP_UTILITY_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_AXI_MI_IP_UTILITY_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M2_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CHI_SLICE_M2_IPCLKPORT_I_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CHI_SLICE_M3_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CHI_SLICE_M3_IPCLKPORT_I_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_2_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_DFP_GASKET_2_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_DFP_GASKET_3_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_DFP_GASKET_3_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_ACEL_MI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_ACEL_MI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_ACEL_MI_ID_DECOMP_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_ACEL_MI_ID_DECOMP_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_ACEL_MI_ID_DECOMP_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_ACEL_MI_ID_DECOMP_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_CHI_SI_D0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_CHI_SI_D0_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D0_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_CHI_SI_D0_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D0_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_CHI_SI_D1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_CHI_SI_D1_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D1_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_CHI_SI_D1_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D1_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D2_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_CHI_SI_D2_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_CHI_SI_D2_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D2_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_CHI_SI_D2_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D2_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_CHI_SI_D3_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_CHI_SI_D3_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DSU_QCH_CON_LH_CHI_SI_D3_CPUCL0_QCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D3_CPUCL0_QCH,
    CMU_DSU_PCH_CON_LH_CHI_SI_D3_CPUCL0_PCH,
    CMU_DSU_DBG_NFO_LH_CHI_SI_D3_CPUCL0_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_DFP_SI_D0_MFP_PCH,
    CMU_DSU_DBG_NFO_LH_DFP_SI_D0_MFP_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_DFP_SI_D1_MFP_PCH,
    CMU_DSU_DBG_NFO_LH_DFP_SI_D1_MFP_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_DFP_SI_D2_MFP_PCH,
    CMU_DSU_DBG_NFO_LH_DFP_SI_D2_MFP_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK,
    CMU_DSU_PCH_CON_LH_DFP_SI_D3_MFP_PCH,
    CMU_DSU_DBG_NFO_LH_DFP_SI_D3_MFP_PCH,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M2_IPCLKPORT_ACLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M2_IPCLKPORT_ACLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_MPACT_M3_IPCLKPORT_ACLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_MPACT_M3_IPCLKPORT_ACLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK,
    CMU_DSU_CLK_CON_GAT_BLK_DSU_UID_U_SYNC_ACPWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_DSU_DBG_NFO_BLK_DSU_UID_U_SYNC_ACPWAKEUP_CLUSTER0_IPCLKPORT_CLK,
    CMU_CSIS_SPARE0_SPARE,
    CMU_CSIS_SPARE1_SPARE,
    CMU_CSIS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_CSIS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_CSIS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_CSIS_CLK_CON_BUF_CLK_CSIS_NOCD,
    CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_NOCD,
    CMU_CSIS_CLK_CON_BUF_CLK_CSIS_NOCP,
    CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_NOCP,
    CMU_CSIS_CLK_CON_BUF_CLK_CSIS_OIS_MCU,
    CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_OIS_MCU,
    CMU_CSIS_CLK_CON_BUF_CLK_CSIS_YUVSC,
    CMU_CSIS_DBG_NFO_BUF_CLK_CSIS_YUVSC,
    CMU_CSIS_CLKOUT_CON_CMU_CSIS_CLKOUT0,
    CMU_CSIS_DBG_NFO_CMU_CSIS_CLKOUT0,
    CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_NOCD_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_NOCD_USER,
    CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_NOCP_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_NOCP_USER,
    CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER,
    CMU_CSIS_PLL_CON0_MUX_CLKAOCCSIS_CSIS_YUVSC_USER,
    CMU_CSIS_PLL_CON1_MUX_CLKAOCCSIS_CSIS_YUVSC_USER,
    CMU_CSIS_DBG_NFO_MUX_CLKAOCCSIS_CSIS_YUVSC_USER,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA,
    CMU_CSIS_MEMPG_CON_CSIS_PDP_0,
    CMU_CSIS_DBG_NFO_MEMPG_CON_CSIS_PDP_0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP,
    CMU_CSIS_MEMPG_CON_CSIS_PDP_2,
    CMU_CSIS_DBG_NFO_MEMPG_CON_CSIS_PDP_2,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK,
    CMU_CSIS_MEMPG_CON_CSIS_PDP_1,
    CMU_CSIS_DBG_NFO_MEMPG_CON_CSIS_PDP_1,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_CSIS_TOP,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_CSIS_TOP,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_DMA,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_DMA,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_PDP,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_PDP_VOTF,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_PDP_VOTF,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF0,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_VOTF0,
    CMU_CSIS_QCH_CON_CSIS_PDP_QCH_VOTF1,
    CMU_CSIS_DBG_NFO_CSIS_PDP_QCH_VOTF1,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_ACEL_SI_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_ACEL_SI_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_ACEL_SI_D2_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_ACEL_SI_D2_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_ACEL_SI_D2_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_ACEL_SI_D2_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSIS_BYRP_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_BYRP_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF0_CSIS_BYRP_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_BYRP_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSIS_BYRP_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_BYRP_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF1_CSIS_BYRP_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_BYRP_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSIS_BYRP_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_BYRP_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF2_CSIS_BYRP_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_BYRP_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF3_CSIS_BYRP_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF3_CSIS_BYRP_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF3_CSIS_BYRP_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF3_CSIS_BYRP_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_ID_D21D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_MI_ID_D21D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_MI_ID_D21D2_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_MI_ID_D21D2_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_MI_ID_D21D2_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_MI_ID_D21D2_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_D0_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D0_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_D0_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D0_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_D1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D1_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_D1_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_D1_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LLCAID_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LLCAID_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LLCAID_D0_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LLCAID_D0_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LLCAID_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LLCAID_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LLCAID_D1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LLCAID_D1_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LLCAID_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LLCAID_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LLCAID_D2_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LLCAID_D2_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK,
    CMU_CSIS_QCH_CON_SIU_G_PPMU_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SIU_G_PPMU_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SLH_AST_SI_G_PPMU_CSIS_QCH,
    CMU_CSIS_PCH_CON_SLH_AST_SI_G_PPMU_CSIS_PCH,
    CMU_CSIS_DBG_NFO_SLH_AST_SI_G_PPMU_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_MEMPG_CON_SYSMMU_S0_CSIS_4,
    CMU_CSIS_DBG_NFO_MEMPG_CON_SYSMMU_S0_CSIS_4,
    CMU_CSIS_QCH_CON_SYSMMU_S0_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU0_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU0_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU1_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU1_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_SYSMMU_S0_PMMU2_CSIS_QCH_S0,
    CMU_CSIS_DBG_NFO_SYSMMU_S0_PMMU2_CSIS_QCH_S0,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_D0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_D0_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_D0_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_D0_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_D1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_D1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_D1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_D1_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_D2_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_D2_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_D2_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_D2_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_D3_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_D3_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_D3_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_D3_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_D4_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_D4_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_D4_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_D4_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_D5_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_D5_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_D5_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_D5_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_D6_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_D6_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_D6_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_D6_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_D7_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_D7_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_D7_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_D7_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_VGEN_LITE_D1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_VGEN_LITE_D1_CSIS_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_VGEN_LITE_D1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_VGEN_LITE_D1_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_CMU_CSIS_QCH,
    CMU_CSIS_DBG_NFO_CMU_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_D_TZPC_CSIS_QCH,
    CMU_CSIS_DBG_NFO_D_TZPC_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0OIS_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0OIS_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_IP_P0P1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0P1_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_IP_P0P1_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_IP_P0P1_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_LH_INT_COMB_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_INT_COMB_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_PPMU_D0_CSIS_QCH,
    CMU_CSIS_DBG_NFO_PPMU_D0_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_PPMU_D1_CSIS_QCH,
    CMU_CSIS_DBG_NFO_PPMU_D1_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_PPMU_D2_CSIS_QCH,
    CMU_CSIS_DBG_NFO_PPMU_D2_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA0_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA0_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA1_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA1_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA2_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA2_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA3_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA3_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_CSIS_WDMA4_QCH,
    CMU_CSIS_DBG_NFO_QE_CSIS_WDMA4_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_PDP_D0_QCH,
    CMU_CSIS_DBG_NFO_QE_PDP_D0_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_PDP_D1_QCH,
    CMU_CSIS_DBG_NFO_QE_PDP_D1_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_QE_PDP_D2_QCH,
    CMU_CSIS_DBG_NFO_QE_PDP_D2_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_S2PC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_S2PC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_S2PC_CSIS_QCH,
    CMU_CSIS_DBG_NFO_S2PC_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_SLH_AXI_MI_P_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_QCH,
    CMU_CSIS_PCH_CON_SLH_AXI_MI_P_CSIS_PCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_MI_P_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SPC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SPC_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_SPC_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SPC_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
    CMU_CSIS_QCH_CON_SYSREG_CSIS_QCH,
    CMU_CSIS_DBG_NFO_SYSREG_CSIS_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_MI_IP_P0OIS_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_MI_IP_P0OIS_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
    CMU_CSIS_MEMPG_CON_OIS_MCU_TOP_5,
    CMU_CSIS_DBG_NFO_MEMPG_CON_OIS_MCU_TOP_5,
    CMU_CSIS_QCH_CON_OIS_MCU_TOP_QCH,
    CMU_CSIS_DBG_NFO_OIS_MCU_TOP_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
    CMU_CSIS_QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
    CMU_CSIS_DBG_NFO_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC2_QCH,
    CMU_CSIS_PCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_PCH,
    CMU_CSIS_DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC2_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_YUVSC0_IPCLKPORT_PCLKM,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_YUVSC0_IPCLKPORT_PCLKM,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_YUVSC1_IPCLKPORT_PCLKM,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_YUVSC1_IPCLKPORT_PCLKM,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_YUVSC2_IPCLKPORT_PCLKM,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_YUVSC2_IPCLKPORT_PCLKM,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_AD_APB_YUVSC3_IPCLKPORT_PCLKM,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_AD_APB_YUVSC3_IPCLKPORT_PCLKM,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_MI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_MI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_MI_OTF0_RGBP_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_MI_OTF0_RGBP_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AST_MI_OTF0_RGBP_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_MI_OTF0_RGBP_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_MI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_MI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_MI_OTF1_RGBP_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_MI_OTF1_RGBP_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AST_MI_OTF1_RGBP_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_MI_OTF1_RGBP_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_MI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_MI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_MI_OTF2_RGBP_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_MI_OTF2_RGBP_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AST_MI_OTF2_RGBP_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_MI_OTF2_RGBP_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_MI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_MI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_MI_OTF3_RGBP_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_MI_OTF3_RGBP_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AST_MI_OTF3_RGBP_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_MI_OTF3_RGBP_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF0_CSIS_MLSC_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_MLSC_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF0_CSIS_MLSC_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF0_CSIS_MLSC_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF1_CSIS_MLSC_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_MLSC_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF1_CSIS_MLSC_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF1_CSIS_MLSC_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF2_CSIS_MLSC_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_MLSC_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF2_CSIS_MLSC_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF2_CSIS_MLSC_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AST_SI_OTF3_CSIS_MLSC_QCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF3_CSIS_MLSC_QCH,
    CMU_CSIS_PCH_CON_LH_AST_SI_OTF3_CSIS_MLSC_PCH,
    CMU_CSIS_DBG_NFO_LH_AST_SI_OTF3_CSIS_MLSC_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_LH_AXI_SI_ID_D21D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_LH_AXI_SI_ID_D21D2_CSIS_IPCLKPORT_I_CLK,
    CMU_CSIS_QCH_CON_LH_AXI_SI_ID_D21D2_CSIS_QCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_ID_D21D2_CSIS_QCH,
    CMU_CSIS_PCH_CON_LH_AXI_SI_ID_D21D2_CSIS_PCH,
    CMU_CSIS_DBG_NFO_LH_AXI_SI_ID_D21D2_CSIS_PCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_YUVSC_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_YUVSC_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_YUVSC_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_YUVSC_IPCLKPORT_CLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_XIU_D21_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_XIU_D21_CSIS_IPCLKPORT_ACLK,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_YUVSC_IPCLKPORT_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_YUVSC_IPCLKPORT_CLK,
    CMU_CSIS_MEMPG_CON_YUVSC_3,
    CMU_CSIS_DBG_NFO_MEMPG_CON_YUVSC_3,
    CMU_CSIS_QCH_CON_YUVSC_QCH,
    CMU_CSIS_DBG_NFO_YUVSC_QCH,
    CMU_CSIS_CLK_CON_GAT_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_CSIS_DBG_NFO_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_SPARE0_SPARE,
    CMU_AOCCSIS_SPARE1_SPARE,
    CMU_AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_AOCCSIS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_AOCCSIS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_AOCCSIS_CLKOUT_CON_CLK_AOCCSIS_CLKOUT0,
    CMU_AOCCSIS_DBG_NFO_CLK_AOCCSIS_CLKOUT0,
    CMU_AOCCSIS_CLK_CON_DIV_CLKAOCCISIS_DCPHY,
    CMU_AOCCSIS_DBG_NFO_DIV_CLKAOCCISIS_DCPHY,
    CMU_AOCCSIS_CLK_CON_DIV_CLK_AOCCSIS_NOCP,
    CMU_AOCCSIS_DBG_NFO_DIV_CLK_AOCCSIS_NOCP,
    CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCD,
    CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_NOCD,
    CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_NOCP,
    CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_NOCP,
    CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_OIS_MCU,
    CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_OIS_MCU,
    CMU_AOCCSIS_CLK_CON_GAT_GATE_CLKAOCCSIS_CSIS_YUVSC,
    CMU_AOCCSIS_DBG_NFO_GATE_CLKAOCCSIS_CSIS_YUVSC,
    CMU_AOCCSIS_PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_PLL_CON1_MUX_CLKALIVE_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_DBG_NFO_MUX_CLKALIVE_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER,
    CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_DCPHY_USER,
    CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_DCPHY_USER,
    CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_NOC_USER,
    CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER,
    CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER,
    CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER,
    CMU_AOCCSIS_PLL_CON0_MUX_CLKCMU_AOCCSIS_YUVSC_USER,
    CMU_AOCCSIS_PLL_CON1_MUX_CLKCMU_AOCCSIS_YUVSC_USER,
    CMU_AOCCSIS_DBG_NFO_MUX_CLKCMU_AOCCSIS_YUVSC_USER,
    CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_DCPHY,
    CMU_AOCCSIS_DBG_NFO_MUX_CLK_AOCCSIS_DCPHY,
    CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_NOC,
    CMU_AOCCSIS_DBG_NFO_MUX_CLK_AOCCSIS_NOC,
    CMU_AOCCSIS_CLK_CON_MUX_CLK_AOCCSIS_YUVSC,
    CMU_AOCCSIS_DBG_NFO_MUX_CLK_AOCCSIS_YUVSC,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_UFD,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_QCH_CON_SLH_AST_SI_OTF_CSIS_UFD_QCH,
    CMU_AOCCSIS_DBG_NFO_SLH_AST_SI_OTF_CSIS_UFD_QCH,
    CMU_AOCCSIS_PCH_CON_SLH_AST_SI_OTF_CSIS_UFD_PCH,
    CMU_AOCCSIS_DBG_NFO_SLH_AST_SI_OTF_CSIS_UFD_PCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_QCH_CON_CMU_AOCCSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_CMU_AOCCSIS_QCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_QCH_CON_D_TZPC_AOCCSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_D_TZPC_AOCCSIS_QCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_QCH_CON_LH_AXI_MI_IP_P0P1_CSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_LH_AXI_MI_IP_P0P1_CSIS_QCH,
    CMU_AOCCSIS_PCH_CON_LH_AXI_MI_IP_P0P1_CSIS_PCH,
    CMU_AOCCSIS_DBG_NFO_LH_AXI_MI_IP_P0P1_CSIS_PCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK,
    CMU_AOCCSIS_QCH_CON_LH_INT_COMB_CSIS_ALIVE_QCH,
    CMU_AOCCSIS_DBG_NFO_LH_INT_COMB_CSIS_ALIVE_QCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS0,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS1,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS2,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS3,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS4,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS5,
    CMU_AOCCSIS_QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6,
    CMU_AOCCSIS_DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS6,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    CMU_AOCCSIS_QCH_CON_SLH_AXI_MI_LP_UFD_CSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_SLH_AXI_MI_LP_UFD_CSIS_QCH,
    CMU_AOCCSIS_PCH_CON_SLH_AXI_MI_LP_UFD_CSIS_PCH,
    CMU_AOCCSIS_DBG_NFO_SLH_AXI_MI_LP_UFD_CSIS_PCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SPC_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SPC_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_QCH_CON_SPC_AOCCSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_SPC_AOCCSIS_QCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK,
    CMU_AOCCSIS_QCH_CON_SYSREG_AOCCSIS_QCH,
    CMU_AOCCSIS_DBG_NFO_SYSREG_AOCCSIS_QCH,
    CMU_AOCCSIS_CLK_CON_GAT_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK,
    CMU_AOCCSIS_DBG_NFO_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK,
    CMU_DLFE_SPARE0_SPARE,
    CMU_DLFE_SPARE1_SPARE,
    CMU_DLFE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DLFE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DLFE_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DLFE_CLKOUT_CON_CMU_DLFE_CLKOUT0,
    CMU_DLFE_DBG_NFO_CMU_DLFE_CLKOUT0,
    CMU_DLFE_CLK_CON_DIV_CLK_DLFE_NOCP,
    CMU_DLFE_DBG_NFO_DIV_CLK_DLFE_NOCP,
    CMU_DLFE_PLL_CON0_MUX_CLKCMU_DLFE_NOC_USER,
    CMU_DLFE_PLL_CON1_MUX_CLKCMU_DLFE_NOC_USER,
    CMU_DLFE_DBG_NFO_MUX_CLKCMU_DLFE_NOC_USER,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK,
    CMU_DLFE_MEMPG_CON_DLFE_0,
    CMU_DLFE_DBG_NFO_MEMPG_CON_DLFE_0,
    CMU_DLFE_MEMPG_CON_DLFE_1,
    CMU_DLFE_DBG_NFO_MEMPG_CON_DLFE_1,
    CMU_DLFE_QCH_CON_DLFE_QCH,
    CMU_DLFE_DBG_NFO_DLFE_QCH,
    CMU_DLFE_PCH_CON_DLFE_PCH,
    CMU_DLFE_DBG_NFO_DLFE_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AST_MI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_LH_AST_MI_OTF0_MTNR_DLFE_QCH,
    CMU_DLFE_DBG_NFO_LH_AST_MI_OTF0_MTNR_DLFE_QCH,
    CMU_DLFE_PCH_CON_LH_AST_MI_OTF0_MTNR_DLFE_PCH,
    CMU_DLFE_DBG_NFO_LH_AST_MI_OTF0_MTNR_DLFE_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_MI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AST_MI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_LH_AST_MI_OTF1_MTNR_DLFE_QCH,
    CMU_DLFE_DBG_NFO_LH_AST_MI_OTF1_MTNR_DLFE_QCH,
    CMU_DLFE_PCH_CON_LH_AST_MI_OTF1_MTNR_DLFE_PCH,
    CMU_DLFE_DBG_NFO_LH_AST_MI_OTF1_MTNR_DLFE_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_LH_AST_SI_OTF_DLFE_MTNR_QCH,
    CMU_DLFE_DBG_NFO_LH_AST_SI_OTF_DLFE_MTNR_QCH,
    CMU_DLFE_PCH_CON_LH_AST_SI_OTF_DLFE_MTNR_PCH,
    CMU_DLFE_DBG_NFO_LH_AST_SI_OTF_DLFE_MTNR_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MTNR_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MTNR_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_LH_AXI_SI_LD_DLFE_MTNR_QCH,
    CMU_DLFE_DBG_NFO_LH_AXI_SI_LD_DLFE_MTNR_QCH,
    CMU_DLFE_PCH_CON_LH_AXI_SI_LD_DLFE_MTNR_PCH,
    CMU_DLFE_DBG_NFO_LH_AXI_SI_LD_DLFE_MTNR_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    CMU_DLFE_QCH_CON_RSTNSYNC_CLK_DLFE_NOCD_QCH,
    CMU_DLFE_DBG_NFO_RSTNSYNC_CLK_DLFE_NOCD_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK,
    CMU_DLFE_QCH_CON_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH,
    CMU_DLFE_DBG_NFO_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_RET_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_RET_IPCLKPORT_CLK,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK,
    CMU_DLFE_QCH_CON_VGEN_LITE_DLFE_QCH,
    CMU_DLFE_DBG_NFO_VGEN_LITE_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_CMU_DLFE_QCH,
    CMU_DLFE_DBG_NFO_CMU_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_D_TZPC_DLFE_QCH,
    CMU_DLFE_DBG_NFO_D_TZPC_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_ECU_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_ECU_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_ECU_DLFE_QCH,
    CMU_DLFE_DBG_NFO_ECU_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_LH_INT_COMB_DLFE_QCH,
    CMU_DLFE_DBG_NFO_LH_INT_COMB_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    CMU_DLFE_QCH_CON_RSTNSYNC_CLK_DLFE_NOCP_QCH,
    CMU_DLFE_DBG_NFO_RSTNSYNC_CLK_DLFE_NOCP_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK,
    CMU_DLFE_QCH_CON_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH,
    CMU_DLFE_DBG_NFO_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_RET_IPCLKPORT_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_RET_IPCLKPORT_CLK,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_S2PC_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_S2PC_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_S2PC_DLFE_QCH,
    CMU_DLFE_DBG_NFO_S2PC_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK,
    CMU_DLFE_QCH_CON_SLH_AXI_MI_P_DLFE_QCH,
    CMU_DLFE_DBG_NFO_SLH_AXI_MI_P_DLFE_QCH,
    CMU_DLFE_PCH_CON_SLH_AXI_MI_P_DLFE_PCH,
    CMU_DLFE_DBG_NFO_SLH_AXI_MI_P_DLFE_PCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SPC_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_SPC_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_SPC_DLFE_QCH,
    CMU_DLFE_DBG_NFO_SPC_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK,
    CMU_DLFE_QCH_CON_SYSREG_DLFE_QCH,
    CMU_DLFE_DBG_NFO_SYSREG_DLFE_QCH,
    CMU_DLFE_CLK_CON_GAT_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DLFE_DBG_NFO_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DNC_SPARE0_SPARE,
    CMU_DNC_SPARE1_SPARE,
    CMU_DNC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DNC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DNC_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DNC_CLKOUT_CON_CMU_DNC_CLKOUT0,
    CMU_DNC_DBG_NFO_CMU_DNC_CLKOUT0,
    CMU_DNC_CLK_CON_DIV_CLK_DNC_NOCP,
    CMU_DNC_DBG_NFO_DIV_CLK_DNC_NOCP,
    CMU_DNC_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER,
    CMU_DNC_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER,
    CMU_DNC_DBG_NFO_MUX_CLKCMU_DNC_NOC_USER,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK,
    CMU_DNC_MEMPG_CON_IP_DNC_0,
    CMU_DNC_DBG_NFO_MEMPG_CON_IP_DNC_0,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK,
    CMU_DNC_QCH_CON_IP_DNC_QCH,
    CMU_DNC_DBG_NFO_IP_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    CMU_DNC_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH,
    CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    CMU_DNC_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH,
    CMU_DNC_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_ATB_SI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_ATB_SI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_ATB_SI_LD_DNC_CPUCL0_QCH,
    CMU_DNC_DBG_NFO_LH_ATB_SI_LD_DNC_CPUCL0_QCH,
    CMU_DNC_PCH_CON_LH_ATB_SI_LD_DNC_CPUCL0_PCH,
    CMU_DNC_DBG_NFO_LH_ATB_SI_LD_DNC_CPUCL0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_ID_IPDNC_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_ID_IPDNC_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_DSP_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU1_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU1_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_DSP_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU1_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU0_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU1_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_DSP_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU1_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU1_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_LD_MMU_DNC_SDMA_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_CMU_DNC_QCH,
    CMU_DNC_DBG_NFO_CMU_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_D_TZPC_DNC_QCH,
    CMU_DNC_DBG_NFO_D_TZPC_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_LH_AXI_SI_ID_IPDNC_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_QCH,
    CMU_DNC_PCH_CON_LH_AXI_SI_ID_IPDNC_DNC_PCH,
    CMU_DNC_DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_LH_INT_COMB_DNC_QCH,
    CMU_DNC_DBG_NFO_LH_INT_COMB_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_MI_P_DNC_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_MI_P_DNC_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_MI_P_DNC_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_MI_P_DNC_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_DSP_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_DSP_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_DSP_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU1_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU1_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_NPUMEM_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_NPUMEM_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SDMA_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU0_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU0_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK,
    CMU_DNC_QCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_QCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU1_QCH,
    CMU_DNC_PCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_PCH,
    CMU_DNC_DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU1_PCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SPC_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SPC_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_SPC_DNC_QCH,
    CMU_DNC_DBG_NFO_SPC_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
    CMU_DNC_QCH_CON_SYSREG_DNC_QCH,
    CMU_DNC_DBG_NFO_SYSREG_DNC_QCH,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK,
    CMU_DNC_CLK_CON_GAT_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DNC_DBG_NFO_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUB_SPARE0_SPARE,
    CMU_DPUB_SPARE1_SPARE,
    CMU_DPUB_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DPUB_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DPUB_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DPUB_CLKOUT_CON_CMU_DPUB_CLKOUT0,
    CMU_DPUB_DBG_NFO_CMU_DPUB_CLKOUT0,
    CMU_DPUB_CLK_CON_DIV_CLK_DPUB_NOCP,
    CMU_DPUB_DBG_NFO_DIV_CLK_DPUB_NOCP,
    CMU_DPUB_CLK_CON_DIV_CLK_DPUB_OSCCLK_DSIM,
    CMU_DPUB_DBG_NFO_DIV_CLK_DPUB_OSCCLK_DSIM,
    CMU_DPUB_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER,
    CMU_DPUB_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER,
    CMU_DPUB_DBG_NFO_MUX_CLKCMU_DPUB_NOC_USER,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_0,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_0,
    CMU_DPUB_MEMPG_CON_DPUB_1,
    CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_1,
    CMU_DPUB_MEMPG_CON_DPUB_4,
    CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_4,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_1,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_1,
    CMU_DPUB_MEMPG_CON_DPUB_2,
    CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_2,
    CMU_DPUB_MEMPG_CON_DPUB_5,
    CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_5,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON,
    CMU_DPUB_MEMPG_CON_DPUB_0,
    CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_0,
    CMU_DPUB_MEMPG_CON_DPUB_3,
    CMU_DPUB_DBG_NFO_MEMPG_CON_DPUB_3,
    CMU_DPUB_QCH_CON_DPUB_QCH_AIQE_0,
    CMU_DPUB_DBG_NFO_DPUB_QCH_AIQE_0,
    CMU_DPUB_QCH_CON_DPUB_QCH_AIQE_1,
    CMU_DPUB_DBG_NFO_DPUB_QCH_AIQE_1,
    CMU_DPUB_QCH_CON_DPUB_QCH_DECON,
    CMU_DPUB_DBG_NFO_DPUB_QCH_DECON,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_LH_AXI_SI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_LH_AXI_SI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUB_QCH_CON_LH_AXI_SI_LD0_DPUB_DPUF0_QCH,
    CMU_DPUB_DBG_NFO_LH_AXI_SI_LD0_DPUB_DPUF0_QCH,
    CMU_DPUB_PCH_CON_LH_AXI_SI_LD0_DPUB_DPUF0_PCH,
    CMU_DPUB_DBG_NFO_LH_AXI_SI_LD0_DPUB_DPUF0_PCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_LH_AXI_SI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_LH_AXI_SI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUB_QCH_CON_LH_AXI_SI_LD1_DPUB_DPUF0_QCH,
    CMU_DPUB_DBG_NFO_LH_AXI_SI_LD1_DPUB_DPUF0_QCH,
    CMU_DPUB_PCH_CON_LH_AXI_SI_LD1_DPUB_DPUF0_PCH,
    CMU_DPUB_DBG_NFO_LH_AXI_SI_LD1_DPUB_DPUF0_PCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_CMU_DPUB_QCH,
    CMU_DPUB_DBG_NFO_CMU_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_D_TZPC_DPUB_QCH,
    CMU_DPUB_DBG_NFO_D_TZPC_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_ECU_DPUB_QCH,
    CMU_DPUB_DBG_NFO_ECU_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_LH_INT_COMB_DPUB_QCH,
    CMU_DPUB_DBG_NFO_LH_INT_COMB_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_S2PC_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_S2PC_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_S2PC_DPUB_QCH,
    CMU_DPUB_DBG_NFO_S2PC_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK,
    CMU_DPUB_QCH_CON_SLH_AXI_MI_P_DPUB_QCH,
    CMU_DPUB_DBG_NFO_SLH_AXI_MI_P_DPUB_QCH,
    CMU_DPUB_PCH_CON_SLH_AXI_MI_P_DPUB_PCH,
    CMU_DPUB_DBG_NFO_SLH_AXI_MI_P_DPUB_PCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SPC_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_SPC_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_SPC_DPUB_QCH,
    CMU_DPUB_DBG_NFO_SPC_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK,
    CMU_DPUB_QCH_CON_SYSREG_DPUB_QCH,
    CMU_DPUB_DBG_NFO_SYSREG_DPUB_QCH,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1,
    CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM0,
    CMU_DPUB_DBG_NFO_DPUB_QCH_ALV_DSIM0,
    CMU_DPUB_QCH_CON_DPUB_QCH_ALV_DSIM1,
    CMU_DPUB_DBG_NFO_DPUB_QCH_ALV_DSIM1,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1,
    CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM0,
    CMU_DPUB_DBG_NFO_DPUB_QCH_OSC_DSIM0,
    CMU_DPUB_QCH_CON_DPUB_QCH_OSC_DSIM1,
    CMU_DPUB_DBG_NFO_DPUB_QCH_OSC_DSIM1,
    CMU_DPUB_CLK_CON_GAT_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUB_DBG_NFO_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUF0_SPARE0_SPARE,
    CMU_DPUF0_SPARE1_SPARE,
    CMU_DPUF0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DPUF0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DPUF0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DPUF0_CLKOUT_CON_CMU_DPUF0_CLKOUT0,
    CMU_DPUF0_DBG_NFO_CMU_DPUF0_CLKOUT0,
    CMU_DPUF0_CLK_CON_DIV_CLK_DPUF0_NOCP,
    CMU_DPUF0_DBG_NFO_DIV_CLK_DPUF0_NOCP,
    CMU_DPUF0_PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER,
    CMU_DPUF0_PLL_CON1_MUX_CLKCMU_DPUF0_NOC_USER,
    CMU_DPUF0_DBG_NFO_MUX_CLKCMU_DPUF0_NOC_USER,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU4_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU4_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF,
    CMU_DPUF0_MEMPG_CON_DPUF0_0,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_DPUF0_0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC,
    CMU_DPUF0_MEMPG_CON_DPUF0_1,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_DPUF0_1,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF,
    CMU_DPUF0_QCH_CON_DPUF0_QCH_DPUF,
    CMU_DPUF0_DBG_NFO_DPUF0_QCH_DPUF,
    CMU_DPUF0_QCH_CON_DPUF0_QCH_SRAMC,
    CMU_DPUF0_DBG_NFO_DPUF0_QCH_SRAMC,
    CMU_DPUF0_QCH_CON_DPUF0_QCH_VOTF,
    CMU_DPUF0_DBG_NFO_DPUF0_QCH_VOTF,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_MI_LD0_DPUB_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD0_DPUB_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_MI_LD0_DPUB_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD0_DPUB_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD0_DPUF1_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_MI_LD1_DPUB_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD1_DPUB_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_MI_LD1_DPUB_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD1_DPUB_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_MI_LD1_DPUF1_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_SI_D0_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_SI_D0_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_SI_D0_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_SI_D0_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LH_AXI_SI_D1_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_SI_D1_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_LH_AXI_SI_D1_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_LH_AXI_SI_D1_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LLCAID_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LLCAID_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LLCAID_D0_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LLCAID_D0_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LLCAID_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LLCAID_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_LLCAID_D1_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LLCAID_D1_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    CMU_DPUF0_QCH_CON_RSTNSYNC_CLK_DPUF0_NOCD_QCH,
    CMU_DPUF0_DBG_NFO_RSTNSYNC_CLK_DPUF0_NOCD_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK,
    CMU_DPUF0_QCH_CON_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH,
    CMU_DPUF0_DBG_NFO_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_RET_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_RET_IPCLKPORT_CLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK,
    CMU_DPUF0_QCH_CON_SIU_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_SIU_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_SLH_AST_SI_G_PPMU_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_SLH_AST_SI_G_PPMU_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_SLH_AST_SI_G_PPMU_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_DPUF_2,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_DPUF_2,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_DPUF_7,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_DPUF_7,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU0_DPUF_3,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_DPUF_3,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU0_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU1_DPUF_4,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_DPUF_4,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU1_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU2_DPUF_5,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU2_DPUF_5,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU2_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_MEMPG_CON_SYSMMU_S0_PMMU3_DPUF_6,
    CMU_DPUF0_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU3_DPUF_6,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU3_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU4_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU4_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU4_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU4_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSMMU_S0_PMMU5_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSMMU_S0_PMMU5_DPUF_IPCLKPORT_CLK,
    CMU_DPUF0_QCH_CON_SYSMMU_S0_PMMU5_DPUF_QCH_S0,
    CMU_DPUF0_DBG_NFO_SYSMMU_S0_PMMU5_DPUF_QCH_S0,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_CMU_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_CMU_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_D_TZPC_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_D_TZPC_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_ECU_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_ECU_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_LH_INT_COMB_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_LH_INT_COMB_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D0_DPUB_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D0_DPUB_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D0_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D0_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D0_DPUF1_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D0_DPUF1_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D1_DPUB_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D1_DPUB_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D1_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D1_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_PPMU_D1_DPUF1_QCH,
    CMU_DPUF0_DBG_NFO_PPMU_D1_DPUF1_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    CMU_DPUF0_QCH_CON_RSTNSYNC_CLK_DPUF0_NOCP_QCH,
    CMU_DPUF0_DBG_NFO_RSTNSYNC_CLK_DPUF0_NOCP_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK,
    CMU_DPUF0_QCH_CON_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH,
    CMU_DPUF0_DBG_NFO_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_RET_IPCLKPORT_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_RET_IPCLKPORT_CLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_S2PC_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_S2PC_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_S2PC_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_S2PC_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_SLH_AXI_MI_P_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_SLH_AXI_MI_P_DPUF0_QCH,
    CMU_DPUF0_PCH_CON_SLH_AXI_MI_P_DPUF0_PCH,
    CMU_DPUF0_DBG_NFO_SLH_AXI_MI_P_DPUF0_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    CMU_DPUF0_QCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH,
    CMU_DPUF0_DBG_NFO_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH,
    CMU_DPUF0_PCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_PCH,
    CMU_DPUF0_DBG_NFO_SLH_AXI_SI_LP_DPUF0_DPUF1_PCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SPC_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SPC_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_SPC_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_SPC_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK,
    CMU_DPUF0_QCH_CON_SYSREG_DPUF0_QCH,
    CMU_DPUF0_DBG_NFO_SYSREG_DPUF0_QCH,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUF0_CLK_CON_GAT_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU5_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF0_DBG_NFO_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU5_DPUF0_IPCLKPORT_ACLK,
    CMU_DPUF1_SPARE0_SPARE,
    CMU_DPUF1_SPARE1_SPARE,
    CMU_DPUF1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DPUF1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DPUF1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DPUF1_CLKOUT_CON_CMU_DPUF1_CLKOUT0,
    CMU_DPUF1_DBG_NFO_CMU_DPUF1_CLKOUT0,
    CMU_DPUF1_CLK_CON_DIV_CLK_DPUF1_NOCP,
    CMU_DPUF1_DBG_NFO_DIV_CLK_DPUF1_NOCP,
    CMU_DPUF1_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER,
    CMU_DPUF1_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER,
    CMU_DPUF1_DBG_NFO_MUX_CLKCMU_DPUF1_NOC_USER,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF,
    CMU_DPUF1_MEMPG_CON_DPUF1_0,
    CMU_DPUF1_DBG_NFO_MEMPG_CON_DPUF1_0,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC,
    CMU_DPUF1_MEMPG_CON_DPUF1_1,
    CMU_DPUF1_DBG_NFO_MEMPG_CON_DPUF1_1,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF,
    CMU_DPUF1_QCH_CON_DPUF1_QCH_DPUF,
    CMU_DPUF1_DBG_NFO_DPUF1_QCH_DPUF,
    CMU_DPUF1_QCH_CON_DPUF1_QCH_SRAMC,
    CMU_DPUF1_DBG_NFO_DPUF1_QCH_SRAMC,
    CMU_DPUF1_QCH_CON_DPUF1_QCH_VOTF,
    CMU_DPUF1_DBG_NFO_DPUF1_QCH_VOTF,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF1_QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH,
    CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH,
    CMU_DPUF1_PCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_PCH,
    CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD0_DPUF1_DPUF0_PCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK,
    CMU_DPUF1_QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH,
    CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH,
    CMU_DPUF1_PCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_PCH,
    CMU_DPUF1_DBG_NFO_LH_AXI_SI_LD1_DPUF1_DPUF0_PCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    CMU_DPUF1_QCH_CON_RSTNSYNC_CLK_DPUF1_NOCD_QCH,
    CMU_DPUF1_DBG_NFO_RSTNSYNC_CLK_DPUF1_NOCD_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK,
    CMU_DPUF1_QCH_CON_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH,
    CMU_DPUF1_DBG_NFO_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_RET_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_RET_IPCLKPORT_CLK,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_CMU_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_CMU_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_D_TZPC_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_D_TZPC_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_ECU_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_ECU_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_LH_INT_COMB_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_LH_INT_COMB_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    CMU_DPUF1_QCH_CON_RSTNSYNC_CLK_DPUF1_NOCP_QCH,
    CMU_DPUF1_DBG_NFO_RSTNSYNC_CLK_DPUF1_NOCP_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK,
    CMU_DPUF1_QCH_CON_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH,
    CMU_DPUF1_DBG_NFO_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_RET_IPCLKPORT_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_RET_IPCLKPORT_CLK,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_S2PC_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_S2PC_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_S2PC_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_S2PC_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK,
    CMU_DPUF1_QCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH,
    CMU_DPUF1_PCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_PCH,
    CMU_DPUF1_DBG_NFO_SLH_AXI_MI_LP_DPUF0_DPUF1_PCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SPC_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_SPC_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_SPC_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_SPC_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK,
    CMU_DPUF1_QCH_CON_SYSREG_DPUF1_QCH,
    CMU_DPUF1_DBG_NFO_SYSREG_DPUF1_QCH,
    CMU_DPUF1_CLK_CON_GAT_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DPUF1_DBG_NFO_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DSP_SPARE0_SPARE,
    CMU_DSP_SPARE1_SPARE,
    CMU_DSP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DSP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DSP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DSP_CLKOUT_CON_CMU_DSP_CLKOUT0,
    CMU_DSP_DBG_NFO_CMU_DSP_CLKOUT0,
    CMU_DSP_CLK_CON_DIV_CLK_DSP_NOCP,
    CMU_DSP_DBG_NFO_DIV_CLK_DSP_NOCP,
    CMU_DSP_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER,
    CMU_DSP_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER,
    CMU_DSP_DBG_NFO_MUX_CLKCMU_DSP_NOC_USER,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK,
    CMU_DSP_MEMPG_CON_IP_DSP_0,
    CMU_DSP_DBG_NFO_MEMPG_CON_IP_DSP_0,
    CMU_DSP_QCH_CON_IP_DSP_QCH,
    CMU_DSP_DBG_NFO_IP_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    CMU_DSP_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    CMU_DSP_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH,
    CMU_DSP_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    CMU_DSP_PCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    CMU_DSP_PCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH,
    CMU_DSP_DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH,
    CMU_DSP_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH,
    CMU_DSP_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_PCH,
    CMU_DSP_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH,
    CMU_DSP_DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH,
    CMU_DSP_PCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_PCH,
    CMU_DSP_DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH,
    CMU_DSP_DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH,
    CMU_DSP_PCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_PCH,
    CMU_DSP_DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK,
    CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCD_QCH,
    CMU_DSP_DBG_NFO_RSTNSYNC_CLK_DSP_NOCD_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK,
    CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCD_QCH,
    CMU_DSP_DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCD_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_CMU_DSP_QCH,
    CMU_DSP_DBG_NFO_CMU_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_D_TZPC_DSP_QCH,
    CMU_DSP_DBG_NFO_D_TZPC_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_ECU_DSP_QCH,
    CMU_DSP_DBG_NFO_ECU_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_LH_INT_COMB_DSP_QCH,
    CMU_DSP_DBG_NFO_LH_INT_COMB_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK,
    CMU_DSP_QCH_CON_RSTNSYNC_CLK_DSP_NOCP_QCH,
    CMU_DSP_DBG_NFO_RSTNSYNC_CLK_DSP_NOCP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK,
    CMU_DSP_QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCP_QCH,
    CMU_DSP_DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK,
    CMU_DSP_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH,
    CMU_DSP_DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_QCH,
    CMU_DSP_PCH_CON_SLH_AXI_MI_LP_DNC_DSP_PCH,
    CMU_DSP_DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_PCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SPC_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_SPC_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_SPC_DSP_QCH,
    CMU_DSP_DBG_NFO_SPC_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
    CMU_DSP_QCH_CON_SYSREG_DSP_QCH,
    CMU_DSP_DBG_NFO_SYSREG_DSP_QCH,
    CMU_DSP_CLK_CON_GAT_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DSP_DBG_NFO_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_G3D_SPARE0_SPARE,
    CMU_G3D_SPARE1_SPARE,
    CMU_G3D_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_G3D_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_G3D_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_G3D_CLK_CON_BUF_CLK_G3D_NOCP,
    CMU_G3D_DBG_NFO_BUF_CLK_G3D_NOCP,
    CMU_G3D_CLKOUT_CON_CMU_G3D_CLKOUT0,
    CMU_G3D_DBG_NFO_CMU_G3D_CLKOUT0,
    CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_HTU_USER,
    CMU_G3D_PLL_CON1_MUX_CLKCMU_G3D_HTU_USER,
    CMU_G3D_DBG_NFO_MUX_CLKCMU_G3D_HTU_USER,
    CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER,
    CMU_G3D_PLL_CON1_MUX_CLKCMU_G3D_NOCD_USER,
    CMU_G3D_DBG_NFO_MUX_CLKCMU_G3D_NOCD_USER,
    CMU_G3D_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER,
    CMU_G3D_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER,
    CMU_G3D_DBG_NFO_MUX_CLKCMU_G3D_NOCP_USER,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_HTU_G3D_QCH_CLK,
    CMU_G3D_DBG_NFO_HTU_G3D_QCH_CLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_HTU_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_HTU_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_HTU_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_HTU_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_APB_ASYNC_LLCAID_D_SMMU_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_APB_ASYNC_LLCAID_D_SMMU_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_ACEL_MI_ID0_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_ACEL_MI_ID0_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_ACEL_MI_ID0_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_ACEL_MI_ID0_G3D_QCH,
    CMU_G3D_PCH_CON_LH_ACEL_MI_ID0_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_ACEL_MI_ID0_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_ACEL_MI_ID1_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_ACEL_MI_ID1_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_ACEL_MI_ID1_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_ACEL_MI_ID1_G3D_QCH,
    CMU_G3D_PCH_CON_LH_ACEL_MI_ID1_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_ACEL_MI_ID1_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_ACEL_MI_ID2_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_ACEL_MI_ID2_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_ACEL_MI_ID2_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_ACEL_MI_ID2_G3D_QCH,
    CMU_G3D_PCH_CON_LH_ACEL_MI_ID2_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_ACEL_MI_ID2_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_ACEL_MI_ID3_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_ACEL_MI_ID3_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_ACEL_MI_ID3_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_ACEL_MI_ID3_G3D_QCH,
    CMU_G3D_PCH_CON_LH_ACEL_MI_ID3_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_ACEL_MI_ID3_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_ACEL_SI_D0_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_ACEL_SI_D0_G3D_QCH,
    CMU_G3D_PCH_CON_LH_ACEL_SI_D0_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_ACEL_SI_D0_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_ACEL_SI_D1_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_ACEL_SI_D1_G3D_QCH,
    CMU_G3D_PCH_CON_LH_ACEL_SI_D1_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_ACEL_SI_D1_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_ACEL_SI_D2_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_ACEL_SI_D2_G3D_QCH,
    CMU_G3D_PCH_CON_LH_ACEL_SI_D2_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_ACEL_SI_D2_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_ACEL_SI_D3_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_ACEL_SI_D3_G3D_QCH,
    CMU_G3D_PCH_CON_LH_ACEL_SI_D3_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_ACEL_SI_D3_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AST_MI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AST_MI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_AST_MI_ID0_PMMU4_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_AST_MI_ID0_PMMU4_G3D_QCH,
    CMU_G3D_PCH_CON_LH_AST_MI_ID0_PMMU4_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_AST_MI_ID0_PMMU4_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AST_SI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AST_SI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_AST_SI_ID1_PMMU4_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_AST_SI_ID1_PMMU4_G3D_QCH,
    CMU_G3D_PCH_CON_LH_AST_SI_ID1_PMMU4_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_AST_SI_ID1_PMMU4_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LLCAID_D_SMMU_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LLCAID_D_SMMU_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LLCAID_D_SMMU_G3D_QCH,
    CMU_G3D_DBG_NFO_LLCAID_D_SMMU_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_ACLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_ACLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_ACLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_ACLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_NOCD_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_NOCD_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCD_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_NOCD_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_S2MPU_S0_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_S2MPU_S0_G3D_IPCLKPORT_CLK,
    CMU_G3D_MEMPG_CON_S2MPU_S0_G3D_4,
    CMU_G3D_DBG_NFO_MEMPG_CON_S2MPU_S0_G3D_4,
    CMU_G3D_QCH_CON_S2MPU_S0_G3D_QCH_S0,
    CMU_G3D_DBG_NFO_S2MPU_S0_G3D_QCH_S0,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK,
    CMU_G3D_MEMPG_CON_S2MPU_S0_PMMU0_G3D_0,
    CMU_G3D_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU0_G3D_0,
    CMU_G3D_QCH_CON_S2MPU_S0_PMMU0_G3D_QCH_S0,
    CMU_G3D_DBG_NFO_S2MPU_S0_PMMU0_G3D_QCH_S0,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK,
    CMU_G3D_MEMPG_CON_S2MPU_S0_PMMU1_G3D_1,
    CMU_G3D_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU1_G3D_1,
    CMU_G3D_QCH_CON_S2MPU_S0_PMMU1_G3D_QCH_S0,
    CMU_G3D_DBG_NFO_S2MPU_S0_PMMU1_G3D_QCH_S0,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK,
    CMU_G3D_MEMPG_CON_S2MPU_S0_PMMU2_G3D_2,
    CMU_G3D_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU2_G3D_2,
    CMU_G3D_QCH_CON_S2MPU_S0_PMMU2_G3D_QCH_S0,
    CMU_G3D_DBG_NFO_S2MPU_S0_PMMU2_G3D_QCH_S0,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK,
    CMU_G3D_MEMPG_CON_S2MPU_S0_PMMU3_G3D_3,
    CMU_G3D_DBG_NFO_MEMPG_CON_S2MPU_S0_PMMU3_G3D_3,
    CMU_G3D_QCH_CON_S2MPU_S0_PMMU3_G3D_QCH_S0,
    CMU_G3D_DBG_NFO_S2MPU_S0_PMMU3_G3D_QCH_S0,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SIU_G_PPMU_G3D_IPCLKPORT_I_ACLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SIU_G_PPMU_G3D_IPCLKPORT_I_ACLK,
    CMU_G3D_QCH_CON_SIU_G_PPMU_G3D_QCH,
    CMU_G3D_DBG_NFO_SIU_G_PPMU_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AST_SI_G_PPMU_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AST_SI_G_PPMU_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_SLH_AST_SI_G_PPMU_G3D_QCH,
    CMU_G3D_DBG_NFO_SLH_AST_SI_G_PPMU_G3D_QCH,
    CMU_G3D_PCH_CON_SLH_AST_SI_G_PPMU_G3D_PCH,
    CMU_G3D_DBG_NFO_SLH_AST_SI_G_PPMU_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_ACLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_ACLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_VGEN_D0_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_VGEN_D0_G3D_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_VGEN_D0_G3D_QCH,
    CMU_G3D_DBG_NFO_VGEN_D0_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_VGEN_D1_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_VGEN_D1_G3D_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_VGEN_D1_G3D_QCH,
    CMU_G3D_DBG_NFO_VGEN_D1_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_VGEN_D2_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_VGEN_D2_G3D_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_VGEN_D2_G3D_QCH,
    CMU_G3D_DBG_NFO_VGEN_D2_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_VGEN_D3_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_VGEN_D3_G3D_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_VGEN_D3_G3D_QCH,
    CMU_G3D_DBG_NFO_VGEN_D3_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM,
    CMU_G3D_DMYQCH_CON_ADM_DAP_G_G3D_QCH,
    CMU_G3D_DBG_NFO_ADM_DAP_G_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK,
    CMU_G3D_DMYQCH_CON_BG3D_PWRCTL_QCH,
    CMU_G3D_DBG_NFO_BG3D_PWRCTL_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0,
    CMU_G3D_QCH_CON_BUSIF_DDC_G3D_QCH,
    CMU_G3D_DBG_NFO_BUSIF_DDC_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_CFM_G3D_QCH,
    CMU_G3D_DBG_NFO_CFM_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_CMU_G3D_QCH,
    CMU_G3D_DBG_NFO_CMU_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_D_TZPC_G3D_QCH,
    CMU_G3D_DBG_NFO_D_TZPC_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_ECU_G3D_QCH,
    CMU_G3D_DBG_NFO_ECU_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK,
    CMU_G3D_QCH_CON_HTU_G3D_QCH_PCLK,
    CMU_G3D_DBG_NFO_HTU_G3D_QCH_PCLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AST_MI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AST_MI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_AST_MI_ID1_PMMU4_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_AST_MI_ID1_PMMU4_G3D_QCH,
    CMU_G3D_PCH_CON_LH_AST_MI_ID1_PMMU4_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_AST_MI_ID1_PMMU4_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AST_SI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AST_SI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_AST_SI_ID0_PMMU4_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_AST_SI_ID0_PMMU4_G3D_QCH,
    CMU_G3D_PCH_CON_LH_AST_SI_ID0_PMMU4_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_AST_SI_ID0_PMMU4_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_LH_AXI_SI_IP_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_AXI_SI_IP_G3D_QCH,
    CMU_G3D_PCH_CON_LH_AXI_SI_IP_G3D_PCH,
    CMU_G3D_DBG_NFO_LH_AXI_SI_IP_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_LH_INT_COMB_G3D_QCH,
    CMU_G3D_DBG_NFO_LH_INT_COMB_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_PPMU_D0_G3D_QCH,
    CMU_G3D_DBG_NFO_PPMU_D0_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_PPMU_D1_G3D_QCH,
    CMU_G3D_DBG_NFO_PPMU_D1_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_PPMU_D2_G3D_QCH,
    CMU_G3D_DBG_NFO_PPMU_D2_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_PPMU_D3_G3D_QCH,
    CMU_G3D_DBG_NFO_PPMU_D3_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_NOCP_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_NOCP_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCP_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_NOCP_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_S2MPU_S0_PMMU4_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_S2MPU_S0_PMMU4_G3D_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_S2MPU_S0_PMMU4_G3D_QCH_S0,
    CMU_G3D_DBG_NFO_S2MPU_S0_PMMU4_G3D_QCH_S0,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_S2PC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_S2PC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_S2PC_G3D_QCH,
    CMU_G3D_DBG_NFO_S2PC_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_SLH_AXI_MI_P0_G3D_QCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P0_G3D_QCH,
    CMU_G3D_PCH_CON_SLH_AXI_MI_P0_G3D_PCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P0_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_SLH_AXI_MI_P1_G3D_QCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P1_G3D_QCH,
    CMU_G3D_PCH_CON_SLH_AXI_MI_P1_G3D_PCH,
    CMU_G3D_DBG_NFO_SLH_AXI_MI_P1_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SLH_AXI_SI_P_PERIM_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SLH_AXI_SI_P_PERIM_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_QCH_CON_SLH_AXI_SI_P_PERIM_G3D_QCH,
    CMU_G3D_DBG_NFO_SLH_AXI_SI_P_PERIM_G3D_QCH,
    CMU_G3D_PCH_CON_SLH_AXI_SI_P_PERIM_G3D_PCH,
    CMU_G3D_DBG_NFO_SLH_AXI_SI_P_PERIM_G3D_PCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SPC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SPC_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_SPC_G3D_QCH,
    CMU_G3D_DBG_NFO_SPC_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_SYSREG_G3D_QCH,
    CMU_G3D_DBG_NFO_SYSREG_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_PCLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_PCLK,
    CMU_G3D_QCH_CON_TREX_D_G3D_QCH,
    CMU_G3D_DBG_NFO_TREX_D_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_VGEN_P_G3D_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_VGEN_P_G3D_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_VGEN_P_G3D_QCH,
    CMU_G3D_DBG_NFO_VGEN_P_G3D_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
    CMU_G3D_QCH_CON_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_DBG_NFO_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH,
    CMU_G3D_CLK_CON_GAT_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK,
    CMU_G3D_DBG_NFO_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK,
    CMU_G3DCORE_SPARE0_SPARE,
    CMU_G3DCORE_SPARE1_SPARE,
    CMU_G3DCORE_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_G3DCORE_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_G3DCORE_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH0,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH0,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH1,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH1,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH2,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH2,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH3,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH3,
    CMU_G3DCORE_PCH_CON_ASB_G3D_PCH_LH_P,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_PCH_LH_P,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH0,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH0,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH1,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH1,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH2,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH2,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH3,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH3,
    CMU_G3DCORE_QCH_CON_ASB_G3D_QCH_LH_P,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_LH_P,
    CMU_G3DCORE_CLK_CON_BUF_CLK_G3D_NOCP,
    CMU_G3DCORE_DBG_NFO_BUF_CLK_G3D_NOCP,
    CMU_G3DCORE_CLK_CON_GAT_CLK_G3DCORE_SHORTSTOP_CORE,
    CMU_G3DCORE_DBG_NFO_CLK_G3DCORE_SHORTSTOP_CORE,
    CMU_G3DCORE_CLKOUT_CON_CMU_G3DCORE_CLKOUT0,
    CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_CLKOUT0,
    CMU_G3DCORE_QCH_CON_DDC_G3D_ATB_QCH,
    CMU_G3DCORE_DBG_NFO_DDC_G3D_ATB_QCH,
    CMU_G3DCORE_QCH_CON_DDC_QCH_GCPM_G3D,
    CMU_G3DCORE_DBG_NFO_DDC_QCH_GCPM_G3D,
    CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_ATB,
    CMU_G3DCORE_DBG_NFO_DIV_CLK_G3DCORE_ATB,
    CMU_G3DCORE_CLK_CON_DIV_CLK_G3DCORE_OSCCLK,
    CMU_G3DCORE_DBG_NFO_DIV_CLK_G3DCORE_OSCCLK,
    CMU_G3DCORE_CLK_CON_GAT_G3DCORE_CPM,
    CMU_G3DCORE_DBG_NFO_G3DCORE_CPM,
    CMU_G3DCORE_UNDEFINED_G3DCORE_HCHGEN_CLKMUX_CORE,
    CMU_G3DCORE_SW_G3DCORE_HCHGEN_CLKMUX_CORE,
    CMU_G3DCORE_UNDEFINED_G3DCORE_HCHGEN_CLKMUX_POWERIP,
    CMU_G3DCORE_SW_G3DCORE_HCHGEN_CLKMUX_POWERIP,
    CMU_G3DCORE_DMYQCH_CON_G3DCORE_OSCCLK,
    CMU_G3DCORE_DBG_NFO_G3DCORE_OSCCLK,
    CMU_G3DCORE_UNDEFINED_G3DCORE_SHORTSTOP,
    CMU_G3DCORE_CLK_CON_GAT_G3D_GCPM,
    CMU_G3DCORE_DBG_NFO_G3D_GCPM,
    CMU_G3DCORE_DMYQCH_CON_GPU_QCH,
    CMU_G3DCORE_DBG_NFO_GPU_QCH,
    CMU_G3DCORE_PCH_CON_LH_ATB_SI_T_DDCG3D_PCH,
    CMU_G3DCORE_DBG_NFO_LH_ATB_SI_T_DDCG3D_PCH,
    CMU_G3DCORE_QCH_CON_LH_ATB_SI_T_DDCG3D_QCH,
    CMU_G3DCORE_DBG_NFO_LH_ATB_SI_T_DDCG3D_QCH,
    CMU_G3DCORE_PLL_CON0_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    CMU_G3DCORE_PLL_CON1_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    CMU_G3DCORE_DBG_NFO_MUX_CLKCMU_G3DCORE_SWITCH_USER,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_ATB,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_ATB,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_IDLECLKDOWN,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_IDLECLKDOWN,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3DCORE_POWERIP,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3DCORE_POWERIP,
    CMU_G3DCORE_CLK_CON_MUX_CLK_G3D_PLL,
    CMU_G3DCORE_DBG_NFO_MUX_CLK_G3D_PLL,
    CMU_G3DCORE_PLL_CON3_PLL_G3D,
    CMU_G3DCORE_PLL_CON6_PLL_G3D,
    CMU_G3DCORE_PLL_CON7_PLL_G3D,
    CMU_G3DCORE_PLL_CON4_PLL_G3D,
    CMU_G3DCORE_PLL_CON9_PLL_G3D,
    CMU_G3DCORE_PLL_CON8_PLL_G3D,
    CMU_G3DCORE_PLL_CON5_PLL_G3D,
    CMU_G3DCORE_PLL_CON0_PLL_G3D,
    CMU_G3DCORE_PLL_LOCKTIME_PLL_G3D,
    CMU_G3DCORE_PLL_CON1_PLL_G3D,
    CMU_G3DCORE_PLL_CON2_PLL_G3D,
    CMU_G3DCORE_PLL_LOCKTIME_REG_PLL_G3D,
    CMU_G3DCORE_CLDVFS_COARSE_PLL_G3D,
    CMU_G3DCORE_CLDVFS_FINE_PLL_G3D,
    CMU_G3DCORE_CLDVFS_MDIV_RANGE_PLL_G3D,
    CMU_G3DCORE_CLDVFS_MDIV_ADJ_PLL_G3D,
    CMU_G3DCORE_CLDVFS_INTR_STATUS_PLL_G3D,
    CMU_G3DCORE_CLDVFS_INTR_CLR_PLL_G3D,
    CMU_G3DCORE_DBG_NFO_PLL_G3D,
    CMU_G3DCORE_CLDVFS_DEBUG_PLL_G3D,
    CMU_G3DCORE_PLL_CON3_PLL_G3D1,
    CMU_G3DCORE_PLL_CON6_PLL_G3D1,
    CMU_G3DCORE_PLL_CON7_PLL_G3D1,
    CMU_G3DCORE_PLL_CON4_PLL_G3D1,
    CMU_G3DCORE_PLL_CON9_PLL_G3D1,
    CMU_G3DCORE_PLL_CON8_PLL_G3D1,
    CMU_G3DCORE_PLL_CON5_PLL_G3D1,
    CMU_G3DCORE_PLL_CON0_PLL_G3D1,
    CMU_G3DCORE_PLL_LOCKTIME_PLL_G3D1,
    CMU_G3DCORE_PLL_CON1_PLL_G3D1,
    CMU_G3DCORE_PLL_CON2_PLL_G3D1,
    CMU_G3DCORE_PLL_LOCKTIME_REG_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_COARSE_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_FINE_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_MDIV_RANGE_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_MDIV_ADJ_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_INTR_STATUS_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_INTR_CLR_PLL_G3D1,
    CMU_G3DCORE_DBG_NFO_PLL_G3D1,
    CMU_G3DCORE_CLDVFS_DEBUG_PLL_G3D1,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK,
    CMU_G3DCORE_DMYQCH_CON_ASB_G3D_QCH_PCLK,
    CMU_G3DCORE_DBG_NFO_ASB_G3D_QCH_PCLK,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK,
    CMU_G3DCORE_QCH_CON_CMU_G3DCORE_QCH,
    CMU_G3DCORE_DBG_NFO_CMU_G3DCORE_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_CLK_CON_GAT_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_DBG_NFO_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK,
    CMU_G3DCORE_QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,
    CMU_G3DCORE_DBG_NFO_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH,
    CMU_GNPU_SPARE0_SPARE,
    CMU_GNPU_SPARE1_SPARE,
    CMU_GNPU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_GNPU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_GNPU_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_GNPU_CLK_CON_CLKBUF_CLK_GNPU_XMAA,
    CMU_GNPU_DBG_NFO_CLKBUF_CLK_GNPU_XMAA,
    CMU_GNPU_CLK_CON_GAT_CLK_GNPU_SHORTSTOP_CORE,
    CMU_GNPU_DBG_NFO_CLK_GNPU_SHORTSTOP_CORE,
    CMU_GNPU_CLKOUT_CON_CMU_GNPU_CLKOUT0,
    CMU_GNPU_DBG_NFO_CMU_GNPU_CLKOUT0,
    CMU_GNPU_QCH_CON_DDC_QCH_GCPM_GNPU,
    CMU_GNPU_DBG_NFO_DDC_QCH_GCPM_GNPU,
    CMU_GNPU_UNDEFINED_DIV_CLK_GNPU_NOC,
    CMU_GNPU_CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC,
    CMU_GNPU_CLKDIVSTEP_DIV_CLK_GNPU_NOC,
    CMU_GNPU_DBG_NFO_DIV_CLK_GNPU_NOC,
    CMU_GNPU_CLKDIVSTEP_STAT_DIV_CLK_GNPU_NOC,
    CMU_GNPU_CLK_CON_DIV_CLK_GNPU_NOCP,
    CMU_GNPU_DBG_NFO_DIV_CLK_GNPU_NOCP,
    CMU_GNPU_CLK_CON_GAT_GNPU_CPM,
    CMU_GNPU_DBG_NFO_GNPU_CPM,
    CMU_GNPU_CLK_CON_GAT_GNPU_GCPM,
    CMU_GNPU_DBG_NFO_GNPU_GCPM,
    CMU_GNPU_UNDEFINED_GNPU_HCHGEN_CLKMUX,
    CMU_GNPU_SW_GNPU_HCHGEN_CLKMUX,
    CMU_GNPU_UNDEFINED_GNPU_SHORTSTOP,
    CMU_GNPU_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER,
    CMU_GNPU_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER,
    CMU_GNPU_DBG_NFO_MUX_CLKCMU_GNPU_NOC_USER,
    CMU_GNPU_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER,
    CMU_GNPU_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER,
    CMU_GNPU_DBG_NFO_MUX_CLKCMU_GNPU_XMAA_USER,
    CMU_GNPU_CLK_CON_MUX_CLK_GNPU_IDLECLKDOWN,
    CMU_GNPU_DBG_NFO_MUX_CLK_GNPU_IDLECLKDOWN,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
    CMU_GNPU_MEMPG_CON_IP_NPUCORE_0,
    CMU_GNPU_DBG_NFO_MEMPG_CON_IP_NPUCORE_0,
    CMU_GNPU_QCH_CON_IP_NPUCORE_QCH_CORE,
    CMU_GNPU_DBG_NFO_IP_NPUCORE_QCH_CORE,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH,
    CMU_GNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,
    CMU_GNPU_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH,
    CMU_GNPU_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,
    CMU_GNPU_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,
    CMU_GNPU_PCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH,
    CMU_GNPU_DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,
    CMU_GNPU_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,
    CMU_GNPU_PCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH,
    CMU_GNPU_DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
    CMU_GNPU_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH,
    CMU_GNPU_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_BUSIF_DDC_GNPU_IPCLKPORT_PCLK_S0,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_BUSIF_DDC_GNPU_IPCLKPORT_PCLK_S0,
    CMU_GNPU_QCH_CON_BUSIF_DDC_GNPU_QCH,
    CMU_GNPU_DBG_NFO_BUSIF_DDC_GNPU_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_QCH_CON_CMU_GNPU_QCH,
    CMU_GNPU_DBG_NFO_CMU_GNPU_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_QCH_CON_D_TZPC_GNPU_QCH,
    CMU_GNPU_DBG_NFO_D_TZPC_GNPU_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_QCH_CON_ECU_GNPU_QCH,
    CMU_GNPU_DBG_NFO_ECU_GNPU_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK,
    CMU_GNPU_QCH_CON_HTU_GNPU_QCH_PCLK,
    CMU_GNPU_DBG_NFO_HTU_GNPU_QCH_PCLK,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_QCH_CON_LH_INT_COMB_GNPU_QCH,
    CMU_GNPU_DBG_NFO_LH_INT_COMB_GNPU_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU_QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH,
    CMU_GNPU_DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
    CMU_GNPU_QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH,
    CMU_GNPU_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH,
    CMU_GNPU_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH,
    CMU_GNPU_PCH_CON_SLH_AXI_MI_LP_DNC_GNPU_PCH,
    CMU_GNPU_DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_PCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_SPC_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_SPC_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_QCH_CON_SPC_GNPU_QCH,
    CMU_GNPU_DBG_NFO_SPC_GNPU_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
    CMU_GNPU_QCH_CON_SYSREG_GNPU_QCH,
    CMU_GNPU_DBG_NFO_SYSREG_GNPU_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK,
    CMU_GNPU_QCH_CON_HTU_GNPU_QCH_CLK,
    CMU_GNPU_DBG_NFO_HTU_GNPU_QCH_CLK,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA0_IPCLKPORT_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA0_IPCLKPORT_CLK,
    CMU_GNPU_QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH,
    CMU_GNPU_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA1_IPCLKPORT_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA1_IPCLKPORT_CLK,
    CMU_GNPU_QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH,
    CMU_GNPU_DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH,
    CMU_GNPU_CLK_CON_GAT_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_GNPU_DBG_NFO_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI0_SPARE0_SPARE,
    CMU_HSI0_SPARE1_SPARE,
    CMU_HSI0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_HSI0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_HSI0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_HSI0_CLKOUT_CON_CMU_HSI0_CLKOUT0,
    CMU_HSI0_DBG_NFO_CMU_HSI0_CLKOUT0,
    CMU_HSI0_CLK_CON_DIV_CLK_HSI0_EUSB,
    CMU_HSI0_DBG_NFO_DIV_CLK_HSI0_EUSB,
    CMU_HSI0_PLL_CON0_MUX_CLKAUD_HSI0_NOC,
    CMU_HSI0_PLL_CON1_MUX_CLKAUD_HSI0_NOC,
    CMU_HSI0_DBG_NFO_MUX_CLKAUD_HSI0_NOC,
    CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER,
    CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER,
    CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_DPGTC_USER,
    CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER,
    CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_DPOSC_USER,
    CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_DPOSC_USER,
    CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER,
    CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER,
    CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_NOC_USER,
    CMU_HSI0_PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER,
    CMU_HSI0_PLL_CON1_MUX_CLKCMU_HSI0_USB32DRD_USER,
    CMU_HSI0_DBG_NFO_MUX_CLKCMU_HSI0_USB32DRD_USER,
    CMU_HSI0_CLK_CON_MUX_CLK_HSI0_NOC,
    CMU_HSI0_DBG_NFO_MUX_CLK_HSI0_NOC,
    CMU_HSI0_CLK_CON_MUX_CLK_HSI0_RTCCLK,
    CMU_HSI0_DBG_NFO_MUX_CLK_HSI0_RTCCLK,
    CMU_HSI0_CLK_CON_MUX_CLK_HSI0_USB32DRD,
    CMU_HSI0_DBG_NFO_MUX_CLK_HSI0_USB32DRD,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
    CMU_HSI0_QCH_CON_DP_LINK_QCH_GTC_CLK,
    CMU_HSI0_DBG_NFO_DP_LINK_QCH_GTC_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK,
    CMU_HSI0_QCH_CON_DP_LINK_QCH_OSC_CLK,
    CMU_HSI0_DBG_NFO_DP_LINK_QCH_OSC_CLK,
    CMU_HSI0_QCH_CON_DP_LINK_QCH_PCLK,
    CMU_HSI0_DBG_NFO_DP_LINK_QCH_PCLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBPHY,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_EUSBPHY,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_CMU_HSI0_QCH,
    CMU_HSI0_DBG_NFO_CMU_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_D_TZPC_HSI0_QCH,
    CMU_HSI0_DBG_NFO_D_TZPC_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_ECU_HSI0_QCH,
    CMU_HSI0_DBG_NFO_ECU_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_LH_INT_COMB_HSI0_QCH,
    CMU_HSI0_DBG_NFO_LH_INT_COMB_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_LLCAID_D_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_LLCAID_D_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_QCH_CON_LLCAID_D_HSI0_QCH,
    CMU_HSI0_DBG_NFO_LLCAID_D_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_PPMU_HSI0_BUS1_QCH,
    CMU_HSI0_DBG_NFO_PPMU_HSI0_BUS1_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_HSI0_S0_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_S2MPU_HSI0_S0_IPCLKPORT_CLK,
    CMU_HSI0_MEMPG_CON_S2MPU_HSI0_S0_2,
    CMU_HSI0_DBG_NFO_MEMPG_CON_S2MPU_HSI0_S0_2,
    CMU_HSI0_QCH_CON_S2MPU_HSI0_S0_QCH_S0,
    CMU_HSI0_DBG_NFO_S2MPU_HSI0_S0_QCH_S0,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2MPU_HSI0_S0_PMMU0_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_S2MPU_HSI0_S0_PMMU0_IPCLKPORT_CLK,
    CMU_HSI0_QCH_CON_S2MPU_HSI0_S0_PMMU0_QCH_S0,
    CMU_HSI0_DBG_NFO_S2MPU_HSI0_S0_PMMU0_QCH_S0,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_S2PC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_S2PC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_S2PC_HSI0_QCH,
    CMU_HSI0_DBG_NFO_S2PC_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_QCH_CON_SLH_ACEL_SI_D_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SLH_ACEL_SI_D_HSI0_QCH,
    CMU_HSI0_PCH_CON_SLH_ACEL_SI_D_HSI0_PCH,
    CMU_HSI0_DBG_NFO_SLH_ACEL_SI_D_HSI0_PCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SLH_AST_SI_G_PPMU_HSI0_QCH,
    CMU_HSI0_PCH_CON_SLH_AST_SI_G_PPMU_HSI0_PCH,
    CMU_HSI0_DBG_NFO_SLH_AST_SI_G_PPMU_HSI0_PCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
    CMU_HSI0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SLH_AXI_MI_P_HSI0_QCH,
    CMU_HSI0_PCH_CON_SLH_AXI_MI_P_HSI0_PCH,
    CMU_HSI0_DBG_NFO_SLH_AXI_MI_P_HSI0_PCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_SPC_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SPC_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
    CMU_HSI0_QCH_CON_SYSREG_HSI0_QCH,
    CMU_HSI0_DBG_NFO_SYSREG_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK,
    CMU_HSI0_MEMPG_CON_URAM_1,
    CMU_HSI0_DBG_NFO_MEMPG_CON_URAM_1,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK,
    CMU_HSI0_MEMPG_CON_USB32DRD_0,
    CMU_HSI0_DBG_NFO_MEMPG_CON_USB32DRD_0,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_CTRL,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_CTRL,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_EUSBCTL,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_EUSBCTL,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_LINK,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_LINK,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_SUBCTRL,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_SUBCTRL,
    CMU_HSI0_QCH_CON_USB32DRD_QCH_S_TCA,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_TCA,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK,
    CMU_HSI0_QCH_CON_VGEN_LITE_HSI0_QCH,
    CMU_HSI0_DBG_NFO_VGEN_LITE_HSI0_QCH,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26,
    CMU_HSI0_DMYQCH_CON_USB32DRD_QCH_S_SUSPEND,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_SUSPEND,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40,
    CMU_HSI0_DMYQCH_CON_USB32DRD_QCH_S_REF,
    CMU_HSI0_DBG_NFO_USB32DRD_QCH_S_REF,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI0_CLK_CON_GAT_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK,
    CMU_HSI0_DBG_NFO_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK,
    CMU_HSI1_SPARE0_SPARE,
    CMU_HSI1_SPARE1_SPARE,
    CMU_HSI1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_HSI1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_HSI1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_HSI1_CLKOUT_CON_CMU_HSI1_CLKOUT0,
    CMU_HSI1_DBG_NFO_CMU_HSI1_CLKOUT0,
    CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_PCIE_USER,
    CMU_HSI1_PLL_CON1_MUX_CLKCMU_HSI1_NOC_PCIE_USER,
    CMU_HSI1_DBG_NFO_MUX_CLKCMU_HSI1_NOC_PCIE_USER,
    CMU_HSI1_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER,
    CMU_HSI1_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER,
    CMU_HSI1_DBG_NFO_MUX_CLKCMU_HSI1_NOC_USER,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_CMU_HSI1_QCH,
    CMU_HSI1_DBG_NFO_CMU_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_D_TZPC_HSI1_QCH,
    CMU_HSI1_DBG_NFO_D_TZPC_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_ECU_HSI1_QCH,
    CMU_HSI1_DBG_NFO_ECU_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_GPIO_HSI1_QCH,
    CMU_HSI1_DBG_NFO_GPIO_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_ACEL_SI_D_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_ACEL_SI_D_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_ACEL_SI_D_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_ACEL_SI_D_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_LH_INT_COMB_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_INT_COMB_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LLCAID_D_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LLCAID_D_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LLCAID_D_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LLCAID_D_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_PPMU_HSI1_QCH,
    CMU_HSI1_DBG_NFO_PPMU_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_S2PC_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_S2PC_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_S2PC_HSI1_QCH,
    CMU_HSI1_DBG_NFO_S2PC_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH,
    CMU_HSI1_DBG_NFO_SLH_AST_SI_G_PPMU_HSI1_QCH,
    CMU_HSI1_PCH_CON_SLH_AST_SI_G_PPMU_HSI1_PCH,
    CMU_HSI1_DBG_NFO_SLH_AST_SI_G_PPMU_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_SLH_AXI_MI_P_HSI1_QCH,
    CMU_HSI1_DBG_NFO_SLH_AXI_MI_P_HSI1_QCH,
    CMU_HSI1_PCH_CON_SLH_AXI_MI_P_HSI1_PCH,
    CMU_HSI1_DBG_NFO_SLH_AXI_MI_P_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SPC_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SPC_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_SPC_HSI1_QCH,
    CMU_HSI1_DBG_NFO_SPC_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_MEMPG_CON_SYSMMU_S0_HSI1_0,
    CMU_HSI1_DBG_NFO_MEMPG_CON_SYSMMU_S0_HSI1_0,
    CMU_HSI1_QCH_CON_SYSMMU_S0_HSI1_QCH_S0,
    CMU_HSI1_DBG_NFO_SYSMMU_S0_HSI1_QCH_S0,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0,
    CMU_HSI1_DBG_NFO_SYSMMU_S0_PMMU0_HSI1_QCH_S0,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
    CMU_HSI1_QCH_CON_SYSREG_HSI1_QCH,
    CMU_HSI1_DBG_NFO_SYSREG_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH,
    CMU_HSI1_DBG_NFO_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH,
    CMU_HSI1_PCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_PCH,
    CMU_HSI1_DBG_NFO_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_PCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG,
    CMU_HSI1_MEMPG_CON_PCIE_GEN4_2L_0_1,
    CMU_HSI1_DBG_NFO_MEMPG_CON_PCIE_GEN4_2L_0_1,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_MCU_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_MCU_I_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PCS_I_IP1_S_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PCS_I_IP1_S_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PMA_I_IP0_S_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PMA_I_IP0_S_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_SRAM_I_IP3_S_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_SRAM_I_IP3_S_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_IP2_S_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_IP2_S_CLK,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_APB,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_APB,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_AXI,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_AXI,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_DBI,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_DBI,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_FPHYCON,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_FPHYCON,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_PCS_APB,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_PCS_APB,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_PMA_IF,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_PMA_IF,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_SRAM_APB,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_SRAM_APB,
    CMU_HSI1_QCH_CON_PCIE_GEN4_2L_0_QCH_UDBG_APB,
    CMU_HSI1_DBG_NFO_PCIE_GEN4_2L_0_QCH_UDBG_APB,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_0_QCH,
    CMU_HSI1_DBG_NFO_PCIE_IA__DEBUG_0_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_1_QCH,
    CMU_HSI1_DBG_NFO_PCIE_IA__DEBUG_1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK,
    CMU_HSI1_QCH_CON_PCIE_IA__DEBUG_2_QCH,
    CMU_HSI1_DBG_NFO_PCIE_IA__DEBUG_2_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK,
    CMU_HSI1_QCH_CON_VGEN_LITE_HSI1_QCH,
    CMU_HSI1_DBG_NFO_VGEN_LITE_HSI1_QCH,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_XIU_P0_HSI1_PCIE_IPCLKPORT_ACLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_XIU_P0_HSI1_PCIE_IPCLKPORT_ACLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    CMU_HSI1_CLK_CON_GAT_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    CMU_HSI1_DBG_NFO_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_SPARE0_SPARE,
    CMU_ICPU_SPARE1_SPARE,
    CMU_ICPU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_ICPU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_ICPU_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_ICPU_CLKOUT_CON_CMU_ICPU_CLKOUT0,
    CMU_ICPU_DBG_NFO_CMU_ICPU_CLKOUT0,
    CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCD2,
    CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_NOCD2,
    CMU_ICPU_CLK_CON_DIV_CLK_ICPU_NOCP,
    CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_NOCP,
    CMU_ICPU_CLK_CON_DIV_CLK_ICPU_PCLKDBG,
    CMU_ICPU_DBG_NFO_DIV_CLK_ICPU_PCLKDBG,
    CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC0_USER,
    CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC0_USER,
    CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOC0_USER,
    CMU_ICPU_PLL_CON0_MUX_CLKCMU_ICPU_NOC1_USER,
    CMU_ICPU_PLL_CON1_MUX_CLKCMU_ICPU_NOC1_USER,
    CMU_ICPU_DBG_NFO_MUX_CLKCMU_ICPU_NOC1_USER,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK,
    CMU_ICPU_MEMPG_CON_ICPU_0,
    CMU_ICPU_DBG_NFO_MEMPG_CON_ICPU_0,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK,
    CMU_ICPU_QCH_CON_ICPU_QCH_CPU0,
    CMU_ICPU_DBG_NFO_ICPU_QCH_CPU0,
    CMU_ICPU_QCH_CON_ICPU_QCH_CPU1,
    CMU_ICPU_DBG_NFO_ICPU_QCH_CPU1,
    CMU_ICPU_QCH_CON_ICPU_QCH_CPU_SI,
    CMU_ICPU_DBG_NFO_ICPU_QCH_CPU_SI,
    CMU_ICPU_QCH_CON_ICPU_QCH_L2,
    CMU_ICPU_DBG_NFO_ICPU_QCH_L2,
    CMU_ICPU_QCH_CON_ICPU_QCH_NEON0,
    CMU_ICPU_DBG_NFO_ICPU_QCH_NEON0,
    CMU_ICPU_QCH_CON_ICPU_QCH_NEON1,
    CMU_ICPU_DBG_NFO_ICPU_QCH_NEON1,
    CMU_ICPU_PCH_CON_ICPU_PCH_CPU_SI,
    CMU_ICPU_DBG_NFO_ICPU_PCH_CPU_SI,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE0_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE0_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE0_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CORE0_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE1_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE1_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CORE1_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CORE1_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUP1_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUP1_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUP1_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPUP1_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPUPO_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH,
    CMU_ICPU_DBG_NFO_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK,
    CMU_ICPU_MEMPG_CON_ICPU_3,
    CMU_ICPU_DBG_NFO_MEMPG_CON_ICPU_3,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK,
    CMU_ICPU_QCH_CON_ICPU_QCH_PERI,
    CMU_ICPU_DBG_NFO_ICPU_QCH_PERI,
    CMU_ICPU_QCH_CON_ICPU_QCH_PERI_MI,
    CMU_ICPU_DBG_NFO_ICPU_QCH_PERI_MI,
    CMU_ICPU_PCH_CON_ICPU_PCH_PERI_MI,
    CMU_ICPU_DBG_NFO_ICPU_PCH_PERI_MI,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_MI_IP_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_IP_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_MI_IP_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_IP_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_SI_ID_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_ID_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_SI_ID_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_ID_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_AD_APB_ICTRL_IPCLKPORT_PCLKM,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_AD_APB_ICTRL_IPCLKPORT_PCLKM,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICTRL_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICTRL_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_ICTRL_QCH,
    CMU_ICPU_DBG_NFO_ICTRL_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_ACEL_SI_D_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_ACEL_SI_D_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_ACEL_SI_D_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_ACEL_SI_D_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_MI_ID_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_ID_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_MI_ID_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_MI_ID_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LLCAID_D_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LLCAID_D_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LLCAID_D_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LLCAID_D_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH,
    CMU_ICPU_DBG_NFO_SLH_AST_SI_G_PPMU_ICPU_QCH,
    CMU_ICPU_PCH_CON_SLH_AST_SI_G_PPMU_ICPU_PCH,
    CMU_ICPU_DBG_NFO_SLH_AST_SI_G_PPMU_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_MEMPG_CON_SYSMMU_S0_ICPU_1,
    CMU_ICPU_DBG_NFO_MEMPG_CON_SYSMMU_S0_ICPU_1,
    CMU_ICPU_QCH_CON_SYSMMU_S0_ICPU_QCH_S0,
    CMU_ICPU_DBG_NFO_SYSMMU_S0_ICPU_QCH_S0,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_SYSMMU_S0_PMMU0_ICPU_QCH_S0,
    CMU_ICPU_DBG_NFO_SYSMMU_S0_PMMU0_ICPU_QCH_S0,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK,
    CMU_ICPU_QCH_CON_VGEN_LITE_ICPU_QCH,
    CMU_ICPU_DBG_NFO_VGEN_LITE_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_XIU_D_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_XIU_D_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_CMU_ICPU_QCH,
    CMU_ICPU_DBG_NFO_CMU_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_D_TZPC_ICPU_QCH,
    CMU_ICPU_DBG_NFO_D_TZPC_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_LH_AXI_SI_IP_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_IP_ICPU_QCH,
    CMU_ICPU_PCH_CON_LH_AXI_SI_IP_ICPU_PCH,
    CMU_ICPU_DBG_NFO_LH_AXI_SI_IP_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_LH_INT_COMB_ICPU_QCH,
    CMU_ICPU_DBG_NFO_LH_INT_COMB_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_PPMU_D_ICPU_QCH,
    CMU_ICPU_DBG_NFO_PPMU_D_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_S2PC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_S2PC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_S2PC_ICPU_QCH,
    CMU_ICPU_DBG_NFO_S2PC_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_ICPU_QCH_CON_SLH_AXI_MI_P_ICPU_QCH,
    CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_QCH,
    CMU_ICPU_PCH_CON_SLH_AXI_MI_P_ICPU_PCH,
    CMU_ICPU_DBG_NFO_SLH_AXI_MI_P_ICPU_PCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SPC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SPC_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_SPC_ICPU_QCH,
    CMU_ICPU_DBG_NFO_SPC_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK,
    CMU_ICPU_QCH_CON_SYSREG_ICPU_QCH,
    CMU_ICPU_DBG_NFO_SYSREG_ICPU_QCH,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK,
    CMU_ICPU_DMYQCH_CON_ICPU_QCH_DAP,
    CMU_ICPU_DBG_NFO_ICPU_QCH_DAP,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK,
    CMU_ICPU_CLK_CON_GAT_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_ICPU_DBG_NFO_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DOF_SPARE0_SPARE,
    CMU_DOF_SPARE1_SPARE,
    CMU_DOF_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_DOF_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_DOF_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_DOF_CLKOUT_CON_CMU_DOF_CLKOUT0,
    CMU_DOF_DBG_NFO_CMU_DOF_CLKOUT0,
    CMU_DOF_CLK_CON_DIV_CLK_DOF_NOCP,
    CMU_DOF_DBG_NFO_DIV_CLK_DOF_NOCP,
    CMU_DOF_PLL_CON0_MUX_CLKCMU_DOF_NOC_USER,
    CMU_DOF_PLL_CON1_MUX_CLKCMU_DOF_NOC_USER,
    CMU_DOF_DBG_NFO_MUX_CLKCMU_DOF_NOC_USER,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_AD_APB_DOF_IPCLKPORT_PCLKM,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_AD_APB_DOF_IPCLKPORT_PCLKM,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_DOF_IPCLKPORT_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_DOF_IPCLKPORT_CLK,
    CMU_DOF_MEMPG_CON_DOF_0,
    CMU_DOF_DBG_NFO_MEMPG_CON_DOF_0,
    CMU_DOF_QCH_CON_DOF_QCH_0,
    CMU_DOF_DBG_NFO_DOF_QCH_0,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_LH_ACEL_SI_D_DOF_IPCLKPORT_I_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_LH_ACEL_SI_D_DOF_IPCLKPORT_I_CLK,
    CMU_DOF_QCH_CON_LH_ACEL_SI_D_DOF_QCH,
    CMU_DOF_DBG_NFO_LH_ACEL_SI_D_DOF_QCH,
    CMU_DOF_PCH_CON_LH_ACEL_SI_D_DOF_PCH,
    CMU_DOF_DBG_NFO_LH_ACEL_SI_D_DOF_PCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_LLCAID_D_DOF_IPCLKPORT_I_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_LLCAID_D_DOF_IPCLKPORT_I_CLK,
    CMU_DOF_QCH_CON_LLCAID_D_DOF_QCH,
    CMU_DOF_DBG_NFO_LLCAID_D_DOF_QCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_ACLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_ACLK,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCD_IPCLKPORT_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCD_IPCLKPORT_CLK,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCD_IPCLKPORT_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCD_IPCLKPORT_CLK,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_SLH_AST_SI_G_PPMU_DOF_IPCLKPORT_I_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_SLH_AST_SI_G_PPMU_DOF_IPCLKPORT_I_CLK,
    CMU_DOF_QCH_CON_SLH_AST_SI_G_PPMU_DOF_QCH,
    CMU_DOF_DBG_NFO_SLH_AST_SI_G_PPMU_DOF_QCH,
    CMU_DOF_PCH_CON_SLH_AST_SI_G_PPMU_DOF_PCH,
    CMU_DOF_DBG_NFO_SLH_AST_SI_G_PPMU_DOF_PCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_SYSMMU_S0_DOF_IPCLKPORT_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_SYSMMU_S0_DOF_IPCLKPORT_CLK,
    CMU_DOF_MEMPG_CON_SYSMMU_S0_DOF_1,
    CMU_DOF_DBG_NFO_MEMPG_CON_SYSMMU_S0_DOF_1,
    CMU_DOF_QCH_CON_SYSMMU_S0_DOF_QCH_S0,
    CMU_DOF_DBG_NFO_SYSMMU_S0_DOF_QCH_S0,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_SYSMMU_S0_PMMU0_DOF_IPCLKPORT_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_SYSMMU_S0_PMMU0_DOF_IPCLKPORT_CLK,
    CMU_DOF_MEMPG_CON_SYSMMU_S0_PMMU0_DOF_2,
    CMU_DOF_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_DOF_2,
    CMU_DOF_QCH_CON_SYSMMU_S0_PMMU0_DOF_QCH_S0,
    CMU_DOF_DBG_NFO_SYSMMU_S0_PMMU0_DOF_QCH_S0,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_US_AXI_D1_DOF_IPCLKPORT_MAINCLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_US_AXI_D1_DOF_IPCLKPORT_MAINCLK,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_VGEN_LITE_D_DOF_IPCLKPORT_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_VGEN_LITE_D_DOF_IPCLKPORT_CLK,
    CMU_DOF_QCH_CON_VGEN_LITE_D_DOF_QCH,
    CMU_DOF_DBG_NFO_VGEN_LITE_D_DOF_QCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_XIU_D_DOF_IPCLKPORT_ACLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_XIU_D_DOF_IPCLKPORT_ACLK,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_XIU_MMU_DOF_IPCLKPORT_ACLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_XIU_MMU_DOF_IPCLKPORT_ACLK,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_CMU_DOF_IPCLKPORT_PCLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_CMU_DOF_IPCLKPORT_PCLK,
    CMU_DOF_QCH_CON_CMU_DOF_QCH,
    CMU_DOF_DBG_NFO_CMU_DOF_QCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_D_TZPC_DOF_IPCLKPORT_PCLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_D_TZPC_DOF_IPCLKPORT_PCLK,
    CMU_DOF_QCH_CON_D_TZPC_DOF_QCH,
    CMU_DOF_DBG_NFO_D_TZPC_DOF_QCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_LH_INT_COMB_DOF_IPCLKPORT_PCLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_LH_INT_COMB_DOF_IPCLKPORT_PCLK,
    CMU_DOF_QCH_CON_LH_INT_COMB_DOF_QCH,
    CMU_DOF_DBG_NFO_LH_INT_COMB_DOF_QCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_PCLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_PCLK,
    CMU_DOF_QCH_CON_PPMU_D_DOF_QCH,
    CMU_DOF_DBG_NFO_PPMU_D_DOF_QCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCP_IPCLKPORT_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCP_IPCLKPORT_CLK,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCP_IPCLKPORT_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCP_IPCLKPORT_CLK,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_S2PC_DOF_IPCLKPORT_PCLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_S2PC_DOF_IPCLKPORT_PCLK,
    CMU_DOF_QCH_CON_S2PC_DOF_QCH,
    CMU_DOF_DBG_NFO_S2PC_DOF_QCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_SLH_AXI_MI_P_DOF_IPCLKPORT_I_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_SLH_AXI_MI_P_DOF_IPCLKPORT_I_CLK,
    CMU_DOF_QCH_CON_SLH_AXI_MI_P_DOF_QCH,
    CMU_DOF_DBG_NFO_SLH_AXI_MI_P_DOF_QCH,
    CMU_DOF_PCH_CON_SLH_AXI_MI_P_DOF_PCH,
    CMU_DOF_DBG_NFO_SLH_AXI_MI_P_DOF_PCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_SPC_DOF_IPCLKPORT_PCLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_SPC_DOF_IPCLKPORT_PCLK,
    CMU_DOF_QCH_CON_SPC_DOF_QCH,
    CMU_DOF_DBG_NFO_SPC_DOF_QCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_SYSREG_DOF_IPCLKPORT_PCLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_SYSREG_DOF_IPCLKPORT_PCLK,
    CMU_DOF_QCH_CON_SYSREG_DOF_QCH,
    CMU_DOF_DBG_NFO_SYSREG_DOF_QCH,
    CMU_DOF_CLK_CON_GAT_BLK_DOF_UID_BLK_DOF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_DOF_DBG_NFO_BLK_DOF_UID_BLK_DOF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_LME_SPARE0_SPARE,
    CMU_LME_SPARE1_SPARE,
    CMU_LME_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_LME_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_LME_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_LME_CLKOUT_CON_CMU_LME_CLKOUT0,
    CMU_LME_DBG_NFO_CMU_LME_CLKOUT0,
    CMU_LME_CLK_CON_DIV_CLK_LME_NOCP,
    CMU_LME_DBG_NFO_DIV_CLK_LME_NOCP,
    CMU_LME_PLL_CON0_MUX_CLKCMU_LME_NOC_USER,
    CMU_LME_PLL_CON1_MUX_CLKCMU_LME_NOC_USER,
    CMU_LME_DBG_NFO_MUX_CLKCMU_LME_NOC_USER,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM,
    CMU_LME_DBG_NFO_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_M_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_M_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_GDC_M_0,
    CMU_LME_DBG_NFO_MEMPG_CON_GDC_M_0,
    CMU_LME_QCH_CON_GDC_M_QCH,
    CMU_LME_DBG_NFO_GDC_M_QCH,
    CMU_LME_QCH_CON_GDC_M_QCH_C2_M,
    CMU_LME_DBG_NFO_GDC_M_QCH_C2_M,
    CMU_LME_QCH_CON_GDC_M_QCH_C2_S,
    CMU_LME_DBG_NFO_GDC_M_QCH_C2_S,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_GDC_O_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_GDC_O_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_GDC_O_1,
    CMU_LME_DBG_NFO_MEMPG_CON_GDC_O_1,
    CMU_LME_QCH_CON_GDC_O_QCH,
    CMU_LME_DBG_NFO_GDC_O_QCH,
    CMU_LME_QCH_CON_GDC_O_QCH_C2_M,
    CMU_LME_DBG_NFO_GDC_O_QCH_C2_M,
    CMU_LME_QCH_CON_GDC_O_QCH_C2_S,
    CMU_LME_DBG_NFO_GDC_O_QCH_C2_S,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_ACEL_SI_D0_LME_QCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D0_LME_QCH,
    CMU_LME_PCH_CON_LH_ACEL_SI_D0_LME_PCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D0_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_ACEL_SI_D1_LME_QCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D1_LME_QCH,
    CMU_LME_PCH_CON_LH_ACEL_SI_D1_LME_PCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D1_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_ACEL_SI_D2_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_ACEL_SI_D2_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_ACEL_SI_D2_LME_QCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D2_LME_QCH,
    CMU_LME_PCH_CON_LH_ACEL_SI_D2_LME_PCH,
    CMU_LME_DBG_NFO_LH_ACEL_SI_D2_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_AST_SI_OTF0_LME_MFC_QCH,
    CMU_LME_DBG_NFO_LH_AST_SI_OTF0_LME_MFC_QCH,
    CMU_LME_PCH_CON_LH_AST_SI_OTF0_LME_MFC_PCH,
    CMU_LME_DBG_NFO_LH_AST_SI_OTF0_LME_MFC_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LH_AST_SI_OTF1_LME_MFC_QCH,
    CMU_LME_DBG_NFO_LH_AST_SI_OTF1_LME_MFC_QCH,
    CMU_LME_PCH_CON_LH_AST_SI_OTF1_LME_MFC_PCH,
    CMU_LME_DBG_NFO_LH_AST_SI_OTF1_LME_MFC_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LLCAID_D0_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LLCAID_D0_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LLCAID_D0_LME_QCH,
    CMU_LME_DBG_NFO_LLCAID_D0_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LLCAID_D1_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LLCAID_D1_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LLCAID_D1_LME_QCH,
    CMU_LME_DBG_NFO_LLCAID_D1_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LLCAID_D2_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LLCAID_D2_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_LLCAID_D2_LME_QCH,
    CMU_LME_DBG_NFO_LLCAID_D2_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_LME_2,
    CMU_LME_DBG_NFO_MEMPG_CON_LME_2,
    CMU_LME_QCH_CON_LME_QCH_0,
    CMU_LME_DBG_NFO_LME_QCH_0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK,
    CMU_LME_QCH_CON_SIU_G_PPMU_LME_QCH,
    CMU_LME_DBG_NFO_SIU_G_PPMU_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH,
    CMU_LME_DBG_NFO_SLH_AST_SI_G_PPMU_LME_QCH,
    CMU_LME_PCH_CON_SLH_AST_SI_G_PPMU_LME_PCH,
    CMU_LME_DBG_NFO_SLH_AST_SI_G_PPMU_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_SYSMMU_S0_LME_3,
    CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_LME_3,
    CMU_LME_QCH_CON_SYSMMU_S0_LME_QCH_S0,
    CMU_LME_DBG_NFO_SYSMMU_S0_LME_QCH_S0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_SYSMMU_S0_PMMU0_LME_4,
    CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_LME_4,
    CMU_LME_QCH_CON_SYSMMU_S0_PMMU0_LME_QCH_S0,
    CMU_LME_DBG_NFO_SYSMMU_S0_PMMU0_LME_QCH_S0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_SYSMMU_S0_PMMU1_LME_5,
    CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_LME_5,
    CMU_LME_QCH_CON_SYSMMU_S0_PMMU1_LME_QCH_S0,
    CMU_LME_DBG_NFO_SYSMMU_S0_PMMU1_LME_QCH_S0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK,
    CMU_LME_MEMPG_CON_SYSMMU_S0_PMMU2_LME_6,
    CMU_LME_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU2_LME_6,
    CMU_LME_QCH_CON_SYSMMU_S0_PMMU2_LME_QCH_S0,
    CMU_LME_DBG_NFO_SYSMMU_S0_PMMU2_LME_QCH_S0,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK,
    CMU_LME_QCH_CON_VGEN_LITE_LME0_QCH,
    CMU_LME_DBG_NFO_VGEN_LITE_LME0_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK,
    CMU_LME_QCH_CON_VGEN_LITE_LME1_QCH,
    CMU_LME_DBG_NFO_VGEN_LITE_LME1_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK,
    CMU_LME_QCH_CON_VGEN_LITE_LME2_QCH,
    CMU_LME_DBG_NFO_VGEN_LITE_LME2_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_CMU_LME_QCH,
    CMU_LME_DBG_NFO_CMU_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_D_TZPC_LME_QCH,
    CMU_LME_DBG_NFO_D_TZPC_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_LH_INT_COMB_LME_QCH,
    CMU_LME_DBG_NFO_LH_INT_COMB_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_PPMU_D0_LME_QCH,
    CMU_LME_DBG_NFO_PPMU_D0_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_PPMU_D1_LME_QCH,
    CMU_LME_DBG_NFO_PPMU_D1_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_PPMU_D2_LME_QCH,
    CMU_LME_DBG_NFO_PPMU_D2_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_S2PC_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_S2PC_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_S2PC_LME_QCH,
    CMU_LME_DBG_NFO_S2PC_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK,
    CMU_LME_QCH_CON_SLH_AXI_MI_P_LME_QCH,
    CMU_LME_DBG_NFO_SLH_AXI_MI_P_LME_QCH,
    CMU_LME_PCH_CON_SLH_AXI_MI_P_LME_PCH,
    CMU_LME_DBG_NFO_SLH_AXI_MI_P_LME_PCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SPC_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SPC_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_SPC_LME_QCH,
    CMU_LME_DBG_NFO_SPC_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK,
    CMU_LME_QCH_CON_SYSREG_LME_QCH,
    CMU_LME_DBG_NFO_SYSREG_LME_QCH,
    CMU_LME_CLK_CON_GAT_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_LME_DBG_NFO_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_M2M_SPARE0_SPARE,
    CMU_M2M_SPARE1_SPARE,
    CMU_M2M_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_M2M_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_M2M_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_M2M_CLKOUT_CON_CMU_M2M_CLKOUT0,
    CMU_M2M_DBG_NFO_CMU_M2M_CLKOUT0,
    CMU_M2M_CLK_CON_DIV_CLK_M2M_NOCP,
    CMU_M2M_DBG_NFO_DIV_CLK_M2M_NOCP,
    CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER,
    CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER,
    CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_JPEG_USER,
    CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_JSQZ_USER,
    CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_JSQZ_USER,
    CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_JSQZ_USER,
    CMU_M2M_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER,
    CMU_M2M_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER,
    CMU_M2M_DBG_NFO_MUX_CLKCMU_M2M_NOC_USER,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_MEMPG_CON_JPEG0_0,
    CMU_M2M_DBG_NFO_MEMPG_CON_JPEG0_0,
    CMU_M2M_QCH_CON_JPEG0_QCH,
    CMU_M2M_DBG_NFO_JPEG0_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK,
    CMU_M2M_MEMPG_CON_JPEG1_1,
    CMU_M2M_DBG_NFO_MEMPG_CON_JPEG1_1,
    CMU_M2M_QCH_CON_JPEG1_QCH,
    CMU_M2M_DBG_NFO_JPEG1_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG0_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG0_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_JPEG0_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG0_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_JPEG1_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG1_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_JPEG1_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JPEG1_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK,
    CMU_M2M_MEMPG_CON_FRC_MC_4,
    CMU_M2M_DBG_NFO_MEMPG_CON_FRC_MC_4,
    CMU_M2M_QCH_CON_FRC_MC_QCH,
    CMU_M2M_DBG_NFO_FRC_MC_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK,
    CMU_M2M_MEMPG_CON_JSQZ_3,
    CMU_M2M_DBG_NFO_MEMPG_CON_JSQZ_3,
    CMU_M2M_QCH_CON_JSQZ_QCH,
    CMU_M2M_DBG_NFO_JSQZ_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_FRCMC_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_FRCMC_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_FRCMC_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_FRCMC_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_ID_JSQZ_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JSQZ_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_ID_JSQZ_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_ID_JSQZ_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_FG_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_FG_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_FG_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_FG_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_FG_7,
    CMU_M2M_DBG_NFO_MEMPG_CON_FG_7,
    CMU_M2M_QCH_CON_FG_QCH,
    CMU_M2M_DBG_NFO_FG_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_ACEL_SI_D0_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_ACEL_SI_D0_M2M_QCH,
    CMU_M2M_PCH_CON_LH_ACEL_SI_D0_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_ACEL_SI_D0_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_FRCMC_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_FRCMC_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_FRCMC_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_FRCMC_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG0_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG0_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_JPEG0_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG0_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_JPEG1_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG1_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_JPEG1_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JPEG1_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_MI_ID_JSQZ_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JSQZ_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_MI_ID_JSQZ_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_MI_ID_JSQZ_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LH_AXI_SI_D1_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_D1_M2M_QCH,
    CMU_M2M_PCH_CON_LH_AXI_SI_D1_M2M_PCH,
    CMU_M2M_DBG_NFO_LH_AXI_SI_D1_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LLCAID_D0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LLCAID_D0_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LLCAID_D0_M2M_QCH,
    CMU_M2M_DBG_NFO_LLCAID_D0_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LLCAID_D1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LLCAID_D1_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_LLCAID_D1_M2M_QCH,
    CMU_M2M_DBG_NFO_LLCAID_D1_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK,
    CMU_M2M_MEMPG_CON_M2M_2,
    CMU_M2M_DBG_NFO_MEMPG_CON_M2M_2,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF,
    CMU_M2M_QCH_CON_M2M_QCH,
    CMU_M2M_DBG_NFO_M2M_QCH,
    CMU_M2M_QCH_CON_M2M_QCH_VOTF,
    CMU_M2M_DBG_NFO_M2M_QCH_VOTF,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_IPCLKPORT_CLK,
    CMU_M2M_QCH_CON_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH,
    CMU_M2M_DBG_NFO_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SIU_G_PPMU_M2M_IPCLKPORT_I_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SIU_G_PPMU_M2M_IPCLKPORT_I_ACLK,
    CMU_M2M_QCH_CON_SIU_G_PPMU_M2M_QCH,
    CMU_M2M_DBG_NFO_SIU_G_PPMU_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH,
    CMU_M2M_DBG_NFO_SLH_AST_SI_G_PPMU_M2M_QCH,
    CMU_M2M_PCH_CON_SLH_AST_SI_G_PPMU_M2M_PCH,
    CMU_M2M_DBG_NFO_SLH_AST_SI_G_PPMU_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_SYSMMU_S0_M2M_5,
    CMU_M2M_DBG_NFO_MEMPG_CON_SYSMMU_S0_M2M_5,
    CMU_M2M_QCH_CON_SYSMMU_S0_M2M_QCH_S0,
    CMU_M2M_DBG_NFO_SYSMMU_S0_M2M_QCH_S0,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_SYSMMU_S0_PMMU0_M2M_5,
    CMU_M2M_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_M2M_5,
    CMU_M2M_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_S0,
    CMU_M2M_DBG_NFO_SYSMMU_S0_PMMU0_M2M_QCH_S0,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S1_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S1_M2M_IPCLKPORT_CLK,
    CMU_M2M_MEMPG_CON_SYSMMU_S1_M2M_6,
    CMU_M2M_DBG_NFO_MEMPG_CON_SYSMMU_S1_M2M_6,
    CMU_M2M_QCH_CON_SYSMMU_S1_M2M_QCH_S0,
    CMU_M2M_DBG_NFO_SYSMMU_S1_M2M_QCH_S0,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSMMU_S1_PMMU0_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSMMU_S1_PMMU0_M2M_IPCLKPORT_CLK,
    CMU_M2M_QCH_CON_SYSMMU_S1_PMMU0_M2M_QCH_S0,
    CMU_M2M_DBG_NFO_SYSMMU_S1_PMMU0_M2M_QCH_S0,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK,
    CMU_M2M_QCH_CON_VGEN_LITE_M2M_QCH,
    CMU_M2M_DBG_NFO_VGEN_LITE_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_MMU1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_MMU1_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_CMU_M2M_QCH,
    CMU_M2M_DBG_NFO_CMU_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_D_TZPC_M2M_QCH,
    CMU_M2M_DBG_NFO_D_TZPC_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_LH_INT_COMB_M2M_QCH,
    CMU_M2M_DBG_NFO_LH_INT_COMB_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_PPMU_D0_M2M_QCH,
    CMU_M2M_DBG_NFO_PPMU_D0_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_PPMU_D1_M2M_QCH,
    CMU_M2M_DBG_NFO_PPMU_D1_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_PPMU_D2_M2M_QCH,
    CMU_M2M_DBG_NFO_PPMU_D2_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_FRC_MC_QCH,
    CMU_M2M_DBG_NFO_QE_FRC_MC_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_JPEG0_QCH,
    CMU_M2M_DBG_NFO_QE_JPEG0_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_JPEG1_QCH,
    CMU_M2M_DBG_NFO_QE_JPEG1_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_JSQZ_QCH,
    CMU_M2M_DBG_NFO_QE_JSQZ_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_M2M_QCH,
    CMU_M2M_DBG_NFO_QE_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_QE_VOTF_QCH,
    CMU_M2M_DBG_NFO_QE_VOTF_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_S2PC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_S2PC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_S2PC_M2M_QCH,
    CMU_M2M_DBG_NFO_S2PC_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
    CMU_M2M_QCH_CON_SLH_AXI_MI_P_M2M_QCH,
    CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_QCH,
    CMU_M2M_PCH_CON_SLH_AXI_MI_P_M2M_PCH,
    CMU_M2M_DBG_NFO_SLH_AXI_MI_P_M2M_PCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SPC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SPC_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_SPC_M2M_QCH,
    CMU_M2M_DBG_NFO_SPC_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
    CMU_M2M_QCH_CON_SYSREG_M2M_QCH,
    CMU_M2M_DBG_NFO_SYSREG_M2M_QCH,
    CMU_M2M_CLK_CON_GAT_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_M2M_DBG_NFO_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MCSC_SPARE0_SPARE,
    CMU_MCSC_SPARE1_SPARE,
    CMU_MCSC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MCSC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MCSC_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MCSC_CLKOUT_CON_CMU_MCSC_CLKOUT0,
    CMU_MCSC_DBG_NFO_CMU_MCSC_CLKOUT0,
    CMU_MCSC_CLK_CON_DIV_CLK_MCSC_NOCP,
    CMU_MCSC_DBG_NFO_DIV_CLK_MCSC_NOCP,
    CMU_MCSC_PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER,
    CMU_MCSC_PLL_CON1_MUX_CLKCMU_MCSC_NOC_USER,
    CMU_MCSC_DBG_NFO_MUX_CLKCMU_MCSC_NOC_USER,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_ACEL_SI_D0_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_ACEL_SI_D0_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_ACEL_SI_D0_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_ACEL_SI_D0_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_ACEL_SI_D0_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_ACEL_SI_D0_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_ACEL_SI_D1_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_ACEL_SI_D1_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_ACEL_SI_D1_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_ACEL_SI_D1_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_ACEL_SI_D1_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_ACEL_SI_D1_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_ACEL_SI_D2_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_ACEL_SI_D2_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_ACEL_SI_D2_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_ACEL_SI_D2_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_ACEL_SI_D2_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_ACEL_SI_D2_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_MI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_MI_OTF_MSNR_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_MSNR_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_AST_MI_OTF_MSNR_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_MSNR_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_MI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_MI_OTF_MTNR_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_MTNR_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_AST_MI_OTF_MTNR_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_MTNR_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_MI_OTF_YUVP_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_YUVP_MCSC_QCH,
    CMU_MCSC_PCH_CON_LH_AST_MI_OTF_YUVP_MCSC_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_MI_OTF_YUVP_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_AST_SI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_AST_SI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LH_AST_SI_OTF_MCSC_MSNR_QCH,
    CMU_MCSC_DBG_NFO_LH_AST_SI_OTF_MCSC_MSNR_QCH,
    CMU_MCSC_PCH_CON_LH_AST_SI_OTF_MCSC_MSNR_PCH,
    CMU_MCSC_DBG_NFO_LH_AST_SI_OTF_MCSC_MSNR_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LLCAID_D0_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LLCAID_D0_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LLCAID_D0_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LLCAID_D0_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LLCAID_D1_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LLCAID_D1_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LLCAID_D1_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LLCAID_D1_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LLCAID_D2_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LLCAID_D2_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_LLCAID_D2_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LLCAID_D2_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_MEMPG_CON_MCSC_0,
    CMU_MCSC_DBG_NFO_MEMPG_CON_MCSC_0,
    CMU_MCSC_MEMPG_CON_MCSC_1,
    CMU_MCSC_DBG_NFO_MEMPG_CON_MCSC_1,
    CMU_MCSC_QCH_CON_MCSC_QCH,
    CMU_MCSC_DBG_NFO_MCSC_QCH,
    CMU_MCSC_QCH_CON_MCSC_QCH_C2W,
    CMU_MCSC_DBG_NFO_MCSC_QCH_C2W,
    CMU_MCSC_PCH_CON_MCSC_PCH,
    CMU_MCSC_DBG_NFO_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_MTNR0_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_MTNR0_IPCLKPORT_CLK,
    CMU_MCSC_MEMPG_CON_MTNR0_2,
    CMU_MCSC_DBG_NFO_MEMPG_CON_MTNR0_2,
    CMU_MCSC_MEMPG_CON_MTNR0_3,
    CMU_MCSC_DBG_NFO_MEMPG_CON_MTNR0_3,
    CMU_MCSC_QCH_CON_MTNR0_QCH,
    CMU_MCSC_DBG_NFO_MTNR0_QCH,
    CMU_MCSC_PCH_CON_MTNR0_PCH,
    CMU_MCSC_DBG_NFO_MTNR0_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_RSTNSYNC_CLK_MCSC_NOCD_QCH,
    CMU_MCSC_DBG_NFO_RSTNSYNC_CLK_MCSC_NOCD_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH,
    CMU_MCSC_DBG_NFO_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_RET_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_RET_IPCLKPORT_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SIU_G_PPMU_MCSC_IPCLKPORT_I_ACLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SIU_G_PPMU_MCSC_IPCLKPORT_I_ACLK,
    CMU_MCSC_QCH_CON_SIU_G_PPMU_MCSC_QCH,
    CMU_MCSC_DBG_NFO_SIU_G_PPMU_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SLH_AST_SI_G_PPMU_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SLH_AST_SI_G_PPMU_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_SLH_AST_SI_G_PPMU_MCSC_QCH,
    CMU_MCSC_DBG_NFO_SLH_AST_SI_G_PPMU_MCSC_QCH,
    CMU_MCSC_PCH_CON_SLH_AST_SI_G_PPMU_MCSC_PCH,
    CMU_MCSC_DBG_NFO_SLH_AST_SI_G_PPMU_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_MEMPG_CON_SYSMMU_S0_MCSC_4,
    CMU_MCSC_DBG_NFO_MEMPG_CON_SYSMMU_S0_MCSC_4,
    CMU_MCSC_MEMPG_CON_SYSMMU_S0_MCSC_5,
    CMU_MCSC_DBG_NFO_MEMPG_CON_SYSMMU_S0_MCSC_5,
    CMU_MCSC_QCH_CON_SYSMMU_S0_MCSC_QCH_S0,
    CMU_MCSC_DBG_NFO_SYSMMU_S0_MCSC_QCH_S0,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0,
    CMU_MCSC_DBG_NFO_SYSMMU_S0_PMMU0_MCSC_QCH_S0,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0,
    CMU_MCSC_DBG_NFO_SYSMMU_S0_PMMU1_MCSC_QCH_S0,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSMMU_S0_PMMU2_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SYSMMU_S0_PMMU2_MCSC_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_SYSMMU_S0_PMMU2_MCSC_QCH_S0,
    CMU_MCSC_DBG_NFO_SYSMMU_S0_PMMU2_MCSC_QCH_S0,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_MCSC0_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_VGEN_LITE_MCSC0_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_VGEN_LITE_MCSC0_QCH,
    CMU_MCSC_DBG_NFO_VGEN_LITE_MCSC0_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_MCSC1_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_VGEN_LITE_MCSC1_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_VGEN_LITE_MCSC1_QCH,
    CMU_MCSC_DBG_NFO_VGEN_LITE_MCSC1_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_VGEN_LITE_MCSC2_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_VGEN_LITE_MCSC2_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_VGEN_LITE_MCSC2_QCH,
    CMU_MCSC_DBG_NFO_VGEN_LITE_MCSC2_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_XIU_MMU_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_XIU_MMU_MCSC_IPCLKPORT_ACLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_CMU_MCSC_QCH,
    CMU_MCSC_DBG_NFO_CMU_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_D_TZPC_MCSC_QCH,
    CMU_MCSC_DBG_NFO_D_TZPC_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_ECU_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_ECU_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_ECU_MCSC_QCH,
    CMU_MCSC_DBG_NFO_ECU_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_LH_INT_COMB_MCSC_QCH,
    CMU_MCSC_DBG_NFO_LH_INT_COMB_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_PPMU_D0_MCSC_QCH,
    CMU_MCSC_DBG_NFO_PPMU_D0_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_PPMU_D1_MCSC_QCH,
    CMU_MCSC_DBG_NFO_PPMU_D1_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_PPMU_D2_MCSC_QCH,
    CMU_MCSC_DBG_NFO_PPMU_D2_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_RSTNSYNC_CLK_MCSC_NOCP_QCH,
    CMU_MCSC_DBG_NFO_RSTNSYNC_CLK_MCSC_NOCP_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK,
    CMU_MCSC_QCH_CON_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH,
    CMU_MCSC_DBG_NFO_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_RET_IPCLKPORT_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_RET_IPCLKPORT_CLK,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_S2PC_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_S2PC_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_S2PC_MCSC_QCH,
    CMU_MCSC_DBG_NFO_S2PC_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK,
    CMU_MCSC_QCH_CON_SLH_AXI_MI_P_MCSC_QCH,
    CMU_MCSC_DBG_NFO_SLH_AXI_MI_P_MCSC_QCH,
    CMU_MCSC_PCH_CON_SLH_AXI_MI_P_MCSC_PCH,
    CMU_MCSC_DBG_NFO_SLH_AXI_MI_P_MCSC_PCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SPC_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SPC_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_SPC_MCSC_QCH,
    CMU_MCSC_DBG_NFO_SPC_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
    CMU_MCSC_QCH_CON_SYSREG_MCSC_QCH,
    CMU_MCSC_DBG_NFO_SYSREG_MCSC_QCH,
    CMU_MCSC_CLK_CON_GAT_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MCSC_DBG_NFO_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MFC_SPARE0_SPARE,
    CMU_MFC_SPARE1_SPARE,
    CMU_MFC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MFC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MFC_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MFC_CLKOUT_CON_CMU_MFC_CLKOUT0,
    CMU_MFC_DBG_NFO_CMU_MFC_CLKOUT0,
    CMU_MFC_CLK_CON_DIV_CLK_MFC_NOCP,
    CMU_MFC_DBG_NFO_DIV_CLK_MFC_NOCP,
    CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER,
    CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER,
    CMU_MFC_DBG_NFO_MUX_CLKCMU_MFC_MFC_USER,
    CMU_MFC_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER,
    CMU_MFC_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER,
    CMU_MFC_DBG_NFO_MUX_CLKCMU_MFC_WFD_USER,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF0_LME_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_LME_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF0_LME_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_LME_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_MFD_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF0_MFD_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF0_MFD_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF1_LME_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_LME_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF1_LME_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_LME_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_MFD_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF1_MFD_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF1_MFD_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF2_MFD_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF2_MFD_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF2_MFD_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF3_MFD_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AST_MI_OTF3_MFD_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AST_MI_OTF3_MFD_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF0_MFC_MFD_QCH,
    CMU_MFC_PCH_CON_LH_AST_SI_OTF0_MFC_MFD_PCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF0_MFC_MFD_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF1_MFC_MFD_QCH,
    CMU_MFC_PCH_CON_LH_AST_SI_OTF1_MFC_MFD_PCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF1_MFC_MFD_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF2_MFC_MFD_QCH,
    CMU_MFC_PCH_CON_LH_AST_SI_OTF2_MFC_MFD_PCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF2_MFC_MFD_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF3_MFC_MFD_QCH,
    CMU_MFC_PCH_CON_LH_AST_SI_OTF3_MFC_MFD_PCH,
    CMU_MFC_DBG_NFO_LH_AST_SI_OTF3_MFC_MFD_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_ATB_SI_IT_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_ATB_SI_IT_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_MI_ID_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_MI_ID_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_MI_ID_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_MI_ID_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_SI_D0_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D0_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_SI_D0_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D0_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_SI_D1_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D1_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_SI_D1_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_D1_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LLCAID_D0_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LLCAID_D0_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LLCAID_D0_MFC_QCH,
    CMU_MFC_DBG_NFO_LLCAID_D0_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LLCAID_D1_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LLCAID_D1_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LLCAID_D1_MFC_QCH,
    CMU_MFC_DBG_NFO_LLCAID_D1_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
    CMU_MFC_MEMPG_CON_MFC_0,
    CMU_MFC_DBG_NFO_MEMPG_CON_MFC_0,
    CMU_MFC_MEMPG_CON_MFC_1,
    CMU_MFC_DBG_NFO_MEMPG_CON_MFC_1,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
    CMU_MFC_QCH_CON_MFC_QCH,
    CMU_MFC_DBG_NFO_MFC_QCH,
    CMU_MFC_QCH_CON_MFC_QCH_VOTF,
    CMU_MFC_DBG_NFO_MFC_QCH_VOTF,
    CMU_MFC_PCH_CON_MFC_PCH,
    CMU_MFC_DBG_NFO_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_RET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_RET_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK,
    CMU_MFC_QCH_CON_SIU_G_PPMU_MFC_QCH,
    CMU_MFC_DBG_NFO_SIU_G_PPMU_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH,
    CMU_MFC_DBG_NFO_SLH_AST_SI_G_PPMU_MFC_QCH,
    CMU_MFC_PCH_CON_SLH_AST_SI_G_PPMU_MFC_PCH,
    CMU_MFC_DBG_NFO_SLH_AST_SI_G_PPMU_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_SI_LP_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SLH_AXI_SI_LP_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_SLH_AXI_SI_LP_MFC_MFD_QCH,
    CMU_MFC_DBG_NFO_SLH_AXI_SI_LP_MFC_MFD_QCH,
    CMU_MFC_PCH_CON_SLH_AXI_SI_LP_MFC_MFD_PCH,
    CMU_MFC_DBG_NFO_SLH_AXI_SI_LP_MFC_MFD_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
    CMU_MFC_MEMPG_CON_SYSMMU_S0_MFC_3,
    CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_MFC_3,
    CMU_MFC_MEMPG_CON_SYSMMU_S0_MFC_4,
    CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_MFC_4,
    CMU_MFC_QCH_CON_SYSMMU_S0_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S0_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
    CMU_MFC_MEMPG_CON_SYSMMU_S0_PMMU0_MFC_3,
    CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_MFC_3,
    CMU_MFC_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S0_PMMU0_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK,
    CMU_MFC_MEMPG_CON_SYSMMU_S0_PMMU1_MFC_3,
    CMU_MFC_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_MFC_3,
    CMU_MFC_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0,
    CMU_MFC_DBG_NFO_SYSMMU_S0_PMMU1_MFC_QCH_S0,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_VGEN_LITE_MFC_QCH,
    CMU_MFC_DBG_NFO_VGEN_LITE_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_ATB_MI_IT_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_ATB_MI_IT_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_LH_AXI_SI_ID_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_ID_MFC_QCH,
    CMU_MFC_PCH_CON_LH_AXI_SI_ID_MFC_PCH,
    CMU_MFC_DBG_NFO_LH_AXI_SI_ID_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
    CMU_MFC_MEMPG_CON_WFD_2,
    CMU_MFC_DBG_NFO_MEMPG_CON_WFD_2,
    CMU_MFC_QCH_CON_WFD_QCH,
    CMU_MFC_DBG_NFO_WFD_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_CMU_MFC_QCH,
    CMU_MFC_DBG_NFO_CMU_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_D_TZPC_MFC_QCH,
    CMU_MFC_DBG_NFO_D_TZPC_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_ECU_MFC_QCH,
    CMU_MFC_DBG_NFO_ECU_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_LH_INT_COMB_MFC_QCH,
    CMU_MFC_DBG_NFO_LH_INT_COMB_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_PPMU_D0_MFC_QCH,
    CMU_MFC_DBG_NFO_PPMU_D0_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_PPMU_D1_MFC_QCH,
    CMU_MFC_DBG_NFO_PPMU_D1_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_PPMU_D2_MFC_QCH,
    CMU_MFC_DBG_NFO_PPMU_D2_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_CLK_MFC_NOCP_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_CLK_MFC_NOCP_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
    CMU_MFC_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCP_QCH,
    CMU_MFC_DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCP_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_RET_IPCLKPORT_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_RET_IPCLKPORT_CLK,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_S2PC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_S2PC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_S2PC_MFC_QCH,
    CMU_MFC_DBG_NFO_S2PC_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
    CMU_MFC_QCH_CON_SLH_AXI_MI_P_MFC_QCH,
    CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_QCH,
    CMU_MFC_PCH_CON_SLH_AXI_MI_P_MFC_PCH,
    CMU_MFC_DBG_NFO_SLH_AXI_MI_P_MFC_PCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SPC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SPC_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_SPC_MFC_QCH,
    CMU_MFC_DBG_NFO_SPC_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
    CMU_MFC_QCH_CON_SYSREG_MFC_QCH,
    CMU_MFC_DBG_NFO_SYSREG_MFC_QCH,
    CMU_MFC_CLK_CON_GAT_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MFC_DBG_NFO_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MFD_SPARE0_SPARE,
    CMU_MFD_SPARE1_SPARE,
    CMU_MFD_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MFD_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MFD_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MFD_CLKOUT_CON_CMU_MFD_CLKOUT0,
    CMU_MFD_DBG_NFO_CMU_MFD_CLKOUT0,
    CMU_MFD_CLK_CON_DIV_CLK_MFD_NOCP,
    CMU_MFD_DBG_NFO_DIV_CLK_MFD_NOCP,
    CMU_MFD_PLL_CON0_MUX_CLKCMU_MFD_MFD_USER,
    CMU_MFD_PLL_CON1_MUX_CLKCMU_MFD_MFD_USER,
    CMU_MFD_DBG_NFO_MUX_CLKCMU_MFD_MFD_USER,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_AS_APB_RISC_MFD_IPCLKPORT_PCLKM,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_AS_APB_RISC_MFD_IPCLKPORT_PCLKM,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF0_MFC_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AST_MI_OTF0_MFC_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF0_MFC_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF1_MFC_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AST_MI_OTF1_MFC_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF1_MFC_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF2_MFC_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AST_MI_OTF2_MFC_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF2_MFC_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF3_MFC_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AST_MI_OTF3_MFC_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AST_MI_OTF3_MFC_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF0_MFD_MFC_QCH,
    CMU_MFD_PCH_CON_LH_AST_SI_OTF0_MFD_MFC_PCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF0_MFD_MFC_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF1_MFD_MFC_QCH,
    CMU_MFD_PCH_CON_LH_AST_SI_OTF1_MFD_MFC_PCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF1_MFD_MFC_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF2_MFD_MFC_QCH,
    CMU_MFD_PCH_CON_LH_AST_SI_OTF2_MFD_MFC_PCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF2_MFD_MFC_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF3_MFD_MFC_QCH,
    CMU_MFD_PCH_CON_LH_AST_SI_OTF3_MFD_MFC_PCH,
    CMU_MFD_DBG_NFO_LH_AST_SI_OTF3_MFD_MFC_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AXI_SI_D0_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D0_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AXI_SI_D0_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D0_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LH_AXI_SI_D1_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D1_MFD_QCH,
    CMU_MFD_PCH_CON_LH_AXI_SI_D1_MFD_PCH,
    CMU_MFD_DBG_NFO_LH_AXI_SI_D1_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LLCAID_D0_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LLCAID_D0_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LLCAID_D0_MFD_QCH,
    CMU_MFD_DBG_NFO_LLCAID_D0_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LLCAID_D1_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LLCAID_D1_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_LLCAID_D1_MFD_QCH,
    CMU_MFD_DBG_NFO_LLCAID_D1_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_MFD_IPCLKPORT_ACLK,
    CMU_MFD_MEMPG_CON_MFD_0,
    CMU_MFD_DBG_NFO_MEMPG_CON_MFD_0,
    CMU_MFD_MEMPG_CON_MFD_1,
    CMU_MFD_DBG_NFO_MEMPG_CON_MFD_1,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_MFD_IPCLKPORT_C2CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_MFD_IPCLKPORT_C2CLK,
    CMU_MFD_QCH_CON_MFD_QCH,
    CMU_MFD_DBG_NFO_MFD_QCH,
    CMU_MFD_QCH_CON_MFD_QCH_VOTF,
    CMU_MFD_DBG_NFO_MFD_QCH_VOTF,
    CMU_MFD_PCH_CON_MFD_PCH,
    CMU_MFD_DBG_NFO_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_RET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_RET_IPCLKPORT_CLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK,
    CMU_MFD_QCH_CON_SIU_G0_PPMU_MFD_QCH,
    CMU_MFD_DBG_NFO_SIU_G0_PPMU_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH,
    CMU_MFD_DBG_NFO_SLH_AST_SI_G_PPMU_MFD_QCH,
    CMU_MFD_PCH_CON_SLH_AST_SI_G_PPMU_MFD_PCH,
    CMU_MFD_DBG_NFO_SLH_AST_SI_G_PPMU_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AXI_MI_LP_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AXI_MI_LP_MFC_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_SLH_AXI_MI_LP_MFC_MFD_QCH,
    CMU_MFD_DBG_NFO_SLH_AXI_MI_LP_MFC_MFD_QCH,
    CMU_MFD_PCH_CON_SLH_AXI_MI_LP_MFC_MFD_PCH,
    CMU_MFD_DBG_NFO_SLH_AXI_MI_LP_MFC_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK,
    CMU_MFD_MEMPG_CON_SYSMMU_S0_MFD_2,
    CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_MFD_2,
    CMU_MFD_MEMPG_CON_SYSMMU_S0_MFD_3,
    CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_MFD_3,
    CMU_MFD_QCH_CON_SYSMMU_S0_MFD_QCH_S0,
    CMU_MFD_DBG_NFO_SYSMMU_S0_MFD_QCH_S0,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK,
    CMU_MFD_MEMPG_CON_SYSMMU_S0_PMMU0_MFD_2,
    CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_MFD_2,
    CMU_MFD_QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0,
    CMU_MFD_DBG_NFO_SYSMMU_S0_PMMU0_MFD_QCH_S0,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK,
    CMU_MFD_MEMPG_CON_SYSMMU_S0_PMMU1_MFD_2,
    CMU_MFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_MFD_2,
    CMU_MFD_QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0,
    CMU_MFD_DBG_NFO_SYSMMU_S0_PMMU1_MFD_QCH_S0,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_VGEN_LITE_MFD_QCH,
    CMU_MFD_DBG_NFO_VGEN_LITE_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_CMU_MFD_QCH,
    CMU_MFD_DBG_NFO_CMU_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_D_TZPC_MFD_QCH,
    CMU_MFD_DBG_NFO_D_TZPC_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_ECU_MFD_QCH,
    CMU_MFD_DBG_NFO_ECU_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_LH_INT_COMB_MFD_QCH,
    CMU_MFD_DBG_NFO_LH_INT_COMB_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_PPMU_D0_MFD_QCH,
    CMU_MFD_DBG_NFO_PPMU_D0_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_PPMU_D1_MFD_QCH,
    CMU_MFD_DBG_NFO_PPMU_D1_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_CLK_MFD_NOCP_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_CLK_MFD_NOCP_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK,
    CMU_MFD_QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCP_QCH,
    CMU_MFD_DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCP_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_RET_IPCLKPORT_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_RET_IPCLKPORT_CLK,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_S2PC_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_S2PC_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_S2PC_MFD_QCH,
    CMU_MFD_DBG_NFO_S2PC_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK,
    CMU_MFD_QCH_CON_SLH_AXI_MI_P_MFD_QCH,
    CMU_MFD_DBG_NFO_SLH_AXI_MI_P_MFD_QCH,
    CMU_MFD_PCH_CON_SLH_AXI_MI_P_MFD_PCH,
    CMU_MFD_DBG_NFO_SLH_AXI_MI_P_MFD_PCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SPC_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SPC_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_SPC_MFD_QCH,
    CMU_MFD_DBG_NFO_SPC_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK,
    CMU_MFD_QCH_CON_SYSREG_MFD_QCH,
    CMU_MFD_DBG_NFO_SYSREG_MFD_QCH,
    CMU_MFD_CLK_CON_GAT_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MFD_DBG_NFO_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF_SPARE0_SPARE,
    CMU_MIF_SPARE1_SPARE,
    CMU_MIF_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MIF_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MIF_QUEUE_CTRL_SFRQUEUE_APB,
    CMU_MIF_QUEUE0_ENTRY_SFRQUEUE_APB,
    CMU_MIF_QUEUE1_ENTRY_SFRQUEUE_APB,
    CMU_MIF_QUEUE2_ENTRY_SFRQUEUE_APB,
    CMU_MIF_QUEUE3_ENTRY_SFRQUEUE_APB,
    CMU_MIF_QUEUE4_ENTRY_SFRQUEUE_APB,
    CMU_MIF_QUEUE5_ENTRY_SFRQUEUE_APB,
    CMU_MIF_QUEUE6_ENTRY_SFRQUEUE_APB,
    CMU_MIF_QUEUE7_ENTRY_SFRQUEUE_APB,
    CMU_MIF_DDRPHY_MODE_CMU_PHY_CLKDIV,
    CMU_MIF_UNDEFINED_CMU_MIF_SHORTSTOP,
    CMU_MIF_PLL_CON0_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF_PLL_CON1_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF_PLL_CON2_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF_DBG_NFO_CLKMUX_MIF_DDRPHY2X,
    CMU_MIF_CLK_CON_GAT_CLK_MIF_SHORTSTOP,
    CMU_MIF_DBG_NFO_CLK_MIF_SHORTSTOP,
    CMU_MIF_UNDEFINED_CMU_CUSTOM_HCHGEN_CLKMUX_DUALRAIL,
    CMU_MIF_CLKOUT_CON_CMU_MIF_CLKOUT0,
    CMU_MIF_DBG_NFO_CMU_MIF_CLKOUT0,
    CMU_MIF_DMYQCH_CON_CMU_MIF_CMUREF_QCH,
    CMU_MIF_DBG_NFO_CMU_MIF_CMUREF_QCH,
    CMU_MIF_CLK_CON_DIV_CLK_MIF_NOCD,
    CMU_MIF_DBG_NFO_DIV_CLK_MIF_NOCD,
    CMU_MIF_CLK_CON_DIV_CLK_MIF_OSCCLK,
    CMU_MIF_DBG_NFO_DIV_CLK_MIF_OSCCLK,
    CMU_MIF_DMYQCH_CON_MIF_OSCCLK,
    CMU_MIF_DBG_NFO_MIF_OSCCLK,
    CMU_MIF_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF_DBG_NFO_MUX_CLKCMU_MIF_NOCP_USER,
    CMU_MIF_CLK_CON_MUX_MIF_CMUREF,
    CMU_MIF_DBG_NFO_MUX_MIF_CMUREF,
    CMU_MIF_PLL_CON3_PLL_MIF_MAIN,
    CMU_MIF_PLL_CON6_PLL_MIF_MAIN,
    CMU_MIF_PLL_CON7_PLL_MIF_MAIN,
    CMU_MIF_PLL_CON4_PLL_MIF_MAIN,
    CMU_MIF_PLL_CON9_PLL_MIF_MAIN,
    CMU_MIF_PLL_CON0_PLL_MIF_MAIN,
    CMU_MIF_PLL_LOCKTIME_PLL_MIF_MAIN,
    CMU_MIF_PLL_CON1_PLL_MIF_MAIN,
    CMU_MIF_PLL_CON2_PLL_MIF_MAIN,
    CMU_MIF_PLL_LOCKTIME_REG_PLL_MIF_MAIN,
    CMU_MIF_DBG_NFO_PLL_MIF_MAIN,
    CMU_MIF_PLL_CON3_PLL_MIF_SUB,
    CMU_MIF_PLL_CON6_PLL_MIF_SUB,
    CMU_MIF_PLL_CON7_PLL_MIF_SUB,
    CMU_MIF_PLL_CON4_PLL_MIF_SUB,
    CMU_MIF_PLL_CON9_PLL_MIF_SUB,
    CMU_MIF_PLL_CON0_PLL_MIF_SUB,
    CMU_MIF_PLL_LOCKTIME_PLL_MIF_SUB,
    CMU_MIF_PLL_CON1_PLL_MIF_SUB,
    CMU_MIF_PLL_CON2_PLL_MIF_SUB,
    CMU_MIF_PLL_LOCKTIME_REG_PLL_MIF_SUB,
    CMU_MIF_DBG_NFO_PLL_MIF_SUB,
    CMU_MIF_QCH_CON_DMC_QCH,
    CMU_MIF_DBG_NFO_DMC_QCH,
    CMU_MIF_QCH_CON_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_QCH,
    CMU_MIF_PCH_CON_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF_DBG_NFO_SLH_AST_SI_G_PPMU_MIF_PCH,
    CMU_MIF_QCH_CON_CMU_MIF_QCH,
    CMU_MIF_DBG_NFO_CMU_MIF_QCH,
    CMU_MIF_QCH_CON_D_TZPC_MIF_QCH,
    CMU_MIF_DBG_NFO_D_TZPC_MIF_QCH,
    CMU_MIF_QCH_CON_ECU_MIF_QCH,
    CMU_MIF_DBG_NFO_ECU_MIF_QCH,
    CMU_MIF_QCH_CON_LH_INT_COMB_MIF_QCH,
    CMU_MIF_DBG_NFO_LH_INT_COMB_MIF_QCH,
    CMU_MIF_QCH_CON_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF_DBG_NFO_QCH_ADAPTER_DDRPHY_QCH,
    CMU_MIF_QCH_CON_QCH_ADAPTER_DMC_QCH,
    CMU_MIF_DBG_NFO_QCH_ADAPTER_DMC_QCH,
    CMU_MIF_QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF_DBG_NFO_QCH_ADAPTER_PPC_DEBUG_QCH,
    CMU_MIF_QCH_CON_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF_DBG_NFO_SLH_AXI_MI_P_MIF_QCH,
    CMU_MIF_PCH_CON_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF_DBG_NFO_SLH_AXI_MI_P_MIF_PCH,
    CMU_MIF_QCH_CON_SPC_MIF_QCH,
    CMU_MIF_DBG_NFO_SPC_MIF_QCH,
    CMU_MIF_QCH_CON_SYSREG_MIF_QCH,
    CMU_MIF_DBG_NFO_SYSREG_MIF_QCH,
    CMU_MIF_QCH_CON_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF_DBG_NFO_SYSREG_PRIVATE_MIF_QCH,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK,
    CMU_MIF_CLK_CON_GAT_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MIF_DBG_NFO_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_S2D_DMC_PAUSE_CMU_S2D_PAUSE_S2D,
    CMU_S2D_DDRPHY_MODE_S2D_CMU_S2D_PHY_CLKDIV,
    CMU_S2D_SPARE0_SPARE,
    CMU_S2D_SPARE1_SPARE,
    CMU_S2D_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_S2D_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_S2D_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_S2D_CLK_CON_CLKBUF_S2D_SCLK,
    CMU_S2D_DBG_NFO_CLKBUF_S2D_SCLK,
    CMU_S2D_PLL_CON0_CLKMUX_MIF_DDRPHY2X_S2D,
    CMU_S2D_PLL_CON1_CLKMUX_MIF_DDRPHY2X_S2D,
    CMU_S2D_DBG_NFO_CLKMUX_MIF_DDRPHY2X_S2D,
    CMU_S2D_CLK_CON_GAT_CLK_SHS__CLK_MIF_SHORTSTOP_S2D,
    CMU_S2D_DBG_NFO_CLK_SHS__CLK_MIF_SHORTSTOP_S2D,
    CMU_S2D_CLK_CON_DIV_CLK_MIF_NOCD_S2D,
    CMU_S2D_DBG_NFO_DIV_CLK_MIF_NOCD_S2D,
    CMU_S2D_CLK_CON_MUX_CLK_S2D_CORE,
    CMU_S2D_DBG_NFO_MUX_CLK_S2D_CORE,
    CMU_S2D_PLL_CON3_PLL_MIF_S2D,
    CMU_S2D_PLL_CON6_PLL_MIF_S2D,
    CMU_S2D_PLL_CON7_PLL_MIF_S2D,
    CMU_S2D_PLL_CON4_PLL_MIF_S2D,
    CMU_S2D_PLL_CON9_PLL_MIF_S2D,
    CMU_S2D_PLL_CON0_PLL_MIF_S2D,
    CMU_S2D_PLL_LOCKTIME_PLL_MIF_S2D,
    CMU_S2D_PLL_CON1_PLL_MIF_S2D,
    CMU_S2D_PLL_CON2_PLL_MIF_S2D,
    CMU_S2D_PLL_LOCKTIME_REG_PLL_MIF_S2D,
    CMU_S2D_DBG_NFO_PLL_MIF_S2D,
    CMU_S2D_UNDEFINED_PLL_MIF_S2D,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK,
    CMU_S2D_QCH_CON_CMU_S2D_QCH,
    CMU_S2D_DBG_NFO_CMU_S2D_QCH,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK,
    CMU_S2D_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,
    CMU_S2D_DBG_NFO_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,
    CMU_S2D_PCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_PCH,
    CMU_S2D_DBG_NFO_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_PCH,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
    CMU_S2D_DMYQCH_CON_BIS_S2D_QCH,
    CMU_S2D_DBG_NFO_BIS_S2D_QCH,
    CMU_S2D_CLK_CON_GAT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
    CMU_S2D_DBG_NFO_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
    CMU_MLSC_SPARE0_SPARE,
    CMU_MLSC_SPARE1_SPARE,
    CMU_MLSC_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MLSC_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MLSC_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MLSC_CLKOUT_CON_CMU_MLSC_CLKOUT0,
    CMU_MLSC_DBG_NFO_CMU_MLSC_CLKOUT0,
    CMU_MLSC_CLK_CON_DIV_CLK_MLSC_NOCP,
    CMU_MLSC_DBG_NFO_DIV_CLK_MLSC_NOCP,
    CMU_MLSC_PLL_CON0_MUX_CLKCMU_MLSC_NOC_USER,
    CMU_MLSC_PLL_CON1_MUX_CLKCMU_MLSC_NOC_USER,
    CMU_MLSC_DBG_NFO_MUX_CLKCMU_MLSC_NOC_USER,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_AD_APB_C0_MLSC_IPCLKPORT_PCLKM,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_AD_APB_C0_MLSC_IPCLKPORT_PCLKM,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_LH_ACEL_SI_D0_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_LH_ACEL_SI_D0_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_LH_ACEL_SI_D0_MLSC_QCH,
    CMU_MLSC_DBG_NFO_LH_ACEL_SI_D0_MLSC_QCH,
    CMU_MLSC_PCH_CON_LH_ACEL_SI_D0_MLSC_PCH,
    CMU_MLSC_DBG_NFO_LH_ACEL_SI_D0_MLSC_PCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_LH_ACEL_SI_D1_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_LH_ACEL_SI_D1_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_LH_ACEL_SI_D1_MLSC_QCH,
    CMU_MLSC_DBG_NFO_LH_ACEL_SI_D1_MLSC_QCH,
    CMU_MLSC_PCH_CON_LH_ACEL_SI_D1_MLSC_PCH,
    CMU_MLSC_DBG_NFO_LH_ACEL_SI_D1_MLSC_PCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_LH_AST_MI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_LH_AST_MI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_LH_AST_MI_OTF0_CSIS_MLSC_QCH,
    CMU_MLSC_DBG_NFO_LH_AST_MI_OTF0_CSIS_MLSC_QCH,
    CMU_MLSC_PCH_CON_LH_AST_MI_OTF0_CSIS_MLSC_PCH,
    CMU_MLSC_DBG_NFO_LH_AST_MI_OTF0_CSIS_MLSC_PCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_LH_AST_MI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_LH_AST_MI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_LH_AST_MI_OTF1_CSIS_MLSC_QCH,
    CMU_MLSC_DBG_NFO_LH_AST_MI_OTF1_CSIS_MLSC_QCH,
    CMU_MLSC_PCH_CON_LH_AST_MI_OTF1_CSIS_MLSC_PCH,
    CMU_MLSC_DBG_NFO_LH_AST_MI_OTF1_CSIS_MLSC_PCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_LH_AST_MI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_LH_AST_MI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_LH_AST_MI_OTF2_CSIS_MLSC_QCH,
    CMU_MLSC_DBG_NFO_LH_AST_MI_OTF2_CSIS_MLSC_QCH,
    CMU_MLSC_PCH_CON_LH_AST_MI_OTF2_CSIS_MLSC_PCH,
    CMU_MLSC_DBG_NFO_LH_AST_MI_OTF2_CSIS_MLSC_PCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_LH_AST_MI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_LH_AST_MI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_LH_AST_MI_OTF3_CSIS_MLSC_QCH,
    CMU_MLSC_DBG_NFO_LH_AST_MI_OTF3_CSIS_MLSC_QCH,
    CMU_MLSC_PCH_CON_LH_AST_MI_OTF3_CSIS_MLSC_PCH,
    CMU_MLSC_DBG_NFO_LH_AST_MI_OTF3_CSIS_MLSC_PCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_LLCAID_D0_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_LLCAID_D0_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_LLCAID_D0_MLSC_QCH,
    CMU_MLSC_DBG_NFO_LLCAID_D0_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_LLCAID_D1_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_LLCAID_D1_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_LLCAID_D1_MLSC_QCH,
    CMU_MLSC_DBG_NFO_LLCAID_D1_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_MEMPG_CON_MLSC_0,
    CMU_MLSC_DBG_NFO_MEMPG_CON_MLSC_0,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_R0,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_R0,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W0,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W0,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W1,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W1,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W2,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W2,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W3,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W3,
    CMU_MLSC_QCH_CON_MLSC_QCH,
    CMU_MLSC_DBG_NFO_MLSC_QCH,
    CMU_MLSC_QCH_CON_MLSC_QCH_VOTF_R0,
    CMU_MLSC_DBG_NFO_MLSC_QCH_VOTF_R0,
    CMU_MLSC_QCH_CON_MLSC_QCH_VOTF_W0,
    CMU_MLSC_DBG_NFO_MLSC_QCH_VOTF_W0,
    CMU_MLSC_QCH_CON_MLSC_QCH_VOTF_W1,
    CMU_MLSC_DBG_NFO_MLSC_QCH_VOTF_W1,
    CMU_MLSC_QCH_CON_MLSC_QCH_VOTF_W2,
    CMU_MLSC_DBG_NFO_MLSC_QCH_VOTF_W2,
    CMU_MLSC_QCH_CON_MLSC_QCH_VOTF_W3,
    CMU_MLSC_DBG_NFO_MLSC_QCH_VOTF_W3,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCD_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCD_IPCLKPORT_CLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCD_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCD_IPCLKPORT_CLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_SIU_G_PPMU_MLSC_IPCLKPORT_I_ACLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_SIU_G_PPMU_MLSC_IPCLKPORT_I_ACLK,
    CMU_MLSC_QCH_CON_SIU_G_PPMU_MLSC_QCH,
    CMU_MLSC_DBG_NFO_SIU_G_PPMU_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_SLH_AST_SI_G_PPMU_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_SLH_AST_SI_G_PPMU_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_SLH_AST_SI_G_PPMU_MLSC_QCH,
    CMU_MLSC_DBG_NFO_SLH_AST_SI_G_PPMU_MLSC_QCH,
    CMU_MLSC_PCH_CON_SLH_AST_SI_G_PPMU_MLSC_PCH,
    CMU_MLSC_DBG_NFO_SLH_AST_SI_G_PPMU_MLSC_PCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_SYSMMU_S0_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_SYSMMU_S0_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_MEMPG_CON_SYSMMU_S0_MLSC_1,
    CMU_MLSC_DBG_NFO_MEMPG_CON_SYSMMU_S0_MLSC_1,
    CMU_MLSC_QCH_CON_SYSMMU_S0_MLSC_QCH_S0,
    CMU_MLSC_DBG_NFO_SYSMMU_S0_MLSC_QCH_S0,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_SYSMMU_S0_PMMU0_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_SYSMMU_S0_PMMU0_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_SYSMMU_S0_PMMU0_MLSC_QCH_S0,
    CMU_MLSC_DBG_NFO_SYSMMU_S0_PMMU0_MLSC_QCH_S0,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_SYSMMU_S0_PMMU1_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_SYSMMU_S0_PMMU1_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_SYSMMU_S0_PMMU1_MLSC_QCH_S0,
    CMU_MLSC_DBG_NFO_SYSMMU_S0_PMMU1_MLSC_QCH_S0,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_US_AXI_D00_MLSC_IPCLKPORT_MAINCLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_US_AXI_D00_MLSC_IPCLKPORT_MAINCLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D0_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D0_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D0_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D0_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D10_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D10_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D10_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D10_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D11_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D11_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D11_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D11_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D12_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D12_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D12_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D12_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D13_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D13_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D13_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D13_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D14_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D14_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D14_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D14_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D15_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D15_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D15_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D15_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D16_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D16_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D16_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D16_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D17_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D17_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D17_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D17_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D18_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D18_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D18_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D18_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D19_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D19_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D19_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D19_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D1_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D1_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D1_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D1_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D2_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D2_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D2_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D2_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D3_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D3_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D3_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D3_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D4_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D4_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D4_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D4_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D5_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D5_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D5_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D5_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D6_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D6_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D6_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D6_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D7_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D7_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D7_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D7_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D8_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D8_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D8_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D8_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_D9_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_D9_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_D9_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_D9_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_VGEN_LITE_G_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_VGEN_LITE_G_MLSC_IPCLKPORT_CLK,
    CMU_MLSC_QCH_CON_VGEN_LITE_G_MLSC_QCH,
    CMU_MLSC_DBG_NFO_VGEN_LITE_G_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_XIU_D00_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_XIU_D00_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_XIU_D0_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_XIU_D0_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_XIU_D1_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_XIU_D1_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_XIU_MMU_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_XIU_MMU_MLSC_IPCLKPORT_ACLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_CMU_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_CMU_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_QCH_CON_CMU_MLSC_QCH,
    CMU_MLSC_DBG_NFO_CMU_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_D_TZPC_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_D_TZPC_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_QCH_CON_D_TZPC_MLSC_QCH,
    CMU_MLSC_DBG_NFO_D_TZPC_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_LH_INT_COMB_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_LH_INT_COMB_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_QCH_CON_LH_INT_COMB_MLSC_QCH,
    CMU_MLSC_DBG_NFO_LH_INT_COMB_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_QCH_CON_PPMU_D0_MLSC_QCH,
    CMU_MLSC_DBG_NFO_PPMU_D0_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_QCH_CON_PPMU_D1_MLSC_QCH,
    CMU_MLSC_DBG_NFO_PPMU_D1_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCP_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCP_IPCLKPORT_CLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCP_IPCLKPORT_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCP_IPCLKPORT_CLK,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_S2PC_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_S2PC_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_QCH_CON_S2PC_MLSC_QCH,
    CMU_MLSC_DBG_NFO_S2PC_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_SLH_AXI_MI_P_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_SLH_AXI_MI_P_MLSC_IPCLKPORT_I_CLK,
    CMU_MLSC_QCH_CON_SLH_AXI_MI_P_MLSC_QCH,
    CMU_MLSC_DBG_NFO_SLH_AXI_MI_P_MLSC_QCH,
    CMU_MLSC_PCH_CON_SLH_AXI_MI_P_MLSC_PCH,
    CMU_MLSC_DBG_NFO_SLH_AXI_MI_P_MLSC_PCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_SPC_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_SPC_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_QCH_CON_SPC_MLSC_QCH,
    CMU_MLSC_DBG_NFO_SPC_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_SYSREG_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_SYSREG_MLSC_IPCLKPORT_PCLK,
    CMU_MLSC_QCH_CON_SYSREG_MLSC_QCH,
    CMU_MLSC_DBG_NFO_SYSREG_MLSC_QCH,
    CMU_MLSC_CLK_CON_GAT_BLK_MLSC_UID_BLK_MLSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MLSC_DBG_NFO_BLK_MLSC_UID_BLK_MLSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MSNR_SPARE0_SPARE,
    CMU_MSNR_SPARE1_SPARE,
    CMU_MSNR_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MSNR_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MSNR_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MSNR_CLKOUT_CON_CMU_MSNR_CLKOUT0,
    CMU_MSNR_DBG_NFO_CMU_MSNR_CLKOUT0,
    CMU_MSNR_CLK_CON_DIV_CLK_MSNR_NOCP,
    CMU_MSNR_DBG_NFO_DIV_CLK_MSNR_NOCP,
    CMU_MSNR_PLL_CON0_MUX_CLKCMU_MSNR_NOC_USER,
    CMU_MSNR_PLL_CON1_MUX_CLKCMU_MSNR_NOC_USER,
    CMU_MSNR_DBG_NFO_MUX_CLKCMU_MSNR_NOC_USER,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_AD_APB_MSNR_IPCLKPORT_PCLKM,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_AD_APB_MSNR_IPCLKPORT_PCLKM,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_AST_MI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_AST_MI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_LH_AST_MI_OTF0_MTNR_MSNR_QCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF0_MTNR_MSNR_QCH,
    CMU_MSNR_PCH_CON_LH_AST_MI_OTF0_MTNR_MSNR_PCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF0_MTNR_MSNR_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_AST_MI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_AST_MI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_LH_AST_MI_OTF1_MTNR_MSNR_QCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF1_MTNR_MSNR_QCH,
    CMU_MSNR_PCH_CON_LH_AST_MI_OTF1_MTNR_MSNR_PCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF1_MTNR_MSNR_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_AST_MI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_AST_MI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_LH_AST_MI_OTF2_MTNR_MSNR_QCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF2_MTNR_MSNR_QCH,
    CMU_MSNR_PCH_CON_LH_AST_MI_OTF2_MTNR_MSNR_PCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF2_MTNR_MSNR_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_AST_MI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_AST_MI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_LH_AST_MI_OTF3_MTNR_MSNR_QCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF3_MTNR_MSNR_QCH,
    CMU_MSNR_PCH_CON_LH_AST_MI_OTF3_MTNR_MSNR_PCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF3_MTNR_MSNR_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_AST_MI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_AST_MI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_LH_AST_MI_OTF_MCSC_MSNR_QCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF_MCSC_MSNR_QCH,
    CMU_MSNR_PCH_CON_LH_AST_MI_OTF_MCSC_MSNR_PCH,
    CMU_MSNR_DBG_NFO_LH_AST_MI_OTF_MCSC_MSNR_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_LH_AST_SI_OTF_MSNR_MCSC_QCH,
    CMU_MSNR_DBG_NFO_LH_AST_SI_OTF_MSNR_MCSC_QCH,
    CMU_MSNR_PCH_CON_LH_AST_SI_OTF_MSNR_MCSC_PCH,
    CMU_MSNR_DBG_NFO_LH_AST_SI_OTF_MSNR_MCSC_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_LH_AST_SI_OTF_MSNR_YUVP_QCH,
    CMU_MSNR_DBG_NFO_LH_AST_SI_OTF_MSNR_YUVP_QCH,
    CMU_MSNR_PCH_CON_LH_AST_SI_OTF_MSNR_YUVP_PCH,
    CMU_MSNR_DBG_NFO_LH_AST_SI_OTF_MSNR_YUVP_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_AXI_SI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_AXI_SI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_LH_AXI_SI_LD0_MSNR_YUVP_QCH,
    CMU_MSNR_DBG_NFO_LH_AXI_SI_LD0_MSNR_YUVP_QCH,
    CMU_MSNR_PCH_CON_LH_AXI_SI_LD0_MSNR_YUVP_PCH,
    CMU_MSNR_DBG_NFO_LH_AXI_SI_LD0_MSNR_YUVP_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_AXI_SI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_AXI_SI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_LH_AXI_SI_LD1_MSNR_YUVP_QCH,
    CMU_MSNR_DBG_NFO_LH_AXI_SI_LD1_MSNR_YUVP_QCH,
    CMU_MSNR_PCH_CON_LH_AXI_SI_LD1_MSNR_YUVP_PCH,
    CMU_MSNR_DBG_NFO_LH_AXI_SI_LD1_MSNR_YUVP_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_MSNR_IPCLKPORT_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_MSNR_IPCLKPORT_CLK,
    CMU_MSNR_MEMPG_CON_MSNR_0,
    CMU_MSNR_DBG_NFO_MEMPG_CON_MSNR_0,
    CMU_MSNR_MEMPG_CON_MSNR_1,
    CMU_MSNR_DBG_NFO_MEMPG_CON_MSNR_1,
    CMU_MSNR_QCH_CON_MSNR_QCH,
    CMU_MSNR_DBG_NFO_MSNR_QCH,
    CMU_MSNR_PCH_CON_MSNR_PCH,
    CMU_MSNR_DBG_NFO_MSNR_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCD_IPCLKPORT_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCD_IPCLKPORT_CLK,
    CMU_MSNR_QCH_CON_RSTNSYNC_CLK_MSNR_NOCD_QCH,
    CMU_MSNR_DBG_NFO_RSTNSYNC_CLK_MSNR_NOCD_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_IPCLKPORT_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_IPCLKPORT_CLK,
    CMU_MSNR_QCH_CON_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH,
    CMU_MSNR_DBG_NFO_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_RET_IPCLKPORT_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_RET_IPCLKPORT_CLK,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_VGEN_LITE_MSNR_IPCLKPORT_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_VGEN_LITE_MSNR_IPCLKPORT_CLK,
    CMU_MSNR_QCH_CON_VGEN_LITE_MSNR_QCH,
    CMU_MSNR_DBG_NFO_VGEN_LITE_MSNR_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_CMU_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_CMU_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_QCH_CON_CMU_MSNR_QCH,
    CMU_MSNR_DBG_NFO_CMU_MSNR_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_D_TZPC_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_D_TZPC_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_QCH_CON_D_TZPC_MSNR_QCH,
    CMU_MSNR_DBG_NFO_D_TZPC_MSNR_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_ECU_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_ECU_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_QCH_CON_ECU_MSNR_QCH,
    CMU_MSNR_DBG_NFO_ECU_MSNR_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_LH_INT_COMB_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_LH_INT_COMB_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_QCH_CON_LH_INT_COMB_MSNR_QCH,
    CMU_MSNR_DBG_NFO_LH_INT_COMB_MSNR_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCP_IPCLKPORT_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCP_IPCLKPORT_CLK,
    CMU_MSNR_QCH_CON_RSTNSYNC_CLK_MSNR_NOCP_QCH,
    CMU_MSNR_DBG_NFO_RSTNSYNC_CLK_MSNR_NOCP_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_IPCLKPORT_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_IPCLKPORT_CLK,
    CMU_MSNR_QCH_CON_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH,
    CMU_MSNR_DBG_NFO_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_RET_IPCLKPORT_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_RET_IPCLKPORT_CLK,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_S2PC_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_S2PC_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_QCH_CON_S2PC_MSNR_QCH,
    CMU_MSNR_DBG_NFO_S2PC_MSNR_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_SLH_AXI_MI_P_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_SLH_AXI_MI_P_MSNR_IPCLKPORT_I_CLK,
    CMU_MSNR_QCH_CON_SLH_AXI_MI_P_MSNR_QCH,
    CMU_MSNR_DBG_NFO_SLH_AXI_MI_P_MSNR_QCH,
    CMU_MSNR_PCH_CON_SLH_AXI_MI_P_MSNR_PCH,
    CMU_MSNR_DBG_NFO_SLH_AXI_MI_P_MSNR_PCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_SPC_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_SPC_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_QCH_CON_SPC_MSNR_QCH,
    CMU_MSNR_DBG_NFO_SPC_MSNR_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_SYSREG_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_SYSREG_MSNR_IPCLKPORT_PCLK,
    CMU_MSNR_QCH_CON_SYSREG_MSNR_QCH,
    CMU_MSNR_DBG_NFO_SYSREG_MSNR_QCH,
    CMU_MSNR_CLK_CON_GAT_BLK_MSNR_UID_BLK_MSNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MSNR_DBG_NFO_BLK_MSNR_UID_BLK_MSNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MTNR_SPARE0_SPARE,
    CMU_MTNR_SPARE1_SPARE,
    CMU_MTNR_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MTNR_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MTNR_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_MTNR_CLKOUT_CON_CMU_MTNR_CLKOUT0,
    CMU_MTNR_DBG_NFO_CMU_MTNR_CLKOUT0,
    CMU_MTNR_CLK_CON_DIV_CLK_MTNR_NOCP,
    CMU_MTNR_DBG_NFO_DIV_CLK_MTNR_NOCP,
    CMU_MTNR_PLL_CON0_MUX_CLKCMU_MTNR_NOC_USER,
    CMU_MTNR_PLL_CON1_MUX_CLKCMU_MTNR_NOC_USER,
    CMU_MTNR_DBG_NFO_MUX_CLKCMU_MTNR_NOC_USER,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_AD_APB_MTNR_IPCLKPORT_PCLKM,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_AD_APB_MTNR_IPCLKPORT_PCLKM,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_ACEL_SI_D0_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_ACEL_SI_D0_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_ACEL_SI_D0_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LH_ACEL_SI_D0_MTNR_QCH,
    CMU_MTNR_PCH_CON_LH_ACEL_SI_D0_MTNR_PCH,
    CMU_MTNR_DBG_NFO_LH_ACEL_SI_D0_MTNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_ACEL_SI_D1_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_ACEL_SI_D1_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_ACEL_SI_D1_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LH_ACEL_SI_D1_MTNR_QCH,
    CMU_MTNR_PCH_CON_LH_ACEL_SI_D1_MTNR_PCH,
    CMU_MTNR_DBG_NFO_LH_ACEL_SI_D1_MTNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AST_MI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AST_MI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AST_MI_OTF_DLFE_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LH_AST_MI_OTF_DLFE_MTNR_QCH,
    CMU_MTNR_PCH_CON_LH_AST_MI_OTF_DLFE_MTNR_PCH,
    CMU_MTNR_DBG_NFO_LH_AST_MI_OTF_DLFE_MTNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AST_SI_OTF0_MTNR_DLFE_QCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF0_MTNR_DLFE_QCH,
    CMU_MTNR_PCH_CON_LH_AST_SI_OTF0_MTNR_DLFE_PCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF0_MTNR_DLFE_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AST_SI_OTF0_MTNR_MSNR_QCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF0_MTNR_MSNR_QCH,
    CMU_MTNR_PCH_CON_LH_AST_SI_OTF0_MTNR_MSNR_PCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF0_MTNR_MSNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AST_SI_OTF1_MTNR_DLFE_QCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF1_MTNR_DLFE_QCH,
    CMU_MTNR_PCH_CON_LH_AST_SI_OTF1_MTNR_DLFE_PCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF1_MTNR_DLFE_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AST_SI_OTF1_MTNR_MSNR_QCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF1_MTNR_MSNR_QCH,
    CMU_MTNR_PCH_CON_LH_AST_SI_OTF1_MTNR_MSNR_PCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF1_MTNR_MSNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AST_SI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AST_SI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AST_SI_OTF2_MTNR_MSNR_QCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF2_MTNR_MSNR_QCH,
    CMU_MTNR_PCH_CON_LH_AST_SI_OTF2_MTNR_MSNR_PCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF2_MTNR_MSNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AST_SI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AST_SI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AST_SI_OTF3_MTNR_MSNR_QCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF3_MTNR_MSNR_QCH,
    CMU_MTNR_PCH_CON_LH_AST_SI_OTF3_MTNR_MSNR_PCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF3_MTNR_MSNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AST_SI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AST_SI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AST_SI_OTF_MTNR_MCSC_QCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF_MTNR_MCSC_QCH,
    CMU_MTNR_PCH_CON_LH_AST_SI_OTF_MTNR_MCSC_PCH,
    CMU_MTNR_DBG_NFO_LH_AST_SI_OTF_MTNR_MCSC_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AXI_MI_LD_DLFE_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AXI_MI_LD_DLFE_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AXI_MI_LD_DLFE_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LH_AXI_MI_LD_DLFE_MTNR_QCH,
    CMU_MTNR_PCH_CON_LH_AXI_MI_LD_DLFE_MTNR_PCH,
    CMU_MTNR_DBG_NFO_LH_AXI_MI_LD_DLFE_MTNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AXI_SI_D2_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AXI_SI_D2_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AXI_SI_D2_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LH_AXI_SI_D2_MTNR_QCH,
    CMU_MTNR_PCH_CON_LH_AXI_SI_D2_MTNR_PCH,
    CMU_MTNR_DBG_NFO_LH_AXI_SI_D2_MTNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_AXI_SI_D3_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_AXI_SI_D3_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LH_AXI_SI_D3_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LH_AXI_SI_D3_MTNR_QCH,
    CMU_MTNR_PCH_CON_LH_AXI_SI_D3_MTNR_PCH,
    CMU_MTNR_DBG_NFO_LH_AXI_SI_D3_MTNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LLCAID_D0_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LLCAID_D0_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LLCAID_D0_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LLCAID_D0_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LLCAID_D1_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LLCAID_D1_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LLCAID_D1_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LLCAID_D1_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LLCAID_D2_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LLCAID_D2_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LLCAID_D2_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LLCAID_D2_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LLCAID_D3_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LLCAID_D3_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_LLCAID_D3_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LLCAID_D3_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_MEMPG_CON_MTNR_0,
    CMU_MTNR_DBG_NFO_MEMPG_CON_MTNR_0,
    CMU_MTNR_MEMPG_CON_MTNR_1,
    CMU_MTNR_DBG_NFO_MEMPG_CON_MTNR_1,
    CMU_MTNR_QCH_CON_MTNR_QCH,
    CMU_MTNR_DBG_NFO_MTNR_QCH,
    CMU_MTNR_PCH_CON_MTNR_PCH,
    CMU_MTNR_DBG_NFO_MTNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCD_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCD_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_RSTNSYNC_CLK_MTNR_NOCD_QCH,
    CMU_MTNR_DBG_NFO_RSTNSYNC_CLK_MTNR_NOCD_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH,
    CMU_MTNR_DBG_NFO_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_RET_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_RET_IPCLKPORT_CLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SIU_G_PPMU_MTNR_IPCLKPORT_I_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SIU_G_PPMU_MTNR_IPCLKPORT_I_ACLK,
    CMU_MTNR_QCH_CON_SIU_G_PPMU_MTNR_QCH,
    CMU_MTNR_DBG_NFO_SIU_G_PPMU_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SLH_AST_SI_G_PPMU_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SLH_AST_SI_G_PPMU_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_SLH_AST_SI_G_PPMU_MTNR_QCH,
    CMU_MTNR_DBG_NFO_SLH_AST_SI_G_PPMU_MTNR_QCH,
    CMU_MTNR_PCH_CON_SLH_AST_SI_G_PPMU_MTNR_PCH,
    CMU_MTNR_DBG_NFO_SLH_AST_SI_G_PPMU_MTNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SYSMMU_S0_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SYSMMU_S0_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_MEMPG_CON_SYSMMU_S0_MTNR_2,
    CMU_MTNR_DBG_NFO_MEMPG_CON_SYSMMU_S0_MTNR_2,
    CMU_MTNR_MEMPG_CON_SYSMMU_S0_MTNR_3,
    CMU_MTNR_DBG_NFO_MEMPG_CON_SYSMMU_S0_MTNR_3,
    CMU_MTNR_QCH_CON_SYSMMU_S0_MTNR_QCH_S0,
    CMU_MTNR_DBG_NFO_SYSMMU_S0_MTNR_QCH_S0,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SYSMMU_S0_PMMU0_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SYSMMU_S0_PMMU0_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_SYSMMU_S0_PMMU0_MTNR_QCH_S0,
    CMU_MTNR_DBG_NFO_SYSMMU_S0_PMMU0_MTNR_QCH_S0,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SYSMMU_S0_PMMU1_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SYSMMU_S0_PMMU1_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_SYSMMU_S0_PMMU1_MTNR_QCH_S0,
    CMU_MTNR_DBG_NFO_SYSMMU_S0_PMMU1_MTNR_QCH_S0,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SYSMMU_S0_PMMU2_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SYSMMU_S0_PMMU2_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_SYSMMU_S0_PMMU2_MTNR_QCH_S0,
    CMU_MTNR_DBG_NFO_SYSMMU_S0_PMMU2_MTNR_QCH_S0,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SYSMMU_S0_PMMU3_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SYSMMU_S0_PMMU3_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_SYSMMU_S0_PMMU3_MTNR_QCH_S0,
    CMU_MTNR_DBG_NFO_SYSMMU_S0_PMMU3_MTNR_QCH_S0,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_VGEN_LITE_D0_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_VGEN_LITE_D0_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_VGEN_LITE_D0_MTNR_QCH,
    CMU_MTNR_DBG_NFO_VGEN_LITE_D0_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_VGEN_LITE_D1_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_VGEN_LITE_D1_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_VGEN_LITE_D1_MTNR_QCH,
    CMU_MTNR_DBG_NFO_VGEN_LITE_D1_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_VGEN_LITE_D2_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_VGEN_LITE_D2_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_VGEN_LITE_D2_MTNR_QCH,
    CMU_MTNR_DBG_NFO_VGEN_LITE_D2_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_VGEN_LITE_D3_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_VGEN_LITE_D3_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_VGEN_LITE_D3_MTNR_QCH,
    CMU_MTNR_DBG_NFO_VGEN_LITE_D3_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_VGEN_LITE_D4_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_VGEN_LITE_D4_MTNR_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_VGEN_LITE_D4_MTNR_QCH,
    CMU_MTNR_DBG_NFO_VGEN_LITE_D4_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_XIU_D01_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_XIU_D01_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_XIU_D02_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_XIU_D02_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_XIU_D03_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_XIU_D03_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_XIU_D04_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_XIU_D04_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_XIU_D0_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_XIU_D0_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_XIU_D1_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_XIU_D1_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_XIU_D2_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_XIU_D2_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_XIU_D3_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_XIU_D3_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_XIU_MMU_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_XIU_MMU_MTNR_IPCLKPORT_ACLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_CMU_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_CMU_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_CMU_MTNR_QCH,
    CMU_MTNR_DBG_NFO_CMU_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_D_TZPC_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_D_TZPC_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_D_TZPC_MTNR_QCH,
    CMU_MTNR_DBG_NFO_D_TZPC_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_ECU_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_ECU_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_ECU_MTNR_QCH,
    CMU_MTNR_DBG_NFO_ECU_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_LH_INT_COMB_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_LH_INT_COMB_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_LH_INT_COMB_MTNR_QCH,
    CMU_MTNR_DBG_NFO_LH_INT_COMB_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_PPMU_D0_MTNR_QCH,
    CMU_MTNR_DBG_NFO_PPMU_D0_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_PPMU_D1_MTNR_QCH,
    CMU_MTNR_DBG_NFO_PPMU_D1_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_PPMU_D2_MTNR_QCH,
    CMU_MTNR_DBG_NFO_PPMU_D2_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_PPMU_D3_MTNR_QCH,
    CMU_MTNR_DBG_NFO_PPMU_D3_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCP_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCP_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_RSTNSYNC_CLK_MTNR_NOCP_QCH,
    CMU_MTNR_DBG_NFO_RSTNSYNC_CLK_MTNR_NOCP_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_IPCLKPORT_CLK,
    CMU_MTNR_QCH_CON_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH,
    CMU_MTNR_DBG_NFO_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_RET_IPCLKPORT_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_RET_IPCLKPORT_CLK,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_S2PC_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_S2PC_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_S2PC_MTNR_QCH,
    CMU_MTNR_DBG_NFO_S2PC_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SLH_AXI_MI_P_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SLH_AXI_MI_P_MTNR_IPCLKPORT_I_CLK,
    CMU_MTNR_QCH_CON_SLH_AXI_MI_P_MTNR_QCH,
    CMU_MTNR_DBG_NFO_SLH_AXI_MI_P_MTNR_QCH,
    CMU_MTNR_PCH_CON_SLH_AXI_MI_P_MTNR_PCH,
    CMU_MTNR_DBG_NFO_SLH_AXI_MI_P_MTNR_PCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SPC_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SPC_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_SPC_MTNR_QCH,
    CMU_MTNR_DBG_NFO_SPC_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_SYSREG_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_SYSREG_MTNR_IPCLKPORT_PCLK,
    CMU_MTNR_QCH_CON_SYSREG_MTNR_QCH,
    CMU_MTNR_DBG_NFO_SYSREG_MTNR_QCH,
    CMU_MTNR_CLK_CON_GAT_BLK_MTNR_UID_BLK_MTNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_MTNR_DBG_NFO_BLK_MTNR_UID_BLK_MTNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL0_SPARE0_SPARE,
    CMU_NOCL0_SPARE1_SPARE,
    CMU_NOCL0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NOCL0_CLK_CON_GAT_CLK_NOCL0_SHORTSTOP,
    CMU_NOCL0_DBG_NFO_CLK_NOCL0_SHORTSTOP,
    CMU_NOCL0_CLKOUT_CON_CMU_NOCL0_CLKOUT0,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_CLKOUT0,
    CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF0,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF0,
    CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF1,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF1,
    CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF2,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF2,
    CMU_NOCL0_PCH_CON_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF3,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_SCI_LH_PCH_MANAGER_MPACE_MIF3,
    CMU_NOCL0_CLK_CON_DIV_CLK_NOCL0_NOCP,
    CMU_NOCL0_DBG_NFO_DIV_CLK_NOCL0_NOCP,
    CMU_NOCL0_UNDEFINED_HCHGEN_CLKMUX_SCI,
    CMU_NOCL0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER,
    CMU_NOCL0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER,
    CMU_NOCL0_DBG_NFO_MUX_CLKCMU_NOCL0_NOC_USER,
    CMU_NOCL0_CLK_CON_MUX_CLK_NOCL0_BOOST,
    CMU_NOCL0_DBG_NFO_MUX_CLK_NOCL0_BOOST,
    CMU_NOCL0_UNDEFINED_NOCL0_HCHGEN_CLKDIV,
    CMU_NOCL0_SW_NOCL0_HCHGEN_CLKDIV,
    CMU_NOCL0_UNDEFINED_NOCL0_HCHGEN_CLKMUX,
    CMU_NOCL0_SW_NOCL0_HCHGEN_CLKMUX,
    CMU_NOCL0_SHORTSTOP_NOCL0_SHORTSTOP,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
    CMU_NOCL0_MEMPG_CON_BDU_0,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_BDU_0,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK,
    CMU_NOCL0_PCH_CON_CCI_PCH,
    CMU_NOCL0_DBG_NFO_CCI_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D0_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_D0_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D0_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D1_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_D1_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D1_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D2_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_D2_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D2_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D3_G3D_QCH,
    CMU_NOCL0_PCH_CON_LH_ACEL_MI_D3_G3D_PCH,
    CMU_NOCL0_DBG_NFO_LH_ACEL_MI_D3_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL1_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL1_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL1_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL2A_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL2A_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL2A_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL2A_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_AST_MI_G_NOCL2B_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL2B_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_AST_MI_G_NOCL2B_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_AST_MI_G_NOCL2B_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_ATB_SI_T_BDU_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_ATB_SI_T_BDU_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_ATB_SI_T_BDU_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_ATB_SI_T_BDU_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_CHI_MI_D0_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_CHI_MI_D0_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D0_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_CHI_MI_D0_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D0_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_CHI_MI_D1_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_CHI_MI_D1_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D1_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_CHI_MI_D1_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D1_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D2_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_CHI_MI_D2_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_CHI_MI_D2_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D2_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_CHI_MI_D2_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D2_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_CHI_MI_D3_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_CHI_MI_D3_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_CHI_MI_D3_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D3_CPUCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_CHI_MI_D3_CPUCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_CHI_MI_D3_CPUCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D0_NOCL1_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D1_NOCL1_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D2_NOCL1_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_LH_TAXI_MI_D3_NOCL1_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_RSTNSYNC_CLK_NOCL0_NOCD_QCH,
    CMU_NOCL0_DBG_NFO_RSTNSYNC_CLK_NOCL0_NOCD_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_RSTNSYNC_SR_CLK_NOCL0_NOCD_QCH,
    CMU_NOCL0_DBG_NFO_RSTNSYNC_SR_CLK_NOCL0_NOCD_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_ALO_RET_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_ALO_RET_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G0_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G0_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G1_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G1_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G2_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G2_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK,
    CMU_NOCL0_QCH_CON_SIU_G3_PPMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SIU_G3_PPMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_G3D_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_G3D_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_G3D_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_G3D_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF1_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF1_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF1_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF1_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF2_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF2_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF2_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF2_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_MI_G_PPMU_MIF3_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF3_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_MI_G_PPMU_MIF3_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_MI_G_PPMU_MIF3_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_QCH,
    CMU_NOCL0_PCH_CON_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_MEMPG_CON_TREX_D_NOCL0_1,
    CMU_NOCL0_DBG_NFO_MEMPG_CON_TREX_D_NOCL0_1,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_ACLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_ACLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
    CMU_NOCL0_QCH_CON_BDU_QCH,
    CMU_NOCL0_DBG_NFO_BDU_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_CMU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_CMU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_D_TZPC_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_D_TZPC_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_ECU_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_ECU_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_LH_INT_COMB_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_LH_INT_COMB_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_NOCIF_CMUTOPC_QCH,
    CMU_NOCL0_DBG_NFO_NOCIF_CMUTOPC_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPC_SCI_QCH,
    CMU_NOCL0_DBG_NFO_PPC_SCI_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D0_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D0_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D0_IRPS_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D0_IRPS_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D1_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D1_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D1_IRPS_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D1_IRPS_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D2_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D2_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D2_IRPS_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D2_IRPS_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D3_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D3_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_PPMU_D3_IRPS_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D3_IRPS_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_PCLK,
    CMU_NOCL0_DMYQCH_CON_PPMU_D_MIF0_QCH,
    CMU_NOCL0_DBG_NFO_PPMU_D_MIF0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_PCLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_RSTNSYNC_CLK_NOCL0_NOCP_QCH,
    CMU_NOCL0_DBG_NFO_RSTNSYNC_CLK_NOCL0_NOCP_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_RSTNSYNC_SR_CLK_NOCL0_NOCP_QCH,
    CMU_NOCL0_DBG_NFO_RSTNSYNC_SR_CLK_NOCL0_NOCP_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SLH_AXI_MI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SLH_AXI_MI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL0_QCH_CON_SLH_AXI_MI_P_NOCL1_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_P_NOCL1_NOCL0_QCH,
    CMU_NOCL0_PCH_CON_SLH_AXI_MI_P_NOCL1_NOCL0_PCH,
    CMU_NOCL0_DBG_NFO_SLH_AXI_MI_P_NOCL1_NOCL0_PCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SPC_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SPC_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_SPC_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SPC_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_SYSREG_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_SYSREG_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_TREX_D_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_TREX_D_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D0_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D0_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D0_G3D_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D0_G3D_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D0_IRPS_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D0_IRPS_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D1_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D1_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D1_IRPS_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D1_IRPS_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D2_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D2_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D2_IRPS_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D2_IRPS_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D3_CPUCL0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D3_CPUCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D3_IRPS_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D3_IRPS_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D_MIF0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D_MIF0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D_MIF1_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D_MIF1_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D_MIF2_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D_MIF2_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_D_MIF3_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_D_MIF3_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK,
    CMU_NOCL0_QCH_CON_WOW_DVFS_NOCL0_QCH,
    CMU_NOCL0_DBG_NFO_WOW_DVFS_NOCL0_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK_OSC,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK_OSC,
    CMU_NOCL0_QCH_CON_CCI_QCH,
    CMU_NOCL0_DBG_NFO_CCI_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_RSTNSYNC_CLK_NOCL0_OSCCLK_QCH,
    CMU_NOCL0_DBG_NFO_RSTNSYNC_CLK_NOCL0_OSCCLK_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL0_QCH_CON_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_QCH,
    CMU_NOCL0_DBG_NFO_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_QCH,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK,
    CMU_NOCL0_CLK_CON_GAT_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK,
    CMU_NOCL0_DBG_NFO_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK,
    CMU_NOCL1_SPARE0_SPARE,
    CMU_NOCL1_SPARE1_SPARE,
    CMU_NOCL1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NOCL1_CLKOUT_CON_CMU_NOCL1_CLKOUT0,
    CMU_NOCL1_DBG_NFO_CMU_NOCL1_CLKOUT0,
    CMU_NOCL1_CLK_CON_DIV_CLK_NOCL1_NOCP,
    CMU_NOCL1_DBG_NFO_DIV_CLK_NOCL1_NOCP,
    CMU_NOCL1_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER,
    CMU_NOCL1_PLL_CON1_MUX_CLKCMU_NOCL1_NOC_USER,
    CMU_NOCL1_DBG_NFO_MUX_CLKCMU_NOCL1_NOC_USER,
    CMU_NOCL1_CLK_CON_MUX_CLK_NOCL1_BOOST,
    CMU_NOCL1_DBG_NFO_MUX_CLK_NOCL1_BOOST,
    CMU_NOCL1_UNDEFINED_NOCL1_HCHGEN_CLKDIV,
    CMU_NOCL1_SW_NOCL1_HCHGEN_CLKDIV,
    CMU_NOCL1_UNDEFINED_NOCL1_HCHGEN_CLKMUX,
    CMU_NOCL1_SW_NOCL1_HCHGEN_CLKMUX,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D0_MODEM_IPCLKPORT_PCLKM,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D0_MODEM_IPCLKPORT_PCLKM,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D1_MODEM_IPCLKPORT_PCLKM,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D1_MODEM_IPCLKPORT_PCLKM,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D2_MODEM_IPCLKPORT_PCLKM,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D2_MODEM_IPCLKPORT_PCLKM,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_ACEL_MI_D0_M2M_QCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D0_M2M_QCH,
    CMU_NOCL1_PCH_CON_LH_ACEL_MI_D0_M2M_PCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D0_M2M_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_ACEL_MI_D_AUD_QCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_AUD_QCH,
    CMU_NOCL1_PCH_CON_LH_ACEL_MI_D_AUD_PCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_AUD_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_ACEL_MI_D_DOF_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_ACEL_MI_D_DOF_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_ACEL_MI_D_DOF_QCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_DOF_QCH,
    CMU_NOCL1_PCH_CON_LH_ACEL_MI_D_DOF_PCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_DOF_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_ACEL_MI_D_ICPU_QCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_ICPU_QCH,
    CMU_NOCL1_PCH_CON_LH_ACEL_MI_D_ICPU_PCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_ICPU_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_ACEL_MI_D_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_ACEL_MI_D_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_ACEL_MI_D_PSP_QCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_PSP_QCH,
    CMU_NOCL1_PCH_CON_LH_ACEL_MI_D_PSP_PCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_PSP_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_ACEL_MI_D_UFS_QCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_UFS_QCH,
    CMU_NOCL1_PCH_CON_LH_ACEL_MI_D_UFS_PCH,
    CMU_NOCL1_DBG_NFO_LH_ACEL_MI_D_UFS_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AST_MI_IG_DP_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AST_MI_IG_DP_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AST_MI_IG_DP_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AST_MI_IG_DP_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AST_MI_IG_DP_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AST_MI_IG_DP_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AST_MI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AST_MI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AST_MI_IG_G3DPPMU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AST_MI_IG_G3DPPMU_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AST_MI_IG_G3DPPMU_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AST_MI_IG_G3DPPMU_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AST_SI_G_NOCL1_NOCL0_QCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_G_NOCL1_NOCL0_QCH,
    CMU_NOCL1_PCH_CON_LH_AST_SI_G_NOCL1_NOCL0_PCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_G_NOCL1_NOCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_ATB_SI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_ATB_SI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_ATB_SI_T_PPMU_CPUCL0_QCH,
    CMU_NOCL1_DBG_NFO_LH_ATB_SI_T_PPMU_CPUCL0_QCH,
    CMU_NOCL1_PCH_CON_LH_ATB_SI_T_PPMU_CPUCL0_PCH,
    CMU_NOCL1_DBG_NFO_LH_ATB_SI_T_PPMU_CPUCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D0_DPUF0_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_MI_D0_DPUF0_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D0_DPUF0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D1_DPUF0_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_MI_D1_DPUF0_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D1_DPUF0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_MI_D1_M2M_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D1_M2M_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_MI_D1_M2M_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D1_M2M_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_MI_D1_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D1_MODEM_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_MI_D1_MODEM_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D1_MODEM_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_MI_D_PERIS_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D_PERIS_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_MI_D_PERIS_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_D_PERIS_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_MI_G_CSSYS_CPUCL0_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_G_CSSYS_CPUCL0_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_MI_G_CSSYS_CPUCL0_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_G_CSSYS_CPUCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_MI_G_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_MI_G_ETR_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_MI_G_ETR_CPUCL0_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_G_ETR_CPUCL0_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_MI_G_ETR_CPUCL0_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_G_ETR_CPUCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_SI_IDP_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_SI_IDP_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_SI_IDP_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_SI_IDP_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_SI_IDP_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_SI_IDP_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_MI_D0_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D0_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_MI_D0_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D0_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_MI_D0_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D0_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_MI_D0_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D0_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_MI_D1_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D1_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_MI_D1_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D1_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_MI_D1_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D1_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_MI_D1_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D1_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_MI_D2_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D2_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_MI_D2_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D2_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_MI_D2_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D2_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_MI_D2_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D2_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_MI_D3_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D3_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_MI_D3_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D3_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_MI_D3_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D3_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_MI_D3_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_MI_D3_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_D0_NOCL1_NOCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_D1_NOCL1_NOCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_D2_NOCL1_NOCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_D3_NOCL1_NOCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LLCAID_D0_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LLCAID_D0_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LLCAID_D0_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_LLCAID_D0_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LLCAID_D1_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LLCAID_D1_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LLCAID_D1_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_LLCAID_D1_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LLCAID_D2_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LLCAID_D2_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LLCAID_D2_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_LLCAID_D2_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1_QCH_CON_RSTNSYNC_CLK_NOCL1_NOCD_QCH,
    CMU_NOCL1_DBG_NFO_RSTNSYNC_CLK_NOCL1_NOCD_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK,
    CMU_NOCL1_QCH_CON_RSTNSYNC_SR_CLK_NOCL1_NOCD_QCH,
    CMU_NOCL1_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1_NOCD_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SIU_G0_PPMU_NOCL1_IPCLKPORT_I_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SIU_G0_PPMU_NOCL1_IPCLKPORT_I_ACLK,
    CMU_NOCL1_QCH_CON_SIU_G0_PPMU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_SIU_G0_PPMU_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SIU_G1_PPMU_NOCL1_IPCLKPORT_I_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SIU_G1_PPMU_NOCL1_IPCLKPORT_I_ACLK,
    CMU_NOCL1_QCH_CON_SIU_G1_PPMU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_SIU_G1_PPMU_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SIU_G2_PPMU_NOCL1_IPCLKPORT_I_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SIU_G2_PPMU_NOCL1_IPCLKPORT_I_ACLK,
    CMU_NOCL1_QCH_CON_SIU_G2_PPMU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_SIU_G2_PPMU_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SIU_G3_PPMU_NOCL1_IPCLKPORT_I_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SIU_G3_PPMU_NOCL1_IPCLKPORT_I_ACLK,
    CMU_NOCL1_QCH_CON_SIU_G3_PPMU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_SIU_G3_PPMU_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_ACEL_MI_D_HSI0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_ACEL_MI_D_HSI0_QCH,
    CMU_NOCL1_PCH_CON_SLH_ACEL_MI_D_HSI0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_ACEL_MI_D_HSI0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_AUD_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_AUD_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_AUD_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_AUD_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DOF_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DOF_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_DOF_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_DOF_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_DOF_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_DOF_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_DPUF0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_DPUF0_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_DPUF0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_DPUF0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_HSI0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_HSI0_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_HSI0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_HSI0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_ICPU_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_ICPU_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_ICPU_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_ICPU_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_M2M_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_M2M_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_M2M_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_M2M_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_MODEM_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_MODEM_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_MODEM_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_PERIS_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_PERIS_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_PERIS_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_PERIS_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_PSP_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_PSP_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_PSP_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_PSP_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AST_MI_G_PPMU_UFS_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_UFS_QCH,
    CMU_NOCL1_PCH_CON_SLH_AST_MI_G_PPMU_UFS_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AST_MI_G_PPMU_UFS_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_MI_D0_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_MI_D0_MODEM_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_MI_D0_MODEM_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_MI_D0_MODEM_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_MI_D2_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_MI_D2_MODEM_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_MI_D2_MODEM_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_MI_D2_MODEM_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL1_MEMPG_CON_SYSMMU_S0_MODEM_1,
    CMU_NOCL1_DBG_NFO_MEMPG_CON_SYSMMU_S0_MODEM_1,
    CMU_NOCL1_QCH_CON_SYSMMU_S0_MODEM_QCH_S0,
    CMU_NOCL1_DBG_NFO_SYSMMU_S0_MODEM_QCH_S0,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK,
    CMU_NOCL1_QCH_CON_SYSMMU_S0_PMMU0_MODEM_QCH_S0,
    CMU_NOCL1_DBG_NFO_SYSMMU_S0_PMMU0_MODEM_QCH_S0,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_MEMPG_CON_TREX_D_NOCL1_0,
    CMU_NOCL1_DBG_NFO_MEMPG_CON_TREX_D_NOCL1_0,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_XIU_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_XIU_D2_MODEM_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_BARAC_P_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_BARAC_P_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_BARAC_P_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_BARAC_P_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_CMU_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_CMU_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_CMU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_CMU_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_D_TZPC_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_D_TZPC_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_ECU_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_ECU_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_ECU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_ECU_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AST_SI_IG_DP_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AST_SI_IG_DP_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AST_SI_IG_DP_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_IG_DP_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AST_SI_IG_DP_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_IG_DP_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AST_SI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AST_SI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AST_SI_IG_G3DPPMU_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_IG_G3DPPMU_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AST_SI_IG_G3DPPMU_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AST_SI_IG_G3DPPMU_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_MI_IDP_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_MI_IDP_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_MI_IDP_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_IDP_NOCL1_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_MI_IDP_NOCL1_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_MI_IDP_NOCL1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_AXI_SI_P_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_SI_P_MODEM_QCH,
    CMU_NOCL1_PCH_CON_LH_AXI_SI_P_MODEM_PCH,
    CMU_NOCL1_DBG_NFO_LH_AXI_SI_P_MODEM_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_0_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_0_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_LH_INT_COMB_NOCL1_0_QCH,
    CMU_NOCL1_DBG_NFO_LH_INT_COMB_NOCL1_0_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_LH_INT_COMB_NOCL1_1_QCH,
    CMU_NOCL1_DBG_NFO_LH_INT_COMB_NOCL1_1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_SI_P_NOCL1_NOCL2A_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_P_NOCL1_NOCL2A_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_SI_P_NOCL1_NOCL2A_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_P_NOCL1_NOCL2A_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_LH_TAXI_SI_P_NOCL1_NOCL2B_QCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_P_NOCL1_NOCL2B_QCH,
    CMU_NOCL1_PCH_CON_LH_TAXI_SI_P_NOCL1_NOCL2B_PCH,
    CMU_NOCL1_DBG_NFO_LH_TAXI_SI_P_NOCL1_NOCL2B_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL1_QCH_CON_PBHA_GEN_D0_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_PBHA_GEN_D0_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK,
    CMU_NOCL1_QCH_CON_PBHA_GEN_D1_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_PBHA_GEN_D1_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_DP_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_DP_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_P_PERIM_CPUCL0_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_P_PERIM_CPUCL0_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_ACLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_ACLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_P_PERIM_G3D_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_P_PERIM_G3D_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_S0_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_S0_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_S1_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_S1_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_S2_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_S2_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_S3_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_S3_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK,
    CMU_NOCL1_DMYQCH_CON_PPMU_SYNC_GEN_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_SYNC_GEN_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_TREX_D0_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_TREX_D0_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_TREX_D1_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_TREX_D1_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_PPMU_TREX_D2_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_PPMU_TREX_D2_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1_QCH_CON_RSTNSYNC_CLK_NOCL1_NOCP_QCH,
    CMU_NOCL1_DBG_NFO_RSTNSYNC_CLK_NOCL1_NOCP_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK,
    CMU_NOCL1_QCH_CON_RSTNSYNC_SR_CLK_NOCL1_NOCP_QCH,
    CMU_NOCL1_DBG_NFO_RSTNSYNC_SR_CLK_NOCL1_NOCP_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_S2PC_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_S2PC_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_S2PC_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_S2PC_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_MI_P_PERIM_CPUCL0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_MI_P_PERIM_CPUCL0_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_MI_P_PERIM_CPUCL0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_MI_P_PERIM_CPUCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_MI_P_PERIM_G3D_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_MI_P_PERIM_G3D_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_MI_P_PERIM_G3D_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_MI_P_PERIM_G3D_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P0_G3D_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P0_G3D_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P0_G3D_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P0_G3D_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P1_G3D_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P1_G3D_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P1_G3D_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P1_G3D_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_AUD_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_AUD_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_AUD_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_AUD_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_CPUCL0_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_CPUCL0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_CPUCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_DOF_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_DOF_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_DOF_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_DOF_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_DOF_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_DOF_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_DPUB_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_DPUB_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_DPUB_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_DPUB_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_DPUF0_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_DPUF0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_DPUF0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_GIC_PERIS_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_GIC_PERIS_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_GIC_PERIS_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_GIC_PERIS_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_HSI0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_HSI0_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_HSI0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_HSI0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_ICPU_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_ICPU_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_ICPU_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_ICPU_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_M2M_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_M2M_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_M2M_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_M2M_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_MIF0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_MIF0_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_MIF0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_MIF0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_MIF1_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_MIF1_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_MIF1_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_MIF1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_MIF2_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_MIF2_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_MIF2_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_MIF2_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_MIF3_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_MIF3_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_MIF3_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_MIF3_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_NOCL1_NOCL0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_NOCL1_NOCL0_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_NOCL1_NOCL0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_NOCL1_NOCL0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PERIC0_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_PERIC0_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PERIC0_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PERIC1_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_PERIC1_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PERIC1_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_PERIC2_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PERIC2_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_PERIC2_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PERIC2_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_PERIS_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PERIS_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_PERIS_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PERIS_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_PSP_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PSP_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_PSP_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_PSP_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK,
    CMU_NOCL1_QCH_CON_SLH_AXI_SI_P_UFS_QCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_UFS_QCH,
    CMU_NOCL1_PCH_CON_SLH_AXI_SI_P_UFS_PCH,
    CMU_NOCL1_DBG_NFO_SLH_AXI_SI_P_UFS_PCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SPC_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SPC_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_SPC_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_SPC_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_SYSREG_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_SYSREG_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_TREX_D_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_TREX_D_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK,
    CMU_NOCL1_QCH_CON_TREX_P_NOCL1_QCH,
    CMU_NOCL1_DBG_NFO_TREX_P_NOCL1_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK,
    CMU_NOCL1_QCH_CON_VGEN_LITE_MODEM_QCH,
    CMU_NOCL1_DBG_NFO_VGEN_LITE_MODEM_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK,
    CMU_NOCL1_QCH_CON_RSTNSYNC_CLK_NOCL1_OSCCLK_QCH,
    CMU_NOCL1_DBG_NFO_RSTNSYNC_CLK_NOCL1_OSCCLK_QCH,
    CMU_NOCL1_CLK_CON_GAT_BLK_NOCL1_UID_BLK_NOCL1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL1_DBG_NFO_BLK_NOCL1_UID_BLK_NOCL1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL2A_SPARE0_SPARE,
    CMU_NOCL2A_SPARE1_SPARE,
    CMU_NOCL2A_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL2A_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL2A_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NOCL2A_CLKOUT_CON_CMU_NOCL2A_CLKOUT0,
    CMU_NOCL2A_DBG_NFO_CMU_NOCL2A_CLKOUT0,
    CMU_NOCL2A_CLK_CON_DIV_CLK_NOCL2A_NOCP,
    CMU_NOCL2A_DBG_NFO_DIV_CLK_NOCL2A_NOCP,
    CMU_NOCL2A_PLL_CON0_MUX_CLKCMU_NOCL2A_NOC_USER,
    CMU_NOCL2A_PLL_CON1_MUX_CLKCMU_NOCL2A_NOC_USER,
    CMU_NOCL2A_DBG_NFO_MUX_CLKCMU_NOCL2A_NOC_USER,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_MCSC_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MCSC_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D0_MCSC_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MCSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MLSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MLSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_MLSC_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MLSC_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D0_MLSC_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MLSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_MTNR_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MTNR_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D0_MTNR_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_MTNR_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_RGBP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_RGBP_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D0_RGBP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_RGBP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D0_YUVP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_YUVP_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D0_YUVP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D0_YUVP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D1_MCSC_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_MCSC_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D1_MCSC_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_MCSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MLSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MLSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D1_MLSC_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_MLSC_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D1_MLSC_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_MLSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D1_MTNR_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_MTNR_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D1_MTNR_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_MTNR_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D1_RGBP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_RGBP_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D1_RGBP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_RGBP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D1_YUVP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_YUVP_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D1_YUVP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D1_YUVP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D2_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D2_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D2_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D2_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D2_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D2_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D2_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D2_MCSC_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D2_MCSC_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D2_MCSC_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D2_MCSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D_BYRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D_BYRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D_BYRP_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D_BYRP_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D_BYRP_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D_BYRP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_ACEL_MI_D_HSI1_QCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D_HSI1_QCH,
    CMU_NOCL2A_PCH_CON_LH_ACEL_MI_D_HSI1_PCH,
    CMU_NOCL2A_DBG_NFO_LH_ACEL_MI_D_HSI1_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_AST_MI_IG_DEBUGMUX_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_MI_IG_DEBUGMUX_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_SI_G_NOCL2A_NOCL0_QCH,
    CMU_NOCL2A_PCH_CON_LH_AST_SI_G_NOCL2A_NOCL0_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_SI_G_NOCL2A_NOCL0_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D0_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D0_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D0_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D1_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D1_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D1_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D2_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D2_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D2_MTNR_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_MTNR_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D2_MTNR_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D2_MTNR_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AXI_MI_D3_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AXI_MI_D3_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AXI_MI_D3_MTNR_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D3_MTNR_QCH,
    CMU_NOCL2A_PCH_CON_LH_AXI_MI_D3_MTNR_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AXI_MI_D3_MTNR_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_MI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_MI_D0_SDMA_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_D0_SDMA_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_MI_D0_SDMA_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_D0_SDMA_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_MI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_MI_D1_SDMA_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_D1_SDMA_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_MI_D1_SDMA_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_D1_SDMA_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_MI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_MI_D2_SDMA_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_D2_SDMA_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_MI_D2_SDMA_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_D2_SDMA_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_MI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_MI_D3_SDMA_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_D3_SDMA_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_MI_D3_SDMA_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_D3_SDMA_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D0_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_SI_D0_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D0_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D1_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_SI_D1_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D1_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_SI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D2_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D2_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_SI_D2_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D2_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_SI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_SI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_SI_D3_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D3_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_SI_D3_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_SI_D3_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK,
    CMU_NOCL2A_QCH_CON_RSTNSYNC_SR_CLK_NOCL2A_NOCD_QCH,
    CMU_NOCL2A_DBG_NFO_RSTNSYNC_SR_CLK_NOCL2A_NOCD_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_G0_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SIU_G0_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_QCH_CON_SIU_G0_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_SIU_G0_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_G1_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SIU_G1_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_QCH_CON_SIU_G1_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_SIU_G1_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SIU_G2_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SIU_G2_NOCL2A_IPCLKPORT_I_ACLK,
    CMU_NOCL2A_QCH_CON_SIU_G2_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_SIU_G2_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BYRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BYRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_BYRP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_BYRP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_BYRP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_BYRP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_HSI1_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_HSI1_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_HSI1_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_HSI1_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_MCSC_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MCSC_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_MCSC_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MCSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MLSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MLSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_MLSC_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MLSC_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_MLSC_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MLSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_MTNR_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MTNR_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_MTNR_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_MTNR_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_RGBP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_RGBP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_RGBP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_RGBP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_SDMA_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_SDMA_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_SDMA_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_SDMA_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_UFD_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_UFD_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_UFD_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_UFD_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_MI_G_PPMU_YUVP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_YUVP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_MI_G_PPMU_YUVP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_MI_G_PPMU_YUVP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_MI_D_UFD_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_MI_D_UFD_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_MI_D_UFD_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_MI_D_UFD_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK,
    CMU_NOCL2A_MEMPG_CON_TREX_D_NOCL2A_0,
    CMU_NOCL2A_DBG_NFO_MEMPG_CON_TREX_D_NOCL2A_0,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_CMU_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_CMU_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_D_TZPC_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_D_TZPC_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_ECU_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_ECU_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_AST_SI_IG_DEBUGMUX_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_AST_SI_IG_DEBUGMUX_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_0_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_0_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_LH_INT_COMB_NOCL2A_0_QCH,
    CMU_NOCL2A_DBG_NFO_LH_INT_COMB_NOCL2A_0_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_1_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_1_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_LH_INT_COMB_NOCL2A_1_QCH,
    CMU_NOCL2A_DBG_NFO_LH_INT_COMB_NOCL2A_1_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_LH_TAXI_MI_P_NOCL1_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_P_NOCL1_NOCL2A_QCH,
    CMU_NOCL2A_PCH_CON_LH_TAXI_MI_P_NOCL1_NOCL2A_PCH,
    CMU_NOCL2A_DBG_NFO_LH_TAXI_MI_P_NOCL1_NOCL2A_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_PPMU_TREX_S0_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_PPMU_TREX_S0_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_PPMU_TREX_S1_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_PPMU_TREX_S1_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_PPMU_TREX_S2_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_PPMU_TREX_S2_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_PPMU_TREX_S3_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_PPMU_TREX_S3_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2A_QCH_CON_RSTNSYNC_CLK_NOCL2A_NOCP_QCH,
    CMU_NOCL2A_DBG_NFO_RSTNSYNC_CLK_NOCL2A_NOCP_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2A_QCH_CON_RSTNSYNC_SR_CLK_NOCL2A_NOCP_QCH,
    CMU_NOCL2A_DBG_NFO_RSTNSYNC_SR_CLK_NOCL2A_NOCP_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_BYRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_BYRP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_BYRP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_BYRP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_BYRP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_BYRP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_CSIS_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSIS_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_CSIS_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_CSIS_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DLFE_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLFE_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_DLFE_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DLFE_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_DNC_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DNC_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_DNC_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_DNC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_HSI1_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_HSI1_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_HSI1_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_HSI1_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MCSC_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCSC_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_MCSC_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MCSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MLSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_MLSC_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MLSC_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MLSC_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_MLSC_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MLSC_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MSNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_MSNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MSNR_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MSNR_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_MSNR_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MSNR_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_MTNR_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_MTNR_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MTNR_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_MTNR_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_MTNR_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_RGBP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_RGBP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_RGBP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_RGBP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_NOCL2A_QCH_CON_SLH_AXI_SI_P_YUVP_QCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_YUVP_QCH,
    CMU_NOCL2A_PCH_CON_SLH_AXI_SI_P_YUVP_PCH,
    CMU_NOCL2A_DBG_NFO_SLH_AXI_SI_P_YUVP_PCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SPC_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SPC_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_SPC_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_SPC_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_SYSREG_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_SYSREG_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_TREX_D_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_TREX_D_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK,
    CMU_NOCL2A_QCH_CON_TREX_P_NOCL2A_QCH,
    CMU_NOCL2A_DBG_NFO_TREX_P_NOCL2A_QCH,
    CMU_NOCL2A_CLK_CON_GAT_BLK_NOCL2A_UID_BLK_NOCL2A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL2A_DBG_NFO_BLK_NOCL2A_UID_BLK_NOCL2A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL2B_SPARE0_SPARE,
    CMU_NOCL2B_SPARE1_SPARE,
    CMU_NOCL2B_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NOCL2B_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NOCL2B_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NOCL2B_CLKOUT_CON_CMU_NOCL2B_CLKOUT0,
    CMU_NOCL2B_DBG_NFO_CMU_NOCL2B_CLKOUT0,
    CMU_NOCL2B_CLK_CON_DIV_CLK_NOCL2B_NOCP,
    CMU_NOCL2B_DBG_NFO_DIV_CLK_NOCL2B_NOCP,
    CMU_NOCL2B_PLL_CON0_MUX_CLKCMU_NOCL2B_NOC_USER,
    CMU_NOCL2B_PLL_CON1_MUX_CLKCMU_NOCL2B_NOC_USER,
    CMU_NOCL2B_DBG_NFO_MUX_CLKCMU_NOCL2B_NOC_USER,
    CMU_NOCL2B_CLK_CON_MUX_CLK_NOCL2B_BOOST,
    CMU_NOCL2B_DBG_NFO_MUX_CLK_NOCL2B_BOOST,
    CMU_NOCL2B_UNDEFINED_NOCL2B_HCHGEN_CLKDIV,
    CMU_NOCL2B_SW_NOCL2B_HCHGEN_CLKDIV,
    CMU_NOCL2B_UNDEFINED_NOCL2B_HCHGEN_CLKMUX,
    CMU_NOCL2B_SW_NOCL2B_HCHGEN_CLKMUX,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_ACEL_MI_D0_LME_QCH,
    CMU_NOCL2B_DBG_NFO_LH_ACEL_MI_D0_LME_QCH,
    CMU_NOCL2B_PCH_CON_LH_ACEL_MI_D0_LME_PCH,
    CMU_NOCL2B_DBG_NFO_LH_ACEL_MI_D0_LME_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_ACEL_MI_D1_LME_QCH,
    CMU_NOCL2B_DBG_NFO_LH_ACEL_MI_D1_LME_QCH,
    CMU_NOCL2B_PCH_CON_LH_ACEL_MI_D1_LME_PCH,
    CMU_NOCL2B_DBG_NFO_LH_ACEL_MI_D1_LME_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_ACEL_MI_D2_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_ACEL_MI_D2_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_ACEL_MI_D2_LME_QCH,
    CMU_NOCL2B_DBG_NFO_LH_ACEL_MI_D2_LME_QCH,
    CMU_NOCL2B_PCH_CON_LH_ACEL_MI_D2_LME_PCH,
    CMU_NOCL2B_DBG_NFO_LH_ACEL_MI_D2_LME_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_AST_MI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_AST_MI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_AST_MI_IG_BDU_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_LH_AST_MI_IG_BDU_NOCL2B_QCH,
    CMU_NOCL2B_PCH_CON_LH_AST_MI_IG_BDU_NOCL2B_PCH,
    CMU_NOCL2B_DBG_NFO_LH_AST_MI_IG_BDU_NOCL2B_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_AST_SI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_AST_SI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_AST_SI_G_NOCL2B_NOCL0_QCH,
    CMU_NOCL2B_DBG_NFO_LH_AST_SI_G_NOCL2B_NOCL0_QCH,
    CMU_NOCL2B_PCH_CON_LH_AST_SI_G_NOCL2B_NOCL0_PCH,
    CMU_NOCL2B_DBG_NFO_LH_AST_SI_G_NOCL2B_NOCL0_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_AXI_MI_D0_MFC_QCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D0_MFC_QCH,
    CMU_NOCL2B_PCH_CON_LH_AXI_MI_D0_MFC_PCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D0_MFC_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_AXI_MI_D0_MFD_QCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D0_MFD_QCH,
    CMU_NOCL2B_PCH_CON_LH_AXI_MI_D0_MFD_PCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D0_MFD_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_AXI_MI_D1_MFC_QCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D1_MFC_QCH,
    CMU_NOCL2B_PCH_CON_LH_AXI_MI_D1_MFC_PCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D1_MFC_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_AXI_MI_D1_MFD_QCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D1_MFD_QCH,
    CMU_NOCL2B_PCH_CON_LH_AXI_MI_D1_MFD_PCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D1_MFD_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_AXI_MI_D_ALIVE_QCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D_ALIVE_QCH,
    CMU_NOCL2B_PCH_CON_LH_AXI_MI_D_ALIVE_PCH,
    CMU_NOCL2B_DBG_NFO_LH_AXI_MI_D_ALIVE_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_TAXI_SI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_TAXI_SI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_TAXI_SI_D0_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_SI_D0_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_PCH_CON_LH_TAXI_SI_D0_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_SI_D0_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_TAXI_SI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_TAXI_SI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_TAXI_SI_D1_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_SI_D1_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_PCH_CON_LH_TAXI_SI_D1_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_SI_D1_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_TAXI_SI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_TAXI_SI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_TAXI_SI_D2_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_SI_D2_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_PCH_CON_LH_TAXI_SI_D2_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_SI_D2_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_TAXI_SI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_TAXI_SI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_TAXI_SI_D3_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_SI_D3_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_PCH_CON_LH_TAXI_SI_D3_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_SI_D3_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_IPCLKPORT_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_IPCLKPORT_CLK,
    CMU_NOCL2B_QCH_CON_RSTNSYNC_SR_CLK_NOCL2B_NOCD_QCH,
    CMU_NOCL2B_DBG_NFO_RSTNSYNC_SR_CLK_NOCL2B_NOCD_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_RET_IPCLKPORT_CLK,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SIU_G0_PPMU_NOCL2B_IPCLKPORT_I_ACLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SIU_G0_PPMU_NOCL2B_IPCLKPORT_I_ACLK,
    CMU_NOCL2B_QCH_CON_SIU_G0_PPMU_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_SIU_G0_PPMU_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AST_MI_G_PPMU_GNSS_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_MI_G_PPMU_GNSS_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AST_MI_G_PPMU_GNSS_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_MI_G_PPMU_GNSS_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AST_MI_G_PPMU_LME_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_MI_G_PPMU_LME_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AST_MI_G_PPMU_LME_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_MI_G_PPMU_LME_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AST_MI_G_PPMU_MFC_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_MI_G_PPMU_MFC_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AST_MI_G_PPMU_MFC_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_MI_G_PPMU_MFC_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AST_MI_G_PPMU_MFD_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_MI_G_PPMU_MFD_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AST_MI_G_PPMU_MFD_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_MI_G_PPMU_MFD_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_ACLK,
    CMU_NOCL2B_MEMPG_CON_TREX_D_NOCL2B_0,
    CMU_NOCL2B_DBG_NFO_MEMPG_CON_TREX_D_NOCL2B_0,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_BARAC_P_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_BARAC_P_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_BARAC_P_GNSS_QCH,
    CMU_NOCL2B_DBG_NFO_BARAC_P_GNSS_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_CMU_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_CMU_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_CMU_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_CMU_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_D_TZPC_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_D_TZPC_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_D_TZPC_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_D_TZPC_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_ECU_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_ECU_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_ECU_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_ECU_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_AST_SI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_AST_SI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_AST_SI_IG_BDU_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_LH_AST_SI_IG_BDU_NOCL2B_QCH,
    CMU_NOCL2B_PCH_CON_LH_AST_SI_IG_BDU_NOCL2B_PCH,
    CMU_NOCL2B_DBG_NFO_LH_AST_SI_IG_BDU_NOCL2B_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_INT_COMB_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_INT_COMB_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_LH_INT_COMB_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_LH_INT_COMB_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_LH_TAXI_MI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_LH_TAXI_MI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_LH_TAXI_MI_P_NOCL1_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_MI_P_NOCL1_NOCL2B_QCH,
    CMU_NOCL2B_PCH_CON_LH_TAXI_MI_P_NOCL1_NOCL2B_PCH,
    CMU_NOCL2B_DBG_NFO_LH_TAXI_MI_P_NOCL1_NOCL2B_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_PPMU_S0_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_PPMU_S0_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_PPMU_S1_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_PPMU_S1_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_PPMU_S2_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_PPMU_S2_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_PPMU_S3_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_PPMU_S3_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_RSTNSYNC_CLK_NOCL2B_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_RSTNSYNC_CLK_NOCL2B_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2B_QCH_CON_RSTNSYNC_CLK_NOCL2B_NOCP_QCH,
    CMU_NOCL2B_DBG_NFO_RSTNSYNC_CLK_NOCL2B_NOCP_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_IPCLKPORT_CLK,
    CMU_NOCL2B_QCH_CON_RSTNSYNC_SR_CLK_NOCL2B_NOCP_QCH,
    CMU_NOCL2B_DBG_NFO_RSTNSYNC_SR_CLK_NOCL2B_NOCP_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_RET_IPCLKPORT_CLK,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_ALIVE_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AXI_SI_P_ALIVE_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_ALIVE_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AXI_SI_P_GNSS_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_GNSS_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AXI_SI_P_GNSS_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_GNSS_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AXI_SI_P_LME_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_LME_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AXI_SI_P_LME_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_LME_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AXI_SI_P_MFC_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_MFC_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AXI_SI_P_MFC_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_MFC_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK,
    CMU_NOCL2B_QCH_CON_SLH_AXI_SI_P_MFD_QCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_MFD_QCH,
    CMU_NOCL2B_PCH_CON_SLH_AXI_SI_P_MFD_PCH,
    CMU_NOCL2B_DBG_NFO_SLH_AXI_SI_P_MFD_PCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SPC_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SPC_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_SPC_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_SPC_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_SYSREG_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_SYSREG_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_SYSREG_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_SYSREG_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_TREX_D_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_TREX_D_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK_NOCL2B,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK_NOCL2B,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK,
    CMU_NOCL2B_QCH_CON_TREX_P_NOCL2B_QCH,
    CMU_NOCL2B_DBG_NFO_TREX_P_NOCL2B_QCH,
    CMU_NOCL2B_CLK_CON_GAT_BLK_NOCL2B_UID_BLK_NOCL2B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NOCL2B_DBG_NFO_BLK_NOCL2B_UID_BLK_NOCL2B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NPUMEM_SPARE0_SPARE,
    CMU_NPUMEM_SPARE1_SPARE,
    CMU_NPUMEM_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_NPUMEM_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_NPUMEM_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_NPUMEM_CLKOUT_CON_CMU_NPUMEM_CLKOUT0,
    CMU_NPUMEM_DBG_NFO_CMU_NPUMEM_CLKOUT0,
    CMU_NPUMEM_CLK_CON_DIV_CLK_NPUMEM_NOCP,
    CMU_NPUMEM_DBG_NFO_DIV_CLK_NPUMEM_NOCP,
    CMU_NPUMEM_PLL_CON0_MUX_CLKALIVE_NPUMEM_NOC_USER,
    CMU_NPUMEM_PLL_CON1_MUX_CLKALIVE_NPUMEM_NOC_USER,
    CMU_NPUMEM_DBG_NFO_MUX_CLKALIVE_NPUMEM_NOC_USER,
    CMU_NPUMEM_PLL_CON0_MUX_CLKCMU_NPUMEM_NOC_USER,
    CMU_NPUMEM_PLL_CON1_MUX_CLKCMU_NPUMEM_NOC_USER,
    CMU_NPUMEM_DBG_NFO_MUX_CLKCMU_NPUMEM_NOC_USER,
    CMU_NPUMEM_CLK_CON_MUX_CLK_NPUMEM_NOC,
    CMU_NPUMEM_DBG_NFO_MUX_CLK_NPUMEM_NOC,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK,
    CMU_NPUMEM_MEMPG_CON_IP_NPUMEM_0,
    CMU_NPUMEM_DBG_NFO_MEMPG_CON_IP_NPUMEM_0,
    CMU_NPUMEM_MEMPG_CON_IP_NPUMEM_1,
    CMU_NPUMEM_DBG_NFO_MEMPG_CON_IP_NPUMEM_1,
    CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_IP_NPUMEM_QCH,
    CMU_NPUMEM_QCH_CON_IP_NPUMEM_QCH_2,
    CMU_NPUMEM_DBG_NFO_IP_NPUMEM_QCH_2,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH,
    CMU_NPUMEM_PCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCD_QCH,
    CMU_NPUMEM_DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCD_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK,
    CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH,
    CMU_NPUMEM_DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_CMU_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_CMU_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_D_TZPC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_D_TZPC_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_ECU_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_ECU_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_LH_INT_COMB_NPUMEM_0_QCH,
    CMU_NPUMEM_DBG_NFO_LH_INT_COMB_NPUMEM_0_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_LH_INT_COMB_NPUMEM_1_QCH,
    CMU_NPUMEM_DBG_NFO_LH_INT_COMB_NPUMEM_1_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    CMU_NPUMEM_QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCP_QCH,
    CMU_NPUMEM_DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCP_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK,
    CMU_NPUMEM_QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH,
    CMU_NPUMEM_DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK,
    CMU_NPUMEM_QCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LP_DNC_NPUMEM_QCH,
    CMU_NPUMEM_PCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_PCH,
    CMU_NPUMEM_DBG_NFO_SLH_AXI_MI_LP_DNC_NPUMEM_PCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SPC_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SPC_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_SPC_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_SPC_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK,
    CMU_NPUMEM_QCH_CON_SYSREG_NPUMEM_QCH,
    CMU_NPUMEM_DBG_NFO_SYSREG_NPUMEM_QCH,
    CMU_NPUMEM_CLK_CON_GAT_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_NPUMEM_DBG_NFO_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PERIC0_SPARE0_SPARE,
    CMU_PERIC0_SPARE1_SPARE,
    CMU_PERIC0_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIC0_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIC0_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_PERIC0_CLKOUT_CON_CMU_PERIC0_CLKOUT0,
    CMU_PERIC0_DBG_NFO_CMU_PERIC0_CLKOUT0,
    CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_DBG_UART,
    CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_DBG_UART,
    CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_I2C,
    CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_I2C,
    CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_USI04,
    CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_USI04,
    CMU_PERIC0_CLK_CON_DIV_CLK_PERIC0_USI22_SPI_I2C,
    CMU_PERIC0_DBG_NFO_DIV_CLK_PERIC0_USI22_SPI_I2C,
    CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP0_USER,
    CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_IP0_USER,
    CMU_PERIC0_DBG_NFO_MUX_CLKCMU_PERIC0_IP0_USER,
    CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_IP1_USER,
    CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_IP1_USER,
    CMU_PERIC0_DBG_NFO_MUX_CLKCMU_PERIC0_IP1_USER,
    CMU_PERIC0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER,
    CMU_PERIC0_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER,
    CMU_PERIC0_DBG_NFO_MUX_CLKCMU_PERIC0_NOC_USER,
    CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_DBG_UART,
    CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_DBG_UART,
    CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_I2C,
    CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_I2C,
    CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_USI04,
    CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_USI04,
    CMU_PERIC0_CLK_CON_MUX_CLK_PERIC0_USI22_SPI_I2C,
    CMU_PERIC0_DBG_NFO_MUX_CLK_PERIC0_USI22_SPI_I2C,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK,
    CMU_PERIC0_QCH_CON_I3C00_QCH_P,
    CMU_PERIC0_DBG_NFO_I3C00_QCH_P,
    CMU_PERIC0_QCH_CON_I3C00_QCH_S,
    CMU_PERIC0_DBG_NFO_I3C00_QCH_S,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK,
    CMU_PERIC0_QCH_CON_I3C01_QCH_P,
    CMU_PERIC0_DBG_NFO_I3C01_QCH_P,
    CMU_PERIC0_QCH_CON_I3C01_QCH_S,
    CMU_PERIC0_DBG_NFO_I3C01_QCH_S,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_SCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_SCLK,
    CMU_PERIC0_QCH_CON_I3C12_QCH_P,
    CMU_PERIC0_DBG_NFO_I3C12_QCH_P,
    CMU_PERIC0_QCH_CON_I3C12_QCH_S,
    CMU_PERIC0_DBG_NFO_I3C12_QCH_S,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_CMU_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_CMU_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_DBG_UART_QCH,
    CMU_PERIC0_DBG_NFO_DBG_UART_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_D_TZPC_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_D_TZPC_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_GPIO_DSE_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_GPIO_DSE_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_GPIO_DSE_QCH,
    CMU_PERIC0_DBG_NFO_GPIO_DSE_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_GPIO_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_GPIO_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_PCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_LH_INT_COMB_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_LH_INT_COMB_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0,
    CMU_PERIC0_QCH_CON_PWM_QCH,
    CMU_PERIC0_DBG_NFO_PWM_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
    CMU_PERIC0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_SLH_AXI_MI_P_PERIC0_QCH,
    CMU_PERIC0_PCH_CON_SLH_AXI_MI_P_PERIC0_PCH,
    CMU_PERIC0_DBG_NFO_SLH_AXI_MI_P_PERIC0_PCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SPC_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_SPC_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_SPC_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_SPC_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_SYSREG_PERIC0_QCH,
    CMU_PERIC0_DBG_NFO_SYSREG_PERIC0_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_USI04_I2C_QCH,
    CMU_PERIC0_DBG_NFO_USI04_I2C_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_USI04_USI_QCH,
    CMU_PERIC0_DBG_NFO_USI04_USI_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_USI12_I2C_QCH,
    CMU_PERIC0_DBG_NFO_USI12_I2C_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_USI13_I2C_QCH,
    CMU_PERIC0_DBG_NFO_USI13_I2C_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC0_QCH_CON_USI22_SPI_I2C_QCH,
    CMU_PERIC0_DBG_NFO_USI22_SPI_I2C_QCH,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI22_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI22_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC0_CLK_CON_GAT_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC0_DBG_NFO_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_SPARE0_SPARE,
    CMU_PERIC1_SPARE1_SPARE,
    CMU_PERIC1_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIC1_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIC1_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_PERIC1_CLKOUT_CON_CMU_PERIC1_CLKOUT0,
    CMU_PERIC1_DBG_NFO_CMU_PERIC1_CLKOUT0,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_I2C,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_I2C,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_SPI_MS_CTRL,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_SPI_MS_CTRL,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_UART_BT,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_UART_BT,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI07,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI07_SPI_I2C,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI07_SPI_I2C,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI08,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI08_SPI_I2C,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI08_SPI_I2C,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI09,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI09,
    CMU_PERIC1_CLK_CON_DIV_CLK_PERIC1_USI10,
    CMU_PERIC1_DBG_NFO_DIV_CLK_PERIC1_USI10,
    CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP0_USER,
    CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_IP0_USER,
    CMU_PERIC1_DBG_NFO_MUX_CLKCMU_PERIC1_IP0_USER,
    CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_IP1_USER,
    CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_IP1_USER,
    CMU_PERIC1_DBG_NFO_MUX_CLKCMU_PERIC1_IP1_USER,
    CMU_PERIC1_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER,
    CMU_PERIC1_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER,
    CMU_PERIC1_DBG_NFO_MUX_CLKCMU_PERIC1_NOC_USER,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_I2C,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_I2C,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_SPI_MS_CTRL,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_SPI_MS_CTRL,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_UART_BT,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_UART_BT,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI07,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI07_SPI_I2C,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI07_SPI_I2C,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI08,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI08_SPI_I2C,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI08_SPI_I2C,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI09,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI09,
    CMU_PERIC1_CLK_CON_MUX_CLK_PERIC1_USI10,
    CMU_PERIC1_DBG_NFO_MUX_CLK_PERIC1_USI10,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK,
    CMU_PERIC1_QCH_CON_I3C02_QCH_P,
    CMU_PERIC1_DBG_NFO_I3C02_QCH_P,
    CMU_PERIC1_QCH_CON_I3C02_QCH_S,
    CMU_PERIC1_DBG_NFO_I3C02_QCH_S,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK,
    CMU_PERIC1_QCH_CON_I3C04_QCH_P,
    CMU_PERIC1_DBG_NFO_I3C04_QCH_P,
    CMU_PERIC1_QCH_CON_I3C04_QCH_S,
    CMU_PERIC1_DBG_NFO_I3C04_QCH_S,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK,
    CMU_PERIC1_QCH_CON_I3C05_QCH_P,
    CMU_PERIC1_DBG_NFO_I3C05_QCH_P,
    CMU_PERIC1_QCH_CON_I3C05_QCH_S,
    CMU_PERIC1_DBG_NFO_I3C05_QCH_S,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_BT_UART_QCH,
    CMU_PERIC1_DBG_NFO_BT_UART_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_CMU_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_CMU_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_D_TZPC_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_D_TZPC_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_GPIO_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_GPIO_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_LH_INT_COMB_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_LH_INT_COMB_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_PERIC1_I2C_QCH,
    CMU_PERIC1_DBG_NFO_PERIC1_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
    CMU_PERIC1_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_SLH_AXI_MI_P_PERIC1_QCH,
    CMU_PERIC1_PCH_CON_SLH_AXI_MI_P_PERIC1_PCH,
    CMU_PERIC1_DBG_NFO_SLH_AXI_MI_P_PERIC1_PCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SPC_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SPC_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_SPC_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_SPC_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_SYSREG_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_SYSREG_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI07_SPI_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI07_SPI_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI07_USI_QCH,
    CMU_PERIC1_DBG_NFO_USI07_USI_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI08_SPI_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI08_SPI_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI08_USI_QCH,
    CMU_PERIC1_DBG_NFO_USI08_USI_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI09_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI09_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI09_USI_QCH,
    CMU_PERIC1_DBG_NFO_USI09_USI_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI10_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI10_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI10_USI_QCH,
    CMU_PERIC1_DBG_NFO_USI10_USI_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI14_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI14_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI15_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI15_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK,
    CMU_PERIC1_QCH_CON_USI16_I2C_QCH,
    CMU_PERIC1_DBG_NFO_USI16_I2C_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK,
    CMU_PERIC1_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH,
    CMU_PERIC1_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK,
    CMU_PERIC1_CLK_CON_GAT_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK,
    CMU_PERIC1_DBG_NFO_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_SPARE0_SPARE,
    CMU_PERIC2_SPARE1_SPARE,
    CMU_PERIC2_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIC2_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIC2_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_PERIC2_CLKOUT_CON_CMU_PERIC2_CLKOUT0,
    CMU_PERIC2_DBG_NFO_CMU_PERIC2_CLKOUT0,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_I2C,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_I2C,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_SPI_MS_CTRL,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_SPI_MS_CTRL,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI00,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI00_SPI_I2C,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI00_SPI_I2C,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI01,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI01_SPI_I2C,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI01_SPI_I2C,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI02,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI02,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI03,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI03,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI05,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI05,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI06,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI06,
    CMU_PERIC2_CLK_CON_DIV_CLK_PERIC2_USI11,
    CMU_PERIC2_DBG_NFO_DIV_CLK_PERIC2_USI11,
    CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP0_USER,
    CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_IP0_USER,
    CMU_PERIC2_DBG_NFO_MUX_CLKCMU_PERIC2_IP0_USER,
    CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_IP1_USER,
    CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_IP1_USER,
    CMU_PERIC2_DBG_NFO_MUX_CLKCMU_PERIC2_IP1_USER,
    CMU_PERIC2_PLL_CON0_MUX_CLKCMU_PERIC2_NOC_USER,
    CMU_PERIC2_PLL_CON1_MUX_CLKCMU_PERIC2_NOC_USER,
    CMU_PERIC2_DBG_NFO_MUX_CLKCMU_PERIC2_NOC_USER,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_I2C,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_I2C,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_SPI_MS_CTRL,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_SPI_MS_CTRL,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI00,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI00_SPI_I2C,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI00_SPI_I2C,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI01,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI01_SPI_I2C,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI01_SPI_I2C,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI02,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI02,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI03,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI03,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI05,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI05,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI06,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI06,
    CMU_PERIC2_CLK_CON_MUX_CLK_PERIC2_USI11,
    CMU_PERIC2_DBG_NFO_MUX_CLK_PERIC2_USI11,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C03_OIS_QCH_P,
    CMU_PERIC2_QCH_CON_I3C03_OIS_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C03_OIS_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C06_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C06_QCH_P,
    CMU_PERIC2_QCH_CON_I3C06_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C06_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C07_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C07_QCH_P,
    CMU_PERIC2_QCH_CON_I3C07_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C07_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C08_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C08_QCH_P,
    CMU_PERIC2_QCH_CON_I3C08_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C08_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C09_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C09_QCH_P,
    CMU_PERIC2_QCH_CON_I3C09_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C09_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C10_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C10_QCH_P,
    CMU_PERIC2_QCH_CON_I3C10_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C10_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK,
    CMU_PERIC2_QCH_CON_I3C11_QCH_P,
    CMU_PERIC2_DBG_NFO_I3C11_QCH_P,
    CMU_PERIC2_QCH_CON_I3C11_QCH_S,
    CMU_PERIC2_DBG_NFO_I3C11_QCH_S,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_CMU_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_CMU_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_D_TZPC_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_D_TZPC_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_GPIO_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_GPIO_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_LH_INT_COMB_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_LH_INT_COMB_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK,
    CMU_PERIC2_QCH_CON_SLH_AXI_MI_LP_CSIS_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_SLH_AXI_MI_LP_CSIS_PERIC2_QCH,
    CMU_PERIC2_PCH_CON_SLH_AXI_MI_LP_CSIS_PERIC2_PCH,
    CMU_PERIC2_DBG_NFO_SLH_AXI_MI_LP_CSIS_PERIC2_PCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK,
    CMU_PERIC2_QCH_CON_SLH_AXI_MI_P_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_SLH_AXI_MI_P_PERIC2_QCH,
    CMU_PERIC2_PCH_CON_SLH_AXI_MI_P_PERIC2_PCH,
    CMU_PERIC2_DBG_NFO_SLH_AXI_MI_P_PERIC2_PCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SPC_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SPC_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_SPC_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_SPC_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_SYSREG_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_SYSREG_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI00_SPI_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI00_SPI_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI00_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI00_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI01_SPI_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI01_SPI_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI01_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI01_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI02_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI02_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI02_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI02_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI03_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI03_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI03_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI03_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI05_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI05_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI05_USI_OIS_QCH,
    CMU_PERIC2_DBG_NFO_USI05_USI_OIS_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI06_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI06_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI06_USI_OIS_QCH,
    CMU_PERIC2_DBG_NFO_USI06_USI_OIS_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI11_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI11_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI11_USI_QCH,
    CMU_PERIC2_DBG_NFO_USI11_USI_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI17_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI17_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI18_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI18_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI19_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI19_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI20_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI20_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK,
    CMU_PERIC2_QCH_CON_USI21_I2C_QCH,
    CMU_PERIC2_DBG_NFO_USI21_I2C_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK,
    CMU_PERIC2_QCH_CON_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH,
    CMU_PERIC2_DBG_NFO_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK,
    CMU_PERIC2_CLK_CON_GAT_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK,
    CMU_PERIC2_DBG_NFO_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK,
    CMU_PERIS_SPARE0_SPARE,
    CMU_PERIS_SPARE1_SPARE,
    CMU_PERIS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PERIS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PERIS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_PERIS_CLK_CON_CLKBUF_CLK_PERIS_TMU,
    CMU_PERIS_DBG_NFO_CLKBUF_CLK_PERIS_TMU,
    CMU_PERIS_CLKOUT_CON_CMU_PERIS_CLKOUT0,
    CMU_PERIS_DBG_NFO_CMU_PERIS_CLKOUT0,
    CMU_PERIS_CLK_CON_DIV_CLK_PERIS_DIV_OSCCLK,
    CMU_PERIS_DBG_NFO_DIV_CLK_PERIS_DIV_OSCCLK,
    CMU_PERIS_CLK_CON_DIV_CLK_PERIS_NOCP,
    CMU_PERIS_DBG_NFO_DIV_CLK_PERIS_NOCP,
    CMU_PERIS_CLK_CON_DIV_CLK_PERIS_OTP,
    CMU_PERIS_DBG_NFO_DIV_CLK_PERIS_OTP,
    CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_NOC_USER,
    CMU_PERIS_PLL_CON1_MUX_CLKCMU_PERIS_NOC_USER,
    CMU_PERIS_DBG_NFO_MUX_CLKCMU_PERIS_NOC_USER,
    CMU_PERIS_PLL_CON0_MUX_CLKCMU_PERIS_TMU_USER,
    CMU_PERIS_PLL_CON1_MUX_CLKCMU_PERIS_TMU_USER,
    CMU_PERIS_DBG_NFO_MUX_CLKCMU_PERIS_TMU_USER,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_GIC,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_GIC,
    CMU_PERIS_PLL_CON0_MUX_CLK_PERIS_GIC_USER,
    CMU_PERIS_PLL_CON1_MUX_CLK_PERIS_GIC_USER,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_GIC_USER,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU0,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU0,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU1,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU1,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU2,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU2,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU3,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU3,
    CMU_PERIS_CLK_CON_MUX_CLK_PERIS_TMU4,
    CMU_PERIS_DBG_NFO_MUX_CLK_PERIS_TMU4,
    CMU_PERIS_UNDEFINED_PERIS_HCHGEN_CLKMUX_GIC,
    CMU_PERIS_SW_PERIS_HCHGEN_CLKMUX_GIC,
    CMU_PERIS_DMYQCH_CON_PERIS_OSCCLK,
    CMU_PERIS_DBG_NFO_PERIS_OSCCLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_QCH_CON_OTP_CON_SUB_QCH,
    CMU_PERIS_DBG_NFO_OTP_CON_SUB_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
    CMU_PERIS_QCH_CON_OTP_CON_TOP_QCH,
    CMU_PERIS_DBG_NFO_OTP_CON_TOP_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK,
    CMU_PERIS_QCH_CON_GIC_QCH,
    CMU_PERIS_DBG_NFO_GIC_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_MI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AST_MI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_LH_AST_MI_LD_ICC_CPUCL0_PERIS_QCH,
    CMU_PERIS_DBG_NFO_LH_AST_MI_LD_ICC_CPUCL0_PERIS_QCH,
    CMU_PERIS_PCH_CON_LH_AST_MI_LD_ICC_CPUCL0_PERIS_PCH,
    CMU_PERIS_DBG_NFO_LH_AST_MI_LD_ICC_CPUCL0_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AST_SI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AST_SI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_LH_AST_SI_LD_IRI_PERIS_CPUCL0_QCH,
    CMU_PERIS_DBG_NFO_LH_AST_SI_LD_IRI_PERIS_CPUCL0_QCH,
    CMU_PERIS_PCH_CON_LH_AST_SI_LD_IRI_PERIS_CPUCL0_PCH,
    CMU_PERIS_DBG_NFO_LH_AST_SI_LD_IRI_PERIS_CPUCL0_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_SLH_AXI_MI_P_GIC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_GIC_PERIS_QCH,
    CMU_PERIS_PCH_CON_SLH_AXI_MI_P_GIC_PERIS_PCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_GIC_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_LLCAID_D_PERIS_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_LLCAID_D_PERIS_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_AXI_DS_128TO32_D_PERIS_IPCLKPORT_MAINCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_AXI_DS_128TO32_D_PERIS_IPCLKPORT_MAINCLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_LH_AXI_SI_D_PERIS_QCH,
    CMU_PERIS_DBG_NFO_LH_AXI_SI_D_PERIS_QCH,
    CMU_PERIS_PCH_CON_LH_AXI_SI_D_PERIS_PCH,
    CMU_PERIS_DBG_NFO_LH_AXI_SI_D_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LLCAID_D_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LLCAID_D_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_LLCAID_D_PERIS_QCH,
    CMU_PERIS_DBG_NFO_LLCAID_D_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK,
    CMU_PERIS_QCH_CON_PDMA_QCH,
    CMU_PERIS_DBG_NFO_PDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK,
    CMU_PERIS_MEMPG_CON_S2MPU_S0_PERIS_0,
    CMU_PERIS_DBG_NFO_MEMPG_CON_S2MPU_S0_PERIS_0,
    CMU_PERIS_QCH_CON_S2MPU_S0_PERIS_QCH_S0,
    CMU_PERIS_DBG_NFO_S2MPU_S0_PERIS_QCH_S0,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK,
    CMU_PERIS_QCH_CON_S2MPU_S0_PMMU0_PERIS_QCH_S0,
    CMU_PERIS_DBG_NFO_S2MPU_S0_PMMU0_PERIS_QCH_S0,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_SLH_AST_SI_G_PPMU_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SLH_AST_SI_G_PPMU_PERIS_QCH,
    CMU_PERIS_PCH_CON_SLH_AST_SI_G_PPMU_PERIS_PCH,
    CMU_PERIS_DBG_NFO_SLH_AST_SI_G_PPMU_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK,
    CMU_PERIS_QCH_CON_SPDMA_QCH,
    CMU_PERIS_DBG_NFO_SPDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK,
    CMU_PERIS_QCH_CON_VGEN_D_PDMA_QCH,
    CMU_PERIS_DBG_NFO_VGEN_D_PDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK,
    CMU_PERIS_QCH_CON_VGEN_D_SPDMA_QCH,
    CMU_PERIS_DBG_NFO_VGEN_D_SPDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_CMU_PERIS_QCH,
    CMU_PERIS_DBG_NFO_CMU_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_D_TZPC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_D_TZPC_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_LH_INT_COMB_PERIS_QCH,
    CMU_PERIS_DBG_NFO_LH_INT_COMB_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PARITY_INT_COMB_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PARITY_INT_COMB_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_PARITY_INT_COMB_QCH,
    CMU_PERIS_DBG_NFO_PARITY_INT_COMB_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_PPMU_D_PERIS_QCH,
    CMU_PERIS_DBG_NFO_PPMU_D_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_QE_D_PDMA_QCH,
    CMU_PERIS_DBG_NFO_QE_D_PDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_QE_D_SPDMA_QCH,
    CMU_PERIS_DBG_NFO_QE_D_SPDMA_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_S2PC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_S2PC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_S2PC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_S2PC_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK,
    CMU_PERIS_QCH_CON_SLH_AXI_MI_P_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_PERIS_QCH,
    CMU_PERIS_PCH_CON_SLH_AXI_MI_P_PERIS_PCH,
    CMU_PERIS_DBG_NFO_SLH_AXI_MI_P_PERIS_PCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_SPC_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SPC_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_SYSREG_PERIS_QCH,
    CMU_PERIS_DBG_NFO_SYSREG_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_0_QCH,
    CMU_PERIS_DBG_NFO_TMU_0_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_1_QCH,
    CMU_PERIS_DBG_NFO_TMU_1_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_2_QCH,
    CMU_PERIS_DBG_NFO_TMU_2_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_3_QCH,
    CMU_PERIS_DBG_NFO_TMU_3_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_4_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_4_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_TMU_4_QCH,
    CMU_PERIS_DBG_NFO_TMU_4_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_WDT0_QCH,
    CMU_PERIS_DBG_NFO_WDT0_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK,
    CMU_PERIS_QCH_CON_WDT1_QCH,
    CMU_PERIS_DBG_NFO_WDT1_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK,
    CMU_PERIS_DMYQCH_CON_DFTMUX_PERIS_QCH,
    CMU_PERIS_DBG_NFO_DFTMUX_PERIS_QCH,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK,
    CMU_PERIS_DMYQCH_CON_TMU_0_QCH_ICLK,
    CMU_PERIS_DBG_NFO_TMU_0_QCH_ICLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK,
    CMU_PERIS_DMYQCH_CON_TMU_1_QCH_ICLK,
    CMU_PERIS_DBG_NFO_TMU_1_QCH_ICLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK,
    CMU_PERIS_DMYQCH_CON_TMU_2_QCH_ICLK,
    CMU_PERIS_DBG_NFO_TMU_2_QCH_ICLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK,
    CMU_PERIS_DMYQCH_CON_TMU_3_QCH_ICLK,
    CMU_PERIS_DBG_NFO_TMU_3_QCH_ICLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU4_IPCLKPORT_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU4_IPCLKPORT_CLK,
    CMU_PERIS_CLK_CON_GAT_BLK_PERIS_UID_TMU_4_IPCLKPORT_I_CLK,
    CMU_PERIS_DBG_NFO_BLK_PERIS_UID_TMU_4_IPCLKPORT_I_CLK,
    CMU_PERIS_DMYQCH_CON_TMU_4_QCH_ICLK,
    CMU_PERIS_DBG_NFO_TMU_4_QCH_ICLK,
    CMU_RGBP_SPARE0_SPARE,
    CMU_RGBP_SPARE1_SPARE,
    CMU_RGBP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_RGBP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_RGBP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_RGBP_CLKOUT_CON_CMU_RGBP_CLKOUT0,
    CMU_RGBP_DBG_NFO_CMU_RGBP_CLKOUT0,
    CMU_RGBP_CLK_CON_DIV_CLK_RGBP_NOCP,
    CMU_RGBP_DBG_NFO_DIV_CLK_RGBP_NOCP,
    CMU_RGBP_PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER,
    CMU_RGBP_PLL_CON1_MUX_CLKCMU_RGBP_NOC_USER,
    CMU_RGBP_DBG_NFO_MUX_CLKCMU_RGBP_NOC_USER,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_AD_APB_C0_RGBP_IPCLKPORT_PCLKM,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_AD_APB_C0_RGBP_IPCLKPORT_PCLKM,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_ACEL_SI_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_ACEL_SI_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_ACEL_SI_D0_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_ACEL_SI_D0_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_ACEL_SI_D0_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_ACEL_SI_D0_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_ACEL_SI_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_ACEL_SI_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_ACEL_SI_D1_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_ACEL_SI_D1_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_ACEL_SI_D1_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_ACEL_SI_D1_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_MI_OTF0_BYRP_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF0_BYRP_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_MI_OTF0_BYRP_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF0_BYRP_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_MI_OTF1_BYRP_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF1_BYRP_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_MI_OTF1_BYRP_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF1_BYRP_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_MI_OTF2_BYRP_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF2_BYRP_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_MI_OTF2_BYRP_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF2_BYRP_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_MI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_MI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_MI_OTF3_BYRP_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF3_BYRP_RGBP_QCH,
    CMU_RGBP_PCH_CON_LH_AST_MI_OTF3_BYRP_RGBP_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_MI_OTF3_BYRP_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_SI_OTF0_RGBP_CSIS_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF0_RGBP_CSIS_QCH,
    CMU_RGBP_PCH_CON_LH_AST_SI_OTF0_RGBP_CSIS_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF0_RGBP_CSIS_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_SI_OTF1_RGBP_CSIS_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF1_RGBP_CSIS_QCH,
    CMU_RGBP_PCH_CON_LH_AST_SI_OTF1_RGBP_CSIS_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF1_RGBP_CSIS_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_SI_OTF2_RGBP_CSIS_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF2_RGBP_CSIS_QCH,
    CMU_RGBP_PCH_CON_LH_AST_SI_OTF2_RGBP_CSIS_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF2_RGBP_CSIS_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_AST_SI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_AST_SI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LH_AST_SI_OTF3_RGBP_CSIS_QCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF3_RGBP_CSIS_QCH,
    CMU_RGBP_PCH_CON_LH_AST_SI_OTF3_RGBP_CSIS_PCH,
    CMU_RGBP_DBG_NFO_LH_AST_SI_OTF3_RGBP_CSIS_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LLCAID_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LLCAID_D0_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LLCAID_D0_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LLCAID_D0_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LLCAID_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LLCAID_D1_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_LLCAID_D1_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LLCAID_D1_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK,
    CMU_RGBP_QCH_CON_L_SIU_RGBP_QCH,
    CMU_RGBP_DBG_NFO_L_SIU_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_MEMPG_CON_RGBP_0,
    CMU_RGBP_DBG_NFO_MEMPG_CON_RGBP_0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0,
    CMU_RGBP_QCH_CON_RGBP_QCH,
    CMU_RGBP_DBG_NFO_RGBP_QCH,
    CMU_RGBP_QCH_CON_RGBP_QCH_VOTF0,
    CMU_RGBP_DBG_NFO_RGBP_QCH_VOTF0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH,
    CMU_RGBP_DBG_NFO_SLH_AST_SI_G_PPMU_RGBP_QCH,
    CMU_RGBP_PCH_CON_SLH_AST_SI_G_PPMU_RGBP_PCH,
    CMU_RGBP_DBG_NFO_SLH_AST_SI_G_PPMU_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU0_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_PMMU1_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_MEMPG_CON_SYSMMU_S0_RGBP_1,
    CMU_RGBP_DBG_NFO_MEMPG_CON_SYSMMU_S0_RGBP_1,
    CMU_RGBP_QCH_CON_SYSMMU_S0_RGBP_QCH_S0,
    CMU_RGBP_DBG_NFO_SYSMMU_S0_RGBP_QCH_S0,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_D10_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_D10_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_VGEN_D10_RGBP_QCH,
    CMU_RGBP_DBG_NFO_VGEN_D10_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_D11_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_D11_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_VGEN_D11_RGBP_QCH,
    CMU_RGBP_DBG_NFO_VGEN_D11_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_D12_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_D12_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_VGEN_D12_RGBP_QCH,
    CMU_RGBP_DBG_NFO_VGEN_D12_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_D13_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_D13_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_VGEN_D13_RGBP_QCH,
    CMU_RGBP_DBG_NFO_VGEN_D13_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK,
    CMU_RGBP_QCH_CON_VGEN_LITE_RGBP_QCH,
    CMU_RGBP_DBG_NFO_VGEN_LITE_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_CMU_RGBP_QCH,
    CMU_RGBP_DBG_NFO_CMU_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_D_TZPC_RGBP_QCH,
    CMU_RGBP_DBG_NFO_D_TZPC_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_LH_INT_COMB_RGBP_QCH,
    CMU_RGBP_DBG_NFO_LH_INT_COMB_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_PPMU_D0_RGBP_QCH,
    CMU_RGBP_DBG_NFO_PPMU_D0_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_PPMU_D1_RGBP_QCH,
    CMU_RGBP_DBG_NFO_PPMU_D1_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_S2PC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_S2PC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_S2PC_RGBP_QCH,
    CMU_RGBP_DBG_NFO_S2PC_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK,
    CMU_RGBP_QCH_CON_SLH_AXI_MI_P_RGBP_QCH,
    CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_QCH,
    CMU_RGBP_PCH_CON_SLH_AXI_MI_P_RGBP_PCH,
    CMU_RGBP_DBG_NFO_SLH_AXI_MI_P_RGBP_PCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SPC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SPC_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_SPC_RGBP_QCH,
    CMU_RGBP_DBG_NFO_SPC_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK,
    CMU_RGBP_QCH_CON_SYSREG_RGBP_QCH,
    CMU_RGBP_DBG_NFO_SYSREG_RGBP_QCH,
    CMU_RGBP_CLK_CON_GAT_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_RGBP_DBG_NFO_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SDMA_SPARE0_SPARE,
    CMU_SDMA_SPARE1_SPARE,
    CMU_SDMA_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_SDMA_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_SDMA_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_SDMA_CLKOUT_CON_CMU_SDMA_CLKOUT0,
    CMU_SDMA_DBG_NFO_CMU_SDMA_CLKOUT0,
    CMU_SDMA_CLK_CON_DIV_CLK_SDMA_NOCP,
    CMU_SDMA_DBG_NFO_DIV_CLK_SDMA_NOCP,
    CMU_SDMA_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER,
    CMU_SDMA_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER,
    CMU_SDMA_DBG_NFO_MUX_CLKCMU_SDMA_NOC_USER,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_AS_APB_VGEN_D_IPDNC_IPCLKPORT_PCLKM,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_AS_APB_VGEN_D_IPDNC_IPCLKPORT_PCLKM,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_MEMPG_CON_IP_SDMA_0,
    CMU_SDMA_DBG_NFO_MEMPG_CON_IP_SDMA_0,
    CMU_SDMA_QCH_CON_IP_SDMA_QCH,
    CMU_SDMA_DBG_NFO_IP_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH,
    CMU_SDMA_PCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH,
    CMU_SDMA_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH,
    CMU_SDMA_PCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_PCH,
    CMU_SDMA_DBG_NFO_LH_AXI_MI_LD_MMU_DNC_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH,
    CMU_SDMA_PCH_CON_LH_TAXI_SI_D0_SDMA_NOCL2A_PCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D0_SDMA_NOCL2A_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH,
    CMU_SDMA_PCH_CON_LH_TAXI_SI_D1_SDMA_NOCL2A_PCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D1_SDMA_NOCL2A_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH,
    CMU_SDMA_PCH_CON_LH_TAXI_SI_D2_SDMA_NOCL2A_PCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D2_SDMA_NOCL2A_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH,
    CMU_SDMA_PCH_CON_LH_TAXI_SI_D3_SDMA_NOCL2A_PCH,
    CMU_SDMA_DBG_NFO_LH_TAXI_SI_D3_SDMA_NOCL2A_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LLCAID_D0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LLCAID_D0_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LLCAID_D0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LLCAID_D0_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LLCAID_D1_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LLCAID_D1_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LLCAID_D1_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LLCAID_D1_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LLCAID_D2_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LLCAID_D2_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LLCAID_D2_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LLCAID_D2_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LLCAID_D3_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LLCAID_D3_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LLCAID_D3_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LLCAID_D3_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LLCAID_D_IPDNC_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LLCAID_D_IPDNC_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_LLCAID_D_IPDNC_QCH,
    CMU_SDMA_DBG_NFO_LLCAID_D_IPDNC_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCD_QCH,
    CMU_SDMA_DBG_NFO_RSTNSYNC_CLK_SDMA_NOCD_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH,
    CMU_SDMA_DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK,
    CMU_SDMA_QCH_CON_SIU_G_PPMU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SIU_G_PPMU_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_SLH_AST_SI_G_PPMU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SLH_AST_SI_G_PPMU_SDMA_QCH,
    CMU_SDMA_PCH_CON_SLH_AST_SI_G_PPMU_SDMA_PCH,
    CMU_SDMA_DBG_NFO_SLH_AST_SI_G_PPMU_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU0_SDMA_4,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU0_SDMA_4,
    CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU0_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU0_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU1_SDMA_5,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU1_SDMA_5,
    CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU1_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU1_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU2_SDMA_6,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU2_SDMA_6,
    CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU2_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU2_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_PMMU3_SDMA_7,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_PMMU3_SDMA_7,
    CMU_SDMA_QCH_CON_SYSMMU_S0_PMMU3_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_PMMU3_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_SDMA_1,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_SDMA_1,
    CMU_SDMA_MEMPG_CON_SYSMMU_S0_SDMA_3,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S0_SDMA_3,
    CMU_SDMA_QCH_CON_SYSMMU_S0_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S0_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S1_PMMU0_SDMA_9,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S1_PMMU0_SDMA_9,
    CMU_SDMA_QCH_CON_SYSMMU_S1_PMMU0_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S1_PMMU0_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_MEMPG_CON_SYSMMU_S1_SDMA_2,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S1_SDMA_2,
    CMU_SDMA_MEMPG_CON_SYSMMU_S1_SDMA_8,
    CMU_SDMA_DBG_NFO_MEMPG_CON_SYSMMU_S1_SDMA_8,
    CMU_SDMA_QCH_CON_SYSMMU_S1_SDMA_QCH_S0,
    CMU_SDMA_DBG_NFO_SYSMMU_S1_SDMA_QCH_S0,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_MEMPG_CON_TREX_D_SDMA_10,
    CMU_SDMA_DBG_NFO_MEMPG_CON_TREX_D_SDMA_10,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_D0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_VGEN_D0_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_VGEN_D0_SDMA_QCH,
    CMU_SDMA_DBG_NFO_VGEN_D0_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_D1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_VGEN_D1_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_VGEN_D1_SDMA_QCH,
    CMU_SDMA_DBG_NFO_VGEN_D1_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_D2_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_VGEN_D2_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_VGEN_D2_SDMA_QCH,
    CMU_SDMA_DBG_NFO_VGEN_D2_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_D3_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_VGEN_D3_SDMA_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_VGEN_D3_SDMA_QCH,
    CMU_SDMA_DBG_NFO_VGEN_D3_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_VGEN_D_IPDNC_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_VGEN_D_IPDNC_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_VGEN_D_IPDNC_QCH,
    CMU_SDMA_DBG_NFO_VGEN_D_IPDNC_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_CMU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_CMU_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_D_TZPC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_D_TZPC_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_ECU_SDMA_QCH,
    CMU_SDMA_DBG_NFO_ECU_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_LH_INT_COMB_SDMA_QCH,
    CMU_SDMA_DBG_NFO_LH_INT_COMB_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_IPDNC_QCH,
    CMU_SDMA_DBG_NFO_PPMU_IPDNC_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_SDMA0_QCH,
    CMU_SDMA_DBG_NFO_PPMU_SDMA0_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_SDMA1_QCH,
    CMU_SDMA_DBG_NFO_PPMU_SDMA1_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_SDMA2_QCH,
    CMU_SDMA_DBG_NFO_PPMU_SDMA2_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_PPMU_SDMA3_QCH,
    CMU_SDMA_DBG_NFO_PPMU_SDMA3_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_RSTNSYNC_CLK_SDMA_NOCP_QCH,
    CMU_SDMA_DBG_NFO_RSTNSYNC_CLK_SDMA_NOCP_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK,
    CMU_SDMA_QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH,
    CMU_SDMA_DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_S2PC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_S2PC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_S2PC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_S2PC_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
    CMU_SDMA_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_QCH,
    CMU_SDMA_PCH_CON_SLH_AXI_MI_LP_DNC_SDMA_PCH,
    CMU_SDMA_DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_PCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SPC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SPC_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_SPC_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SPC_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_SYSREG_SDMA_QCH,
    CMU_SDMA_DBG_NFO_SYSREG_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK,
    CMU_SDMA_QCH_CON_TREX_D_SDMA_QCH,
    CMU_SDMA_DBG_NFO_TREX_D_SDMA_QCH,
    CMU_SDMA_CLK_CON_GAT_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SDMA_DBG_NFO_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SNPU_SPARE0_SPARE,
    CMU_SNPU_SPARE1_SPARE,
    CMU_SNPU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_SNPU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_SNPU_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_SNPU_CLK_CON_CLKBUF_CLK_SNPU_CU,
    CMU_SNPU_DBG_NFO_CLKBUF_CLK_SNPU_CU,
    CMU_SNPU_CLK_CON_CLKBUF_CLK_SNPU_XMAA0,
    CMU_SNPU_DBG_NFO_CLKBUF_CLK_SNPU_XMAA0,
    CMU_SNPU_CLK_CON_CLKBUF_CLK_SNPU_XMAA1,
    CMU_SNPU_DBG_NFO_CLKBUF_CLK_SNPU_XMAA1,
    CMU_SNPU_CLKOUT_CON_CMU_SNPU_CLKOUT0,
    CMU_SNPU_DBG_NFO_CMU_SNPU_CLKOUT0,
    CMU_SNPU_UNDEFINED_DIV_CLK_SNPU_CU,
    CMU_SNPU_CLKDIVSTEP_CON_DIV_CLK_SNPU_CU,
    CMU_SNPU_CLKDIVSTEP_DIV_CLK_SNPU_CU,
    CMU_SNPU_DBG_NFO_DIV_CLK_SNPU_CU,
    CMU_SNPU_CLKDIVSTEP_STAT_DIV_CLK_SNPU_CU,
    CMU_SNPU_UNDEFINED_DIV_CLK_SNPU_NOC,
    CMU_SNPU_CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC,
    CMU_SNPU_CLKDIVSTEP_DIV_CLK_SNPU_NOC,
    CMU_SNPU_DBG_NFO_DIV_CLK_SNPU_NOC,
    CMU_SNPU_CLKDIVSTEP_STAT_DIV_CLK_SNPU_NOC,
    CMU_SNPU_CLK_CON_DIV_CLK_SNPU_NOCP,
    CMU_SNPU_DBG_NFO_DIV_CLK_SNPU_NOCP,
    CMU_SNPU_UNDEFINED_DIV_CLK_SNPU_XMAA,
    CMU_SNPU_CLKDIVSTEP_CON_DIV_CLK_SNPU_XMAA,
    CMU_SNPU_CLKDIVSTEP_DIV_CLK_SNPU_XMAA,
    CMU_SNPU_DBG_NFO_DIV_CLK_SNPU_XMAA,
    CMU_SNPU_CLKDIVSTEP_STAT_DIV_CLK_SNPU_XMAA,
    CMU_SNPU_PLL_CON0_MUX_CLKCMU_SNPU_CU_USER,
    CMU_SNPU_PLL_CON1_MUX_CLKCMU_SNPU_CU_USER,
    CMU_SNPU_DBG_NFO_MUX_CLKCMU_SNPU_CU_USER,
    CMU_SNPU_PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER,
    CMU_SNPU_PLL_CON1_MUX_CLKCMU_SNPU_NOC_USER,
    CMU_SNPU_DBG_NFO_MUX_CLKCMU_SNPU_NOC_USER,
    CMU_SNPU_PLL_CON0_MUX_CLKCMU_SNPU_XMAA_USER,
    CMU_SNPU_PLL_CON1_MUX_CLKCMU_SNPU_XMAA_USER,
    CMU_SNPU_DBG_NFO_MUX_CLKCMU_SNPU_XMAA_USER,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CU,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CU,
    CMU_SNPU_QCH_CON_IP_SNPU_QCH,
    CMU_SNPU_DBG_NFO_IP_SNPU_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_CU_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_CU_IPCLKPORT_CLK,
    CMU_SNPU_QCH_CON_RSTNSYNC_SR_CLK_SNPU_CU_QCH,
    CMU_SNPU_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_CU_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE,
    CMU_SNPU_MEMPG_CON_IP_SNPU_0,
    CMU_SNPU_DBG_NFO_MEMPG_CON_IP_SNPU_0,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH,
    CMU_SNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_PCH,
    CMU_SNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH,
    CMU_SNPU_PCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH,
    CMU_SNPU_DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,
    CMU_SNPU_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH,
    CMU_SNPU_PCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH,
    CMU_SNPU_DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,
    CMU_SNPU_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH,
    CMU_SNPU_PCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH,
    CMU_SNPU_DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU_QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH,
    CMU_SNPU_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCD_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK,
    CMU_SNPU_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH,
    CMU_SNPU_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_QCH_CON_CMU_SNPU_QCH,
    CMU_SNPU_DBG_NFO_CMU_SNPU_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_QCH_CON_D_TZPC_SNPU_QCH,
    CMU_SNPU_DBG_NFO_D_TZPC_SNPU_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_QCH_CON_ECU_SNPU_QCH,
    CMU_SNPU_DBG_NFO_ECU_SNPU_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_PCLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_PCLK,
    CMU_SNPU_QCH_CON_HTU_SNPU_QCH_PCLK,
    CMU_SNPU_DBG_NFO_HTU_SNPU_QCH_PCLK,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_QCH_CON_LH_INT_COMB_SNPU_QCH,
    CMU_SNPU_DBG_NFO_LH_INT_COMB_SNPU_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU_QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH,
    CMU_SNPU_DBG_NFO_RSTNSYNC_CLK_SNPU_NOCP_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK,
    CMU_SNPU_QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH,
    CMU_SNPU_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH,
    CMU_SNPU_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_QCH,
    CMU_SNPU_PCH_CON_SLH_AXI_MI_LP_DNC_SNPU_PCH,
    CMU_SNPU_DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_PCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_SPC_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_SPC_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_QCH_CON_SPC_SNPU_QCH,
    CMU_SNPU_DBG_NFO_SPC_SNPU_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK,
    CMU_SNPU_QCH_CON_SYSREG_SNPU_QCH,
    CMU_SNPU_DBG_NFO_SYSREG_SNPU_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_SNPU_QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH,
    CMU_SNPU_DBG_NFO_RSTNSYNC_CLK_SNPU_OSCCLK_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_CLK,
    CMU_SNPU_QCH_CON_HTU_SNPU_QCH_CLK,
    CMU_SNPU_DBG_NFO_HTU_SNPU_QCH_CLK,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_POWERIP_RET_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_POWERIP_RET_IPCLKPORT_CLK,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA0,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA0,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA0_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA0_IPCLKPORT_CLK,
    CMU_SNPU_QCH_CON_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH,
    CMU_SNPU_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA1,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA1,
    CMU_SNPU_QCH_CON_IP_SNPU_QCH_CORE,
    CMU_SNPU_DBG_NFO_IP_SNPU_QCH_CORE,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA1_IPCLKPORT_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA1_IPCLKPORT_CLK,
    CMU_SNPU_QCH_CON_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH,
    CMU_SNPU_DBG_NFO_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH,
    CMU_SNPU_CLK_CON_GAT_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_SNPU_DBG_NFO_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PSP_SPARE0_SPARE,
    CMU_PSP_SPARE1_SPARE,
    CMU_PSP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PSP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PSP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_PSP_CLKOUT_CON_CMU_PSP_CLKOUT0,
    CMU_PSP_DBG_NFO_CMU_PSP_CLKOUT0,
    CMU_PSP_CLK_CON_DIV_CLK_PSP_NOCD_LH,
    CMU_PSP_DBG_NFO_DIV_CLK_PSP_NOCD_LH,
    CMU_PSP_CLK_CON_DIV_CLK_PSP_NOCP,
    CMU_PSP_DBG_NFO_DIV_CLK_PSP_NOCP,
    CMU_PSP_PLL_CON0_MUX_CLKCMU_PSP_NOC_USER,
    CMU_PSP_PLL_CON1_MUX_CLKCMU_PSP_NOC_USER,
    CMU_PSP_DBG_NFO_MUX_CLKCMU_PSP_NOC_USER,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_AD_APB_LLCAID_D_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_AD_APB_LLCAID_D_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_AD_APB_SYSMMU_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_AD_APB_SYSMMU_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_LH_AXI_MI_IP_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_LH_AXI_MI_IP_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_QCH_CON_LH_AXI_MI_IP_PSP_QCH,
    CMU_PSP_DBG_NFO_LH_AXI_MI_IP_PSP_QCH,
    CMU_PSP_PCH_CON_LH_AXI_MI_IP_PSP_PCH,
    CMU_PSP_DBG_NFO_LH_AXI_MI_IP_PSP_PCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_LLCAID_D_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_LLCAID_D_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_QCH_CON_LLCAID_D_PSP_QCH,
    CMU_PSP_DBG_NFO_LLCAID_D_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK,
    CMU_PSP_DMYQCH_CON_OTP_DESERIAL_PUF_QCH,
    CMU_PSP_DBG_NFO_OTP_DESERIAL_PUF_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_FCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_FCLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_CLK_PSP_CM35P_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_CLK_PSP_CM35P_IPCLKPORT_CLK,
    CMU_PSP_QCH_CON_RSTNSYNC_CLK_PSP_CM35P_QCH,
    CMU_PSP_DBG_NFO_RSTNSYNC_CLK_PSP_CM35P_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_LH_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_LH_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK,
    CMU_PSP_QCH_CON_RSTNSYNC_SR_CLK_PSP_PUF_QCH,
    CMU_PSP_DBG_NFO_RSTNSYNC_SR_CLK_PSP_PUF_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK,
    CMU_PSP_QCH_CON_S2MPU_S0_PMMU0_PSP_QCH,
    CMU_PSP_DBG_NFO_S2MPU_S0_PMMU0_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK,
    CMU_PSP_MEMPG_CON_S2MPU_S0_PSP_0,
    CMU_PSP_DBG_NFO_MEMPG_CON_S2MPU_S0_PSP_0,
    CMU_PSP_QCH_CON_S2MPU_S0_PSP_QCH,
    CMU_PSP_DBG_NFO_S2MPU_S0_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SLH_AST_SI_G_PPMU_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SLH_AST_SI_G_PPMU_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_QCH_CON_SLH_AST_SI_G_PPMU_PSP_QCH,
    CMU_PSP_DBG_NFO_SLH_AST_SI_G_PPMU_PSP_QCH,
    CMU_PSP_PCH_CON_SLH_AST_SI_G_PPMU_PSP_PCH,
    CMU_PSP_DBG_NFO_SLH_AST_SI_G_PPMU_PSP_PCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_D_SS_PSP_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_D_SS_PSP_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_P_SS_PSP_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_P_SS_PSP_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_DATA_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_DATA_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_PERI_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_PERI_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_CLKIN,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_CLKIN,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_SS_PSP_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_SS_PSP_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SS_PSP_IPCLKPORT_SPEX_SS_PSP_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SS_PSP_IPCLKPORT_SPEX_SS_PSP_CLK,
    CMU_PSP_QCH_CON_SS_PSP_QCH_BARAC_D,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_BARAC_D,
    CMU_PSP_QCH_CON_SS_PSP_QCH_BARAC_P,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_BARAC_P,
    CMU_PSP_QCH_CON_SS_PSP_QCH_CM35P,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_CM35P,
    CMU_PSP_QCH_CON_SS_PSP_QCH_DBG,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_DBG,
    CMU_PSP_QCH_CON_SS_PSP_QCH_FPU,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_FPU,
    CMU_PSP_QCH_CON_SS_PSP_QCH_PUF,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_PUF,
    CMU_PSP_QCH_CON_SS_PSP_QCH_SC,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_SC,
    CMU_PSP_QCH_CON_SS_PSP_QCH_SPEX,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_SPEX,
    CMU_PSP_DMYQCH_CON_SS_PSP_QCH_DAP,
    CMU_PSP_DBG_NFO_SS_PSP_QCH_DAP,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK,
    CMU_PSP_QCH_CON_VGEN_LITE_PSP_QCH,
    CMU_PSP_DBG_NFO_VGEN_LITE_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_XIU_D_PSP_IPCLKPORT_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_XIU_D_PSP_IPCLKPORT_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK_SSB,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK_SSB,
    CMU_PSP_QCH_CON_LH_ACEL_SI_D_PSP_QCH,
    CMU_PSP_DBG_NFO_LH_ACEL_SI_D_PSP_QCH,
    CMU_PSP_PCH_CON_LH_ACEL_SI_D_PSP_PCH,
    CMU_PSP_DBG_NFO_LH_ACEL_SI_D_PSP_PCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_CMU_PSP_QCH,
    CMU_PSP_DBG_NFO_CMU_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_D_TZPC_PSP_QCH,
    CMU_PSP_DBG_NFO_D_TZPC_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_QCH_CON_LH_AXI_SI_IP_PSP_QCH,
    CMU_PSP_DBG_NFO_LH_AXI_SI_IP_PSP_QCH,
    CMU_PSP_PCH_CON_LH_AXI_SI_IP_PSP_PCH,
    CMU_PSP_DBG_NFO_LH_AXI_SI_IP_PSP_PCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_LH_INT_COMB_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_LH_INT_COMB_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_LH_INT_COMB_PSP_QCH,
    CMU_PSP_DBG_NFO_LH_INT_COMB_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_PPMU_PSP_QCH,
    CMU_PSP_DBG_NFO_PPMU_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_PCLK,
    CMU_PSP_QCH_CON_RTIC_PSP_QCH,
    CMU_PSP_DBG_NFO_RTIC_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_S2PC_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_S2PC_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_S2PC_PSP_QCH,
    CMU_PSP_DBG_NFO_S2PC_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_QCH_CON_SLH_AXI_MI_P_PSP_QCH,
    CMU_PSP_DBG_NFO_SLH_AXI_MI_P_PSP_QCH,
    CMU_PSP_PCH_CON_SLH_AXI_MI_P_PSP_PCH,
    CMU_PSP_DBG_NFO_SLH_AXI_MI_P_PSP_PCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SPC_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SPC_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_SPC_PSP_QCH,
    CMU_PSP_DBG_NFO_SPC_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_SYSREG_PSP_IPCLKPORT_PCLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_SYSREG_PSP_IPCLKPORT_PCLK,
    CMU_PSP_QCH_CON_SYSREG_PSP_QCH,
    CMU_PSP_DBG_NFO_SYSREG_PSP_QCH,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_CLK_PSP_OSCCLK_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_CLK_PSP_OSCCLK_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_OSCCLK_IPCLKPORT_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_OSCCLK_IPCLKPORT_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PSP_CLK_CON_GAT_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_CLK,
    CMU_PSP_DBG_NFO_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_CLK,
    CMU_UFD_SPARE0_SPARE,
    CMU_UFD_SPARE1_SPARE,
    CMU_UFD_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_UFD_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_UFD_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_UFD_CLKOUT_CON_CMU_UFD_CLKOUT0,
    CMU_UFD_DBG_NFO_CMU_UFD_CLKOUT0,
    CMU_UFD_CLK_CON_DIV_CLK_UFD_I2C,
    CMU_UFD_DBG_NFO_DIV_CLK_UFD_I2C,
    CMU_UFD_CLK_CON_DIV_CLK_UFD_NOC,
    CMU_UFD_DBG_NFO_DIV_CLK_UFD_NOC,
    CMU_UFD_CLK_CON_DIV_CLK_UFD_NOC_LH,
    CMU_UFD_DBG_NFO_DIV_CLK_UFD_NOC_LH,
    CMU_UFD_PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER,
    CMU_UFD_PLL_CON1_MUX_CLKALIVE_UFD_NOC_USER,
    CMU_UFD_DBG_NFO_MUX_CLKALIVE_UFD_NOC_USER,
    CMU_UFD_CLK_CON_MUX_CLK_UFD_I2C,
    CMU_UFD_DBG_NFO_MUX_CLK_UFD_I2C,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK,
    CMU_UFD_QCH_CON_I3C_UFD0_QCH_PCLK,
    CMU_UFD_DBG_NFO_I3C_UFD0_QCH_PCLK,
    CMU_UFD_QCH_CON_I3C_UFD0_QCH_SCLK,
    CMU_UFD_DBG_NFO_I3C_UFD0_QCH_SCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK,
    CMU_UFD_QCH_CON_I3C_UFD1_QCH_PCLK,
    CMU_UFD_DBG_NFO_I3C_UFD1_QCH_PCLK,
    CMU_UFD_QCH_CON_I3C_UFD1_QCH_SCLK,
    CMU_UFD_DBG_NFO_I3C_UFD1_QCH_SCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_CMU_UFD_QCH,
    CMU_UFD_DBG_NFO_CMU_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_D_TZPC_UFD_QCH,
    CMU_UFD_DBG_NFO_D_TZPC_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_I2C_UFD0_QCH,
    CMU_UFD_DBG_NFO_I2C_UFD0_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_I2C_UFD1_QCH,
    CMU_UFD_DBG_NFO_I2C_UFD1_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_LH_INT_COMB_UFD_QCH,
    CMU_UFD_DBG_NFO_LH_INT_COMB_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_LLCAID_D_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_LLCAID_D_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_LLCAID_D_UFD_QCH,
    CMU_UFD_DBG_NFO_LLCAID_D_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK,
    CMU_UFD_QCH_CON_PDMA_UFD_QCH,
    CMU_UFD_DBG_NFO_PDMA_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_PPMU_D_UFD_QCH,
    CMU_UFD_DBG_NFO_PPMU_D_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK,
    CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH,
    CMU_UFD_DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK,
    CMU_UFD_QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH,
    CMU_UFD_DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_S2PC_UFD_QCH,
    CMU_UFD_DBG_NFO_S2PC_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_SLH_AST_MI_OTF_CSIS_UFD_QCH,
    CMU_UFD_DBG_NFO_SLH_AST_MI_OTF_CSIS_UFD_QCH,
    CMU_UFD_PCH_CON_SLH_AST_MI_OTF_CSIS_UFD_PCH,
    CMU_UFD_DBG_NFO_SLH_AST_MI_OTF_CSIS_UFD_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH,
    CMU_UFD_DBG_NFO_SLH_AST_SI_G_PPMU_UFD_QCH,
    CMU_UFD_PCH_CON_SLH_AST_SI_G_PPMU_UFD_PCH,
    CMU_UFD_DBG_NFO_SLH_AST_SI_G_PPMU_UFD_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_SLH_AXI_MI_LP_CMGP_UFD_QCH,
    CMU_UFD_DBG_NFO_SLH_AXI_MI_LP_CMGP_UFD_QCH,
    CMU_UFD_PCH_CON_SLH_AXI_MI_LP_CMGP_UFD_PCH,
    CMU_UFD_DBG_NFO_SLH_AXI_MI_LP_CMGP_UFD_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK,
    CMU_UFD_QCH_CON_SLH_AXI_SI_LP_UFD_CSIS_QCH,
    CMU_UFD_DBG_NFO_SLH_AXI_SI_LP_UFD_CSIS_QCH,
    CMU_UFD_PCH_CON_SLH_AXI_SI_LP_UFD_CSIS_PCH,
    CMU_UFD_DBG_NFO_SLH_AXI_SI_LP_UFD_CSIS_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SPC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SPC_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_SPC_UFD_QCH,
    CMU_UFD_DBG_NFO_SPC_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK,
    CMU_UFD_MEMPG_CON_SRAM_MIU_UFD_0,
    CMU_UFD_DBG_NFO_MEMPG_CON_SRAM_MIU_UFD_0,
    CMU_UFD_QCH_CON_SRAM_MIU_UFD_QCH,
    CMU_UFD_DBG_NFO_SRAM_MIU_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK,
    CMU_UFD_QCH_CON_SYSMMU_S0_PMMU0_UFD_QCH_S0,
    CMU_UFD_DBG_NFO_SYSMMU_S0_PMMU0_UFD_QCH_S0,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK,
    CMU_UFD_MEMPG_CON_SYSMMU_S0_UFD_2,
    CMU_UFD_DBG_NFO_MEMPG_CON_SYSMMU_S0_UFD_2,
    CMU_UFD_QCH_CON_SYSMMU_S0_UFD_QCH_S0,
    CMU_UFD_DBG_NFO_SYSMMU_S0_UFD_QCH_S0,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_SYSREG_UFD_QCH,
    CMU_UFD_DBG_NFO_SYSREG_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK,
    CMU_UFD_QCH_CON_SYSREG_UFD_SECURE_QCH,
    CMU_UFD_DBG_NFO_SYSREG_UFD_SECURE_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK,
    CMU_UFD_QCH_CON_VGEN_LITE_D_UFD_QCH,
    CMU_UFD_DBG_NFO_VGEN_LITE_D_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_UFD_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_UFD_IPCLKPORT_CLK,
    CMU_UFD_MEMPG_CON_UFD_1,
    CMU_UFD_DBG_NFO_MEMPG_CON_UFD_1,
    CMU_UFD_QCH_CON_UFD_QCH,
    CMU_UFD_DBG_NFO_UFD_QCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_IPCLKPORT_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_IPCLKPORT_CLK,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK_SSB,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK_SSB,
    CMU_UFD_QCH_CON_SLH_AXI_SI_D_UFD_QCH,
    CMU_UFD_DBG_NFO_SLH_AXI_SI_D_UFD_QCH,
    CMU_UFD_PCH_CON_SLH_AXI_SI_D_UFD_PCH,
    CMU_UFD_DBG_NFO_SLH_AXI_SI_D_UFD_PCH,
    CMU_UFD_CLK_CON_GAT_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UFD_DBG_NFO_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UFS_SPARE0_SPARE,
    CMU_UFS_SPARE1_SPARE,
    CMU_UFS_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_UFS_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_UFS_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_UFS_CLKOUT_CON_CMU_UFS_CLKOUT0,
    CMU_UFS_DBG_NFO_CMU_UFS_CLKOUT0,
    CMU_UFS_PLL_CON0_MUX_CLKCMU_MMC_CARD_USER,
    CMU_UFS_PLL_CON1_MUX_CLKCMU_MMC_CARD_USER,
    CMU_UFS_DBG_NFO_MUX_CLKCMU_MMC_CARD_USER,
    CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_NOC_USER,
    CMU_UFS_PLL_CON1_MUX_CLKCMU_UFS_NOC_USER,
    CMU_UFS_DBG_NFO_MUX_CLKCMU_UFS_NOC_USER,
    CMU_UFS_PLL_CON0_MUX_CLKCMU_UFS_UFS_EMBD_USER,
    CMU_UFS_PLL_CON1_MUX_CLKCMU_UFS_UFS_EMBD_USER,
    CMU_UFS_DBG_NFO_MUX_CLKCMU_UFS_UFS_EMBD_USER,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
    CMU_UFS_MEMPG_CON_MMC_CARD_2,
    CMU_UFS_DBG_NFO_MEMPG_CON_MMC_CARD_2,
    CMU_UFS_QCH_CON_MMC_CARD_QCH,
    CMU_UFS_DBG_NFO_MMC_CARD_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_CMU_UFS_QCH,
    CMU_UFS_DBG_NFO_CMU_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_D_TZPC_UFS_QCH,
    CMU_UFS_DBG_NFO_D_TZPC_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_ECU_UFS_QCH,
    CMU_UFS_DBG_NFO_ECU_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_GPIO_HSI1UFS_QCH,
    CMU_UFS_DBG_NFO_GPIO_HSI1UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_GPIO_UFS_QCH,
    CMU_UFS_DBG_NFO_GPIO_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_QCH_CON_LH_ACEL_SI_D_UFS_QCH,
    CMU_UFS_DBG_NFO_LH_ACEL_SI_D_UFS_QCH,
    CMU_UFS_PCH_CON_LH_ACEL_SI_D_UFS_PCH,
    CMU_UFS_DBG_NFO_LH_ACEL_SI_D_UFS_PCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_LH_INT_COMB_UFS_QCH,
    CMU_UFS_DBG_NFO_LH_INT_COMB_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_LLCAID_D_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_LLCAID_D_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_QCH_CON_LLCAID_D_UFS_QCH,
    CMU_UFS_DBG_NFO_LLCAID_D_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_PPMU_UFS_QCH,
    CMU_UFS_DBG_NFO_PPMU_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_QE_UFS_EMBD_QCH,
    CMU_UFS_DBG_NFO_QE_UFS_EMBD_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK,
    CMU_UFS_QCH_CON_S2MPU_S0_PMMU_UFS_QCH_S0,
    CMU_UFS_DBG_NFO_S2MPU_S0_PMMU_UFS_QCH_S0,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK,
    CMU_UFS_MEMPG_CON_S2MPU_S0_UFS_0,
    CMU_UFS_DBG_NFO_MEMPG_CON_S2MPU_S0_UFS_0,
    CMU_UFS_QCH_CON_S2MPU_S0_UFS_QCH_S0,
    CMU_UFS_DBG_NFO_S2MPU_S0_UFS_QCH_S0,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_S2PC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_S2PC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_S2PC_UFS_QCH,
    CMU_UFS_DBG_NFO_S2PC_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_QCH_CON_SLH_AST_SI_G_PPMU_UFS_QCH,
    CMU_UFS_DBG_NFO_SLH_AST_SI_G_PPMU_UFS_QCH,
    CMU_UFS_PCH_CON_SLH_AST_SI_G_PPMU_UFS_PCH,
    CMU_UFS_DBG_NFO_SLH_AST_SI_G_PPMU_UFS_PCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK,
    CMU_UFS_QCH_CON_SLH_AXI_MI_P_UFS_QCH,
    CMU_UFS_DBG_NFO_SLH_AXI_MI_P_UFS_QCH,
    CMU_UFS_PCH_CON_SLH_AXI_MI_P_UFS_PCH,
    CMU_UFS_DBG_NFO_SLH_AXI_MI_P_UFS_PCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_SPC_UFS_QCH,
    CMU_UFS_DBG_NFO_SPC_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK,
    CMU_UFS_QCH_CON_SYSREG_UFS_QCH,
    CMU_UFS_DBG_NFO_SYSREG_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
    CMU_UFS_MEMPG_CON_UFS_EMBD_4,
    CMU_UFS_DBG_NFO_MEMPG_CON_UFS_EMBD_4,
    CMU_UFS_QCH_CON_UFS_EMBD_QCH,
    CMU_UFS_DBG_NFO_UFS_EMBD_QCH,
    CMU_UFS_QCH_CON_UFS_EMBD_QCH_FMP,
    CMU_UFS_DBG_NFO_UFS_EMBD_QCH_FMP,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK,
    CMU_UFS_QCH_CON_VGEN_LITE_UFS_QCH,
    CMU_UFS_DBG_NFO_VGEN_LITE_UFS_QCH,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
    CMU_UFS_MEMPG_CON_UFS_EMBD_3,
    CMU_UFS_DBG_NFO_MEMPG_CON_UFS_EMBD_3,
    CMU_UFS_QCH_CON_UFS_EMBD_QCH_FPC,
    CMU_UFS_DBG_NFO_UFS_EMBD_QCH_FPC,
    CMU_UFS_QCH_CON_UFS_EMBD_QCH_PCS,
    CMU_UFS_DBG_NFO_UFS_EMBD_QCH_PCS,
    CMU_UFS_CLK_CON_GAT_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UFS_DBG_NFO_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UNPU_SPARE0_SPARE,
    CMU_UNPU_SPARE1_SPARE,
    CMU_UNPU_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_UNPU_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_UNPU_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_UNPU_CLKOUT_CON_CMU_UNPU_CLKOUT0,
    CMU_UNPU_DBG_NFO_CMU_UNPU_CLKOUT0,
    CMU_UNPU_CLK_CON_DIV_CLK_UNPU_NOCD_LH,
    CMU_UNPU_DBG_NFO_DIV_CLK_UNPU_NOCD_LH,
    CMU_UNPU_CLK_CON_DIV_CLK_UNPU_NOCP,
    CMU_UNPU_DBG_NFO_DIV_CLK_UNPU_NOCP,
    CMU_UNPU_PLL_CON0_MUX_CLKALIVE_UNPU_NOC_USER,
    CMU_UNPU_PLL_CON1_MUX_CLKALIVE_UNPU_NOC_USER,
    CMU_UNPU_DBG_NFO_MUX_CLKALIVE_UNPU_NOC_USER,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_AS_APB_BARAC_UNPUALIVE_IPCLKPORT_PCLKM,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_AS_APB_BARAC_UNPUALIVE_IPCLKPORT_PCLKM,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_AS_APB_VGEN_LITE_UNPU_IPCLKPORT_PCLKM,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_AS_APB_VGEN_LITE_UNPU_IPCLKPORT_PCLKM,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BARAC_UNPUALIVE_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_BARAC_UNPUALIVE_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_BARAC_UNPUALIVE_QCH,
    CMU_UNPU_DBG_NFO_BARAC_UNPUALIVE_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK,
    CMU_UNPU_MEMPG_CON_IP_UNPU_1,
    CMU_UNPU_DBG_NFO_MEMPG_CON_IP_UNPU_1,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN,
    CMU_UNPU_MEMPG_CON_IP_UNPU_0,
    CMU_UNPU_DBG_NFO_MEMPG_CON_IP_UNPU_0,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK,
    CMU_UNPU_QCH_CON_IP_UNPU_QCH,
    CMU_UNPU_DBG_NFO_IP_UNPU_QCH,
    CMU_UNPU_QCH_CON_IP_UNPU_QCH_CLKIN,
    CMU_UNPU_DBG_NFO_IP_UNPU_QCH_CLKIN,
    CMU_UNPU_QCH_CON_IP_UNPU_QCH_DBGCLK,
    CMU_UNPU_DBG_NFO_IP_UNPU_QCH_DBGCLK,
    CMU_UNPU_QCH_CON_IP_UNPU_QCH_SNPU,
    CMU_UNPU_DBG_NFO_IP_UNPU_QCH_SNPU,
    CMU_UNPU_DMYQCH_CON_IP_UNPU_QCH_DAP,
    CMU_UNPU_DBG_NFO_IP_UNPU_QCH_DAP,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH,
    CMU_UNPU_PCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH,
    CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH,
    CMU_UNPU_PCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH,
    CMU_UNPU_DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AXI_MI_ID_IPUNPU1_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK,
    CMU_UNPU_QCH_CON_VGEN_LITE_UNPU_QCH,
    CMU_UNPU_DBG_NFO_VGEN_LITE_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK_SSB,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK_SSB,
    CMU_UNPU_QCH_CON_LH_AXI_SI_LD_UNPU_ALIVE_QCH,
    CMU_UNPU_DBG_NFO_LH_AXI_SI_LD_UNPU_ALIVE_QCH,
    CMU_UNPU_PCH_CON_LH_AXI_SI_LD_UNPU_ALIVE_PCH,
    CMU_UNPU_DBG_NFO_LH_AXI_SI_LD_UNPU_ALIVE_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_LH_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_LH_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_CMU_UNPU_QCH,
    CMU_UNPU_DBG_NFO_CMU_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_D_TZPC_UNPU_QCH,
    CMU_UNPU_DBG_NFO_D_TZPC_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH,
    CMU_UNPU_PCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_PCH,
    CMU_UNPU_DBG_NFO_LH_AXI_SI_ID_IPUNPU1_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_LH_INT_COMB_UNPU_QCH,
    CMU_UNPU_DBG_NFO_LH_INT_COMB_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_S2PC_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_S2PC_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_S2PC_UNPU_QCH,
    CMU_UNPU_DBG_NFO_S2PC_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK,
    CMU_UNPU_QCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_QCH,
    CMU_UNPU_DBG_NFO_SLH_AXI_MI_LP_ALIVE_UNPU_QCH,
    CMU_UNPU_PCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_PCH,
    CMU_UNPU_DBG_NFO_SLH_AXI_MI_LP_ALIVE_UNPU_PCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SPC_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SPC_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_SPC_UNPU_QCH,
    CMU_UNPU_DBG_NFO_SPC_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK,
    CMU_UNPU_QCH_CON_SYSREG_UNPU_QCH,
    CMU_UNPU_DBG_NFO_SYSREG_UNPU_QCH,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK,
    CMU_UNPU_CLK_CON_GAT_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_UNPU_DBG_NFO_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_YUVP_SPARE0_SPARE,
    CMU_YUVP_SPARE1_SPARE,
    CMU_YUVP_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_YUVP_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_YUVP_QUEUE_CTRL_SFRNOQUEUE_APB,
    CMU_YUVP_CLKOUT_CON_CMU_YUVP_CLKOUT0,
    CMU_YUVP_DBG_NFO_CMU_YUVP_CLKOUT0,
    CMU_YUVP_CLK_CON_DIV_CLK_YUVP_NOCP,
    CMU_YUVP_DBG_NFO_DIV_CLK_YUVP_NOCP,
    CMU_YUVP_PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER,
    CMU_YUVP_PLL_CON1_MUX_CLKCMU_YUVP_NOC_USER,
    CMU_YUVP_DBG_NFO_MUX_CLKCMU_YUVP_NOC_USER,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_ACEL_SI_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_ACEL_SI_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_ACEL_SI_D0_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_ACEL_SI_D0_YUVP_QCH,
    CMU_YUVP_PCH_CON_LH_ACEL_SI_D0_YUVP_PCH,
    CMU_YUVP_DBG_NFO_LH_ACEL_SI_D0_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_ACEL_SI_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_ACEL_SI_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_ACEL_SI_D1_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_ACEL_SI_D1_YUVP_QCH,
    CMU_YUVP_PCH_CON_LH_ACEL_SI_D1_YUVP_PCH,
    CMU_YUVP_DBG_NFO_LH_ACEL_SI_D1_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_MI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_MI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AST_MI_OTF_MSNR_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_MSNR_YUVP_QCH,
    CMU_YUVP_PCH_CON_LH_AST_MI_OTF_MSNR_YUVP_PCH,
    CMU_YUVP_DBG_NFO_LH_AST_MI_OTF_MSNR_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AST_SI_OTF_YUVP_MCSC_QCH,
    CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCSC_QCH,
    CMU_YUVP_PCH_CON_LH_AST_SI_OTF_YUVP_MCSC_PCH,
    CMU_YUVP_DBG_NFO_LH_AST_SI_OTF_YUVP_MCSC_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_MI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AXI_MI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AXI_MI_LD0_MSNR_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_AXI_MI_LD0_MSNR_YUVP_QCH,
    CMU_YUVP_PCH_CON_LH_AXI_MI_LD0_MSNR_YUVP_PCH,
    CMU_YUVP_DBG_NFO_LH_AXI_MI_LD0_MSNR_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_AXI_MI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_AXI_MI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LH_AXI_MI_LD1_MSNR_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_AXI_MI_LD1_MSNR_YUVP_QCH,
    CMU_YUVP_PCH_CON_LH_AXI_MI_LD1_MSNR_YUVP_PCH,
    CMU_YUVP_DBG_NFO_LH_AXI_MI_LD1_MSNR_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LLCAID_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LLCAID_D0_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LLCAID_D0_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LLCAID_D0_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LLCAID_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LLCAID_D1_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_LLCAID_D1_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LLCAID_D1_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_RSTNSYNC_CLK_YUVP_NOCD_QCH,
    CMU_YUVP_DBG_NFO_RSTNSYNC_CLK_YUVP_NOCD_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH,
    CMU_YUVP_DBG_NFO_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_RET_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_RET_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK,
    CMU_YUVP_QCH_CON_SIU_G_PPMU_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SIU_G_PPMU_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SLH_AST_SI_G_PPMU_YUVP_QCH,
    CMU_YUVP_PCH_CON_SLH_AST_SI_G_PPMU_YUVP_PCH,
    CMU_YUVP_DBG_NFO_SLH_AST_SI_G_PPMU_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0,
    CMU_YUVP_DBG_NFO_SYSMMU_S0_PMMU0_YUVP_QCH_S0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_SYSMMU_S0_PMMU1_YUVP_QCH_S0,
    CMU_YUVP_DBG_NFO_SYSMMU_S0_PMMU1_YUVP_QCH_S0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_MEMPG_CON_SYSMMU_S0_YUVP_0,
    CMU_YUVP_DBG_NFO_MEMPG_CON_SYSMMU_S0_YUVP_0,
    CMU_YUVP_MEMPG_CON_SYSMMU_S0_YUVP_1,
    CMU_YUVP_DBG_NFO_MEMPG_CON_SYSMMU_S0_YUVP_1,
    CMU_YUVP_QCH_CON_SYSMMU_S0_YUVP_QCH_S0,
    CMU_YUVP_DBG_NFO_SYSMMU_S0_YUVP_QCH_S0,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_YUVP0_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_VGEN_LITE_YUVP0_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_VGEN_LITE_YUVP0_QCH,
    CMU_YUVP_DBG_NFO_VGEN_LITE_YUVP0_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_VGEN_LITE_YUVP1_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_VGEN_LITE_YUVP1_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_VGEN_LITE_YUVP1_QCH,
    CMU_YUVP_DBG_NFO_VGEN_LITE_YUVP1_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK,
    CMU_YUVP_MEMPG_CON_YUVP_2,
    CMU_YUVP_DBG_NFO_MEMPG_CON_YUVP_2,
    CMU_YUVP_MEMPG_CON_YUVP_3,
    CMU_YUVP_DBG_NFO_MEMPG_CON_YUVP_3,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0,
    CMU_YUVP_QCH_CON_YUVP_QCH,
    CMU_YUVP_DBG_NFO_YUVP_QCH,
    CMU_YUVP_QCH_CON_YUVP_QCH_VOTF0,
    CMU_YUVP_DBG_NFO_YUVP_QCH_VOTF0,
    CMU_YUVP_PCH_CON_YUVP_PCH,
    CMU_YUVP_DBG_NFO_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_CMU_YUVP_QCH,
    CMU_YUVP_DBG_NFO_CMU_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_D_TZPC_YUVP_QCH,
    CMU_YUVP_DBG_NFO_D_TZPC_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_ECU_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_ECU_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_ECU_YUVP_QCH,
    CMU_YUVP_DBG_NFO_ECU_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_LH_INT_COMB_YUVP_QCH,
    CMU_YUVP_DBG_NFO_LH_INT_COMB_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_PPMU_D0_YUVP_QCH,
    CMU_YUVP_DBG_NFO_PPMU_D0_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_PPMU_D1_YUVP_QCH,
    CMU_YUVP_DBG_NFO_PPMU_D1_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_RSTNSYNC_CLK_YUVP_NOCP_QCH,
    CMU_YUVP_DBG_NFO_RSTNSYNC_CLK_YUVP_NOCP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK,
    CMU_YUVP_QCH_CON_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH,
    CMU_YUVP_DBG_NFO_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_RET_IPCLKPORT_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_RET_IPCLKPORT_CLK,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_S2PC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_S2PC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_S2PC_YUVP_QCH,
    CMU_YUVP_DBG_NFO_S2PC_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK,
    CMU_YUVP_QCH_CON_SLH_AXI_MI_P_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_QCH,
    CMU_YUVP_PCH_CON_SLH_AXI_MI_P_YUVP_PCH,
    CMU_YUVP_DBG_NFO_SLH_AXI_MI_P_YUVP_PCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SPC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SPC_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_SPC_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SPC_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK,
    CMU_YUVP_QCH_CON_SYSREG_YUVP_QCH,
    CMU_YUVP_DBG_NFO_SYSREG_YUVP_QCH,
    CMU_YUVP_CLK_CON_GAT_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_YUVP_DBG_NFO_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK,
    CMU_PMU_TREEONLY_SPARE0_SPARE,
    CMU_PMU_TREEONLY_SPARE1_SPARE,
    CMU_PMU_TREEONLY_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_PMU_TREEONLY_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_PMU_TREEONLY_QUEUE_CTRL_SFRNOQUEUE,
    CMU_MODEM_TREEONLY_SPARE0_SPARE,
    CMU_MODEM_TREEONLY_SPARE1_SPARE,
    CMU_MODEM_TREEONLY_CONTROLLER_OPTION0_CMU_CTRL,
    CMU_MODEM_TREEONLY_CONTROLLER_OPTION1_CMU_CTRL,
    CMU_MODEM_TREEONLY_QUEUE_CTRL_SFRNOQUEUE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

enum sfr_access_id {
    CMU_ALIVE_MUX_CLKCMU_ALIVE_NOC_USER__MUX_SEL= SFR_ACCESS_TYPE,
    CMU_ALIVE_MUX_CLKCMU_ALIVE_NOC_USER__MUX_BUSY,
    CMU_ALIVE_MUX_CLKCMU_ALIVE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLK_RCO_ALIVE_USER__MUX_SEL,
    CMU_ALIVE_MUX_CLK_RCO_ALIVE_USER__MUX_BUSY,
    CMU_ALIVE_MUX_CLK_RCO_ALIVE_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_CLK_ALIVE_CLKOUT0__BUSY,
    CMU_ALIVE_MUX_CLKALIVE_AUD_NOC__SELECT,
    CMU_ALIVE_MUX_CLKALIVE_AUD_NOC__BUSY,
    CMU_ALIVE_MUX_CLKALIVE_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLKALIVE_BOOST__SELECT,
    CMU_ALIVE_MUX_CLKALIVE_BOOST__BUSY,
    CMU_ALIVE_MUX_CLKALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLKALIVE_CHUBVTS_NOC__SELECT,
    CMU_ALIVE_MUX_CLKALIVE_CHUBVTS_NOC__BUSY,
    CMU_ALIVE_MUX_CLKALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLKALIVE_CSIS_NOC__SELECT,
    CMU_ALIVE_MUX_CLKALIVE_CSIS_NOC__BUSY,
    CMU_ALIVE_MUX_CLKALIVE_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLKALIVE_NPUMEM_NOC__SELECT,
    CMU_ALIVE_MUX_CLKALIVE_NPUMEM_NOC__BUSY,
    CMU_ALIVE_MUX_CLKALIVE_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLKALIVE_UFD_NOC__SELECT,
    CMU_ALIVE_MUX_CLKALIVE_UFD_NOC__BUSY,
    CMU_ALIVE_MUX_CLKALIVE_UFD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLKALIVE_UNPU_NOC__SELECT,
    CMU_ALIVE_MUX_CLKALIVE_UNPU_NOC__BUSY,
    CMU_ALIVE_MUX_CLKALIVE_UNPU_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLKCMU_CMGP_NOC__SELECT,
    CMU_ALIVE_MUX_CLKCMU_CMGP_NOC__BUSY,
    CMU_ALIVE_MUX_CLKCMU_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLKCMU_DBGCORE_NOC__SELECT,
    CMU_ALIVE_MUX_CLKCMU_DBGCORE_NOC__BUSY,
    CMU_ALIVE_MUX_CLKCMU_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLK_ALIVE_DBGCORE_UART__SELECT,
    CMU_ALIVE_MUX_CLK_ALIVE_DBGCORE_UART__BUSY,
    CMU_ALIVE_MUX_CLK_ALIVE_DBGCORE_UART__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLK_ALIVE_NOC__SELECT,
    CMU_ALIVE_MUX_CLK_ALIVE_NOC__BUSY,
    CMU_ALIVE_MUX_CLK_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLK_ALIVE_SPMI__SELECT,
    CMU_ALIVE_MUX_CLK_ALIVE_SPMI__BUSY,
    CMU_ALIVE_MUX_CLK_ALIVE_SPMI__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLK_ALIVE_TIMER__SELECT,
    CMU_ALIVE_MUX_CLK_ALIVE_TIMER__BUSY,
    CMU_ALIVE_MUX_CLK_ALIVE_TIMER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_MUX_CLK_ALIVE_TIMER_APM1__SELECT,
    CMU_ALIVE_MUX_CLK_ALIVE_TIMER_APM1__BUSY,
    CMU_ALIVE_MUX_CLK_ALIVE_TIMER_APM1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_RCO400__MUX_SEL,
    CMU_ALIVE_RCO400__MUX_BUSY,
    CMU_ALIVE_DIV_CLKALIVE_AUD_NOC__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_AUD_NOC__BUSY,
    CMU_ALIVE_DIV_CLKALIVE_BOOST__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_BOOST__BUSY,
    CMU_ALIVE_DIV_CLKALIVE_CHUBVTS_NOC__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_CHUBVTS_NOC__BUSY,
    CMU_ALIVE_DIV_CLKALIVE_CMGP_NOC__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_CMGP_NOC__BUSY,
    CMU_ALIVE_DIV_CLKALIVE_CSIS_NOC__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_CSIS_NOC__BUSY,
    CMU_ALIVE_DIV_CLKALIVE_DBGCORE_NOC__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_DBGCORE_NOC__BUSY,
    CMU_ALIVE_DIV_CLKALIVE_NPUMEM_NOC__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_NPUMEM_NOC__BUSY,
    CMU_ALIVE_DIV_CLKALIVE_PERIS_TMU__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_PERIS_TMU__BUSY,
    CMU_ALIVE_DIV_CLKALIVE_UFD_NOC__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_UFD_NOC__BUSY,
    CMU_ALIVE_DIV_CLKALIVE_UNPU_NOC__DIVRATIO,
    CMU_ALIVE_DIV_CLKALIVE_UNPU_NOC__BUSY,
    CMU_ALIVE_DIV_CLK_ALIVE_DBGCORE_UART__DIVRATIO,
    CMU_ALIVE_DIV_CLK_ALIVE_DBGCORE_UART__BUSY,
    CMU_ALIVE_DIV_CLK_ALIVE_NOC__DIVRATIO,
    CMU_ALIVE_DIV_CLK_ALIVE_NOC__BUSY,
    CMU_ALIVE_DIV_CLK_ALIVE_NOC_PMULH__DIVRATIO,
    CMU_ALIVE_DIV_CLK_ALIVE_NOC_PMULH__BUSY,
    CMU_ALIVE_DIV_CLK_ALIVE_SPMI__DIVRATIO,
    CMU_ALIVE_DIV_CLK_ALIVE_SPMI__BUSY,
    CMU_ALIVE_GATE_CLKALIVE_AUD_NOC__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_AUD_NOC__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_BOOST__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_BOOST__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_CHUBVTS_NOC__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_CHUBVTS_NOC__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_CHUBVTS_RCO__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_CHUBVTS_RCO__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_CHUBVTS_RCO__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_CMGP_NOC__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_CMGP_NOC__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_CSIS_NOC__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_CSIS_NOC__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_CSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_DBGCORE_NOC__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_DBGCORE_NOC__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_NPUMEM_NOC__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_NPUMEM_NOC__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_PERIS_TMU__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_PERIS_TMU__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_PERIS_TMU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_UFD_NOC__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_UFD_NOC__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_UFD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_GATE_CLKALIVE_UNPU_NOC__CGVAL,
    CMU_ALIVE_GATE_CLKALIVE_UNPU_NOC__MANUAL,
    CMU_ALIVE_GATE_CLKALIVE_UNPU_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_AHB_BUSMATRIX_ALIVE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2APM_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2AP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_INTCOMB_VGPIO2PMU_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_APM_DTA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_CLKMON_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_CMU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_D_TZPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_ECU_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_GREBEINTEGRATION0_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_LH_INT_COMB_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_MCT_ALIVE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_PMU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_DTA_XIU_DP_APM_IPCLKPORT_ACLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_DTA_XIU_DP_APM_IPCLKPORT_ACLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_DTA_XIU_DP_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_SCA_XIU_DP_APM_IPCLKPORT_ACLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_SCA_XIU_DP_APM_IPCLKPORT_ACLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_SCA_XIU_DP_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_IPCLKPORT_ACLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_IPCLKPORT_ACLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_QCH_ADAPTER_XIU_DP_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_APM0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_PMU_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_PMU_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_PMU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_S2PC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPC_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_2__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_2__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_3__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_3__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_4__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_4__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_5__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_5__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_PCLK_5__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_2__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_2__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_3__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_3__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_4__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_4__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_5__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_5__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_PCLK_5__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SYSREG_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_TIMER0_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_TIMER0_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_TIMER0_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_VGEN_LITE_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_WDT_APM0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_XIU_DP_APM_IPCLKPORT_ACLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_XIU_DP_APM_IPCLKPORT_ACLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_XIU_DP_APM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_LH_AXI_MI_IP_ASYNCPMU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IPMU_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IPMU_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_LH_AXI_SI_IPMU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_NOC_PMULH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_HSI0_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_HSI0_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SLH_AXI_SI_PMU_ALIVE_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_XIU_PMU_ALIVE_IPCLKPORT_ACLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_XIU_PMU_ALIVE_IPCLKPORT_ACLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_XIU_PMU_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_ASYNCAHB_MI_APM0_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_0_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RTC_S_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_CLK_ALIVE_SPMI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_SCLKINT__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_SCLKINT__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_SCLKINT__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_SCLKINT__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_SCLKINT__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_SPMI_MASTER_PMIC_1_IPCLKPORT_I_SCLKINT__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_RSTNSYNC_SR_CLK_ALIVE_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_BLK_ALIVE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_OTP_ALIVE_SERIALIZER_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_OTP_DESERIAL_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_ALIVE_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_ALIVE_BLK_ALIVE_UID_OTP_HCU_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ALIVE_APBIF_GPIO_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_APBIF_GPIO_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_APBIF_GPIO_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_QCH__QCH_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_QCH__CLK_REQ,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_QCH__QCH_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_QCH__CLK_REQ,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_1_QCH__QCH_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_1_QCH__CLK_REQ,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2APM_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_1_QCH__QCH_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_1_QCH__CLK_REQ,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2AP_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_QCH__QCH_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_QCH__CLK_REQ,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_1_QCH__QCH_EN,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_1_QCH__CLK_REQ,
    CMU_ALIVE_APBIF_INTCOMB_VGPIO2PMU_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_APBIF_PMU_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_APBIF_PMU_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_APBIF_PMU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_APM_DTA_QCH_APB__QCH_EN,
    CMU_ALIVE_APM_DTA_QCH_APB__CLK_REQ,
    CMU_ALIVE_APM_DTA_QCH_APB__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_CLKMON_QCH__QCH_EN,
    CMU_ALIVE_CLKMON_QCH__CLK_REQ,
    CMU_ALIVE_CLKMON_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_CMU_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_CMU_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_CMU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_D_TZPC_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_D_TZPC_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_D_TZPC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_ECU_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_ECU_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_ECU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_GREBEINTEGRATION0_QCH_S_DBG__QCH_EN,
    CMU_ALIVE_GREBEINTEGRATION0_QCH_S_DBG__CLK_REQ,
    CMU_ALIVE_GREBEINTEGRATION0_QCH_S_DBG__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_GREBEINTEGRATION0_QCH_S_GREBE__QCH_EN,
    CMU_ALIVE_GREBEINTEGRATION0_QCH_S_GREBE__CLK_REQ,
    CMU_ALIVE_GREBEINTEGRATION0_QCH_S_GREBE__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_HW_SCANDUMP_CLKSTOP_CTRL_QCH__QCH_EN,
    CMU_ALIVE_HW_SCANDUMP_CLKSTOP_CTRL_QCH__CLK_REQ,
    CMU_ALIVE_HW_SCANDUMP_CLKSTOP_CTRL_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_LH_AXI_SI_IP_ASYNCPMU_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_LH_AXI_SI_IP_ASYNCPMU_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_LH_AXI_SI_IP_ASYNCPMU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_LH_INT_COMB_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_LH_INT_COMB_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_LH_INT_COMB_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_MCT_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_MCT_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_MCT_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_PMU_QCH_PMU__QCH_EN,
    CMU_ALIVE_PMU_QCH_PMU__CLK_REQ,
    CMU_ALIVE_PMU_QCH_PMU__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_QCH_ADAPTER_AHB_BUSMATRIX_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_QCH_ADAPTER_DTA_XIU_DP_APM_QCH__QCH_EN,
    CMU_ALIVE_QCH_ADAPTER_DTA_XIU_DP_APM_QCH__CLK_REQ,
    CMU_ALIVE_QCH_ADAPTER_DTA_XIU_DP_APM_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_QCH_ADAPTER_SCA_XIU_DP_APM_QCH__QCH_EN,
    CMU_ALIVE_QCH_ADAPTER_SCA_XIU_DP_APM_QCH__CLK_REQ,
    CMU_ALIVE_QCH_ADAPTER_SCA_XIU_DP_APM_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_QCH_ADAPTER_XIU_DP_APM_QCH__QCH_EN,
    CMU_ALIVE_QCH_ADAPTER_XIU_DP_APM_QCH__CLK_REQ,
    CMU_ALIVE_QCH_ADAPTER_XIU_DP_APM_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_RSTNSYNC_CLK_ALIVE_APM0_QCH__QCH_EN,
    CMU_ALIVE_RSTNSYNC_CLK_ALIVE_APM0_QCH__CLK_REQ,
    CMU_ALIVE_RSTNSYNC_CLK_ALIVE_APM0_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_S2PC_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_S2PC_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_S2PC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPC_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_SPC_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_SPC_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SYSREG_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_SYSREG_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_SYSREG_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_TIMER0_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_TIMER0_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_TIMER0_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_VGEN_LITE_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_VGEN_LITE_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_VGEN_LITE_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_WDT_APM0_QCH__QCH_EN,
    CMU_ALIVE_WDT_APM0_QCH__CLK_REQ,
    CMU_ALIVE_WDT_APM0_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_LH_AXI_MI_IP_ASYNCPMU_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_LH_AXI_MI_IP_ASYNCPMU_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_LH_AXI_MI_IP_ASYNCPMU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_LH_AXI_SI_IPMU_ALIVE_QCH__QCH_EN,
    CMU_ALIVE_LH_AXI_SI_IPMU_ALIVE_QCH__CLK_REQ,
    CMU_ALIVE_LH_AXI_SI_IPMU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_AUD_QCH__QCH_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_AUD_QCH__CLK_REQ,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_QCH__QCH_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_QCH__CLK_REQ,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CMGP_QCH__QCH_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CMGP_QCH__CLK_REQ,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CSIS_QCH__QCH_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CSIS_QCH__CLK_REQ,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_HSI0_QCH__QCH_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_HSI0_QCH__CLK_REQ,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_NPUMEM_QCH__QCH_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_NPUMEM_QCH__CLK_REQ,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_PSP_QCH__QCH_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_PSP_QCH__CLK_REQ,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UFD_QCH__QCH_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UFD_QCH__CLK_REQ,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UNPU_QCH__QCH_EN,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UNPU_QCH__CLK_REQ,
    CMU_ALIVE_SLH_AXI_SI_PMU_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_ASYNCAHB_MI_APM0_QCH__QCH_EN,
    CMU_ALIVE_ASYNCAHB_MI_APM0_QCH__CLK_REQ,
    CMU_ALIVE_ASYNCAHB_MI_APM0_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_RTC_0_QCH__QCH_EN,
    CMU_ALIVE_RTC_0_QCH__CLK_REQ,
    CMU_ALIVE_RTC_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_RTC_S_QCH__QCH_EN,
    CMU_ALIVE_RTC_S_QCH__CLK_REQ,
    CMU_ALIVE_RTC_S_QCH__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_2__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_2__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_2__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_3__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_3__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_3__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_4__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_4__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_4__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_5__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_5__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_P_5__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_S__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_S__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_2__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_2__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_2__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_3__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_3__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_3__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_4__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_4__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_4__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_5__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_5__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_P_5__IGNORE_FORCE_PM_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_S__QCH_EN,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_S__CLK_REQ,
    CMU_ALIVE_SPMI_MASTER_PMIC_1_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_SCA_CMU_SCA_CLKOUT0__BUSY,
    CMU_SCA_MUX_CLK_SCA_TIMER__SELECT,
    CMU_SCA_MUX_CLK_SCA_TIMER__BUSY,
    CMU_SCA_MUX_CLK_SCA_TIMER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_MUX_CLK_SCA_TIMER_APM1__SELECT,
    CMU_SCA_MUX_CLK_SCA_TIMER_APM1__BUSY,
    CMU_SCA_MUX_CLK_SCA_TIMER_APM1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_MUX_CLK_SCA_TIMER_ASM__SELECT,
    CMU_SCA_MUX_CLK_SCA_TIMER_ASM__BUSY,
    CMU_SCA_MUX_CLK_SCA_TIMER_ASM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_DIV_CLK_SCA_NOC_LH__DIVRATIO,
    CMU_SCA_DIV_CLK_SCA_NOC_LH__BUSY,
    CMU_SCA_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_IPCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_IPCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_APM1_ISRAMC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_ASM_ISRAMC_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__CGVAL,
    CMU_SCA_BLK_SCA_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__MANUAL,
    CMU_SCA_BLK_SCA_UID_ASYNCAHB_MI_APM1_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__CGVAL,
    CMU_SCA_BLK_SCA_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__MANUAL,
    CMU_SCA_BLK_SCA_UID_ASYNCAHB_MI_ASM_IPCLKPORT_HCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_ASYNCINTERRUPT_APM1_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_ASYNCINTERRUPT_APM1_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_ASYNCINTERRUPT_APM1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_ASYNCINTERRUPT_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_BARAC_APM1_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_BARAC_APM1_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_BARAC_APM1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_BARAC_ASM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_BARAC_ASM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_BARAC_ASM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_BARAC_UNPU_REMAPPER_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_BARAC_UNPU_REMAPPER_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_BARAC_UNPU_REMAPPER_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_CMU_SCA_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_CMU_SCA_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_CMU_SCA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_DBGCORE_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_INTMEM_IPCLKPORT_I_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_INTMEM_IPCLKPORT_I_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_INTMEM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_INTMEM_IPCLKPORT_I_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_INTMEM_IPCLKPORT_I_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_INTMEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_LH_AXI_MI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_MI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_MI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_LLCAID_AXI_D_NOCL2B_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_LLCAID_AXI_D_NOCL2B_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_LLCAID_AXI_D_NOCL2B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM0_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM1_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM1_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM1_DNC_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM1_DNC_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM1_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_CP_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_ASM_CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_MAILBOX_SHARED_SRAM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_AON_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_AON_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_AON_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_APM1_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_APM1_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_APM1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_ASM_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_ASM_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RTC_1_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RTC_1_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RTC_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_S2MPU_S0_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_S2MPU_S0_PMMU0_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_S2MPU_S0_PMMU1_ALIVE_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_S2MPU_S0_PMMU1_ALIVE_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_S2MPU_S0_PMMU1_ALIVE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_LD_GNSS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_LP_MODEM_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_TIMER_APM1_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_TIMER_APM1_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_TIMER_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_TIMER_ASM_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_TIMER_ASM_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_TIMER_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_WDT_APM1_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_WDT_APM1_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_WDT_APM1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_WDT_ASM_IPCLKPORT_PCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_WDT_ASM_IPCLKPORT_PCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_WDT_ASM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_XIU_D_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_XIU_INTMEM_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_XIU_MMU_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_XIU_P_ALIVE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_CLKIN__CGVAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_CLKIN__MANUAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_DBGCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_DBGCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_IWICCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_IWICCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_APM1_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__CGVAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__MANUAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_YAMIN_MCU_ASM_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_SSB__CGVAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_SSB__MANUAL,
    CMU_SCA_BLK_SCA_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_LH_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_LH_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_LH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_LH_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_LH_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_LH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_SSB__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_SSB__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_PMU_SCA_IPCLKPORT_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_PMU_SCA_IPCLKPORT_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_QCH_ADAPTER_SCA_XIU_PMU_SCA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_PMULH_AON_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_PMULH_AON_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_PMULH_AON_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2B_IPCLKPORT_I_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2B_IPCLKPORT_I_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_SLH_AXI_SI_PMU_ALIVE_NOCL2B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_XIU_PMU_SCA_IPCLKPORT_ACLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_XIU_PMU_SCA_IPCLKPORT_ACLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_XIU_PMU_SCA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_OSCCLK_RCO_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_OSCCLK_RCO_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_CLK_SCA_OSCCLK_RCO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RTC_1_IPCLKPORT_OSCCLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RTC_1_IPCLKPORT_OSCCLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RTC_1_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_IPCLKPORT_CLK__CGVAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_IPCLKPORT_CLK__MANUAL,
    CMU_SCA_BLK_SCA_UID_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_APM1_ISRAMC_QCH__QCH_EN,
    CMU_SCA_APM1_ISRAMC_QCH__CLK_REQ,
    CMU_SCA_APM1_ISRAMC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_ASM_ISRAMC_QCH__QCH_EN,
    CMU_SCA_ASM_ISRAMC_QCH__CLK_REQ,
    CMU_SCA_ASM_ISRAMC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_ASYNCAHB_MI_APM1_QCH__QCH_EN,
    CMU_SCA_ASYNCAHB_MI_APM1_QCH__CLK_REQ,
    CMU_SCA_ASYNCAHB_MI_APM1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_ASYNCAHB_MI_ASM_QCH__QCH_EN,
    CMU_SCA_ASYNCAHB_MI_ASM_QCH__CLK_REQ,
    CMU_SCA_ASYNCAHB_MI_ASM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_ASYNCINTERRUPT_APM1_QCH_ASYNCINTERRUPT_APM1__QCH_EN,
    CMU_SCA_ASYNCINTERRUPT_APM1_QCH_ASYNCINTERRUPT_APM1__CLK_REQ,
    CMU_SCA_ASYNCINTERRUPT_APM1_QCH_ASYNCINTERRUPT_APM1__IGNORE_FORCE_PM_EN,
    CMU_SCA_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__QCH_EN,
    CMU_SCA_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__CLK_REQ,
    CMU_SCA_ASYNCINTERRUPT_ASM_QCH_ASYNCINTERRUPT_ASM__IGNORE_FORCE_PM_EN,
    CMU_SCA_BARAC_APM1_QCH__QCH_EN,
    CMU_SCA_BARAC_APM1_QCH__CLK_REQ,
    CMU_SCA_BARAC_APM1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_BARAC_ASM_QCH__QCH_EN,
    CMU_SCA_BARAC_ASM_QCH__CLK_REQ,
    CMU_SCA_BARAC_ASM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_BARAC_UNPU_REMAPPER_QCH__QCH_EN,
    CMU_SCA_BARAC_UNPU_REMAPPER_QCH__CLK_REQ,
    CMU_SCA_BARAC_UNPU_REMAPPER_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_CMU_SCA_QCH__QCH_EN,
    CMU_SCA_CMU_SCA_QCH__CLK_REQ,
    CMU_SCA_CMU_SCA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_DBGCORE_UART_QCH__QCH_EN,
    CMU_SCA_DBGCORE_UART_QCH__CLK_REQ,
    CMU_SCA_DBGCORE_UART_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_INTMEM_QCH__QCH_EN,
    CMU_SCA_INTMEM_QCH__CLK_REQ,
    CMU_SCA_INTMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__QCH_EN,
    CMU_SCA_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__CLK_REQ,
    CMU_SCA_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_LH_AXI_MI_LD_UNPU_ALIVE_QCH__QCH_EN,
    CMU_SCA_LH_AXI_MI_LD_UNPU_ALIVE_QCH__CLK_REQ,
    CMU_SCA_LH_AXI_MI_LD_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_LH_AXI_SI_IP_ALIVE_QCH__QCH_EN,
    CMU_SCA_LH_AXI_SI_IP_ALIVE_QCH__CLK_REQ,
    CMU_SCA_LH_AXI_SI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_LLCAID_AXI_D_NOCL2B_QCH__QCH_EN,
    CMU_SCA_LLCAID_AXI_D_NOCL2B_QCH__CLK_REQ,
    CMU_SCA_LLCAID_AXI_D_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM0_APM1_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM0_APM1_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM0_APM1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM1_AP_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM1_AP_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM1_AP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM1_ASM_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM1_ASM_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM1_ASM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM1_DNC_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM1_DNC_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM1_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM_AP_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM_AP_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM_AP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM_ASM_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM_ASM_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM_ASM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM_AUD_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM_AUD_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM_CHUB_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM_CHUB_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM_CP_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM_CP_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM_CP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM_CP_1_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM_CP_1_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM_CP_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM_GNSS_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM_GNSS_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM_GNSS_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_APM_VTS_QCH__QCH_EN,
    CMU_SCA_MAILBOX_APM_VTS_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_APM_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_AP_ASM_QCH__QCH_EN,
    CMU_SCA_MAILBOX_AP_ASM_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_AP_ASM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_AP_CHUB_QCH__QCH_EN,
    CMU_SCA_MAILBOX_AP_CHUB_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_AP_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_AP_CP_QCH__QCH_EN,
    CMU_SCA_MAILBOX_AP_CP_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_AP_CP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_AP_CP_S_QCH__QCH_EN,
    CMU_SCA_MAILBOX_AP_CP_S_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_AP_CP_S_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_AP_DBGCORE_QCH__QCH_EN,
    CMU_SCA_MAILBOX_AP_DBGCORE_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_AP_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_AP_GNSS_QCH__QCH_EN,
    CMU_SCA_MAILBOX_AP_GNSS_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_AP_GNSS_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_ASM_CP_QCH__QCH_EN,
    CMU_SCA_MAILBOX_ASM_CP_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_ASM_CP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_CP_CHUB_QCH__QCH_EN,
    CMU_SCA_MAILBOX_CP_CHUB_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_CP_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_CP_GNSS_QCH__QCH_EN,
    CMU_SCA_MAILBOX_CP_GNSS_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_CP_GNSS_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_GNSS_CHUB_QCH__QCH_EN,
    CMU_SCA_MAILBOX_GNSS_CHUB_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_GNSS_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_MAILBOX_SHARED_SRAM_QCH__QCH_EN,
    CMU_SCA_MAILBOX_SHARED_SRAM_QCH__CLK_REQ,
    CMU_SCA_MAILBOX_SHARED_SRAM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_QCH_ADAPTER_SCA_XIU_D_ALIVE_QCH__QCH_EN,
    CMU_SCA_QCH_ADAPTER_SCA_XIU_D_ALIVE_QCH__CLK_REQ,
    CMU_SCA_QCH_ADAPTER_SCA_XIU_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_QCH__QCH_EN,
    CMU_SCA_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_QCH__CLK_REQ,
    CMU_SCA_QCH_ADAPTER_SCA_XIU_INTMEM_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_AON_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_AON_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_CLK_SCA_AON_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_APM1_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_APM1_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_CLK_SCA_APM1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_ASM_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_ASM_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_CLK_SCA_ASM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_NOC_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_NOC_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_CLK_SCA_NOC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_S2MPU_S0_ALIVE_QCH_S0__QCH_EN,
    CMU_SCA_S2MPU_S0_ALIVE_QCH_S0__CLK_REQ,
    CMU_SCA_S2MPU_S0_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SCA_S2MPU_S0_PMMU0_ALIVE_QCH_S0__QCH_EN,
    CMU_SCA_S2MPU_S0_PMMU0_ALIVE_QCH_S0__CLK_REQ,
    CMU_SCA_S2MPU_S0_PMMU0_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SCA_S2MPU_S0_PMMU1_ALIVE_QCH_S0__QCH_EN,
    CMU_SCA_S2MPU_S0_PMMU1_ALIVE_QCH_S0__CLK_REQ,
    CMU_SCA_S2MPU_S0_PMMU1_ALIVE_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_MI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_MI_LD_GNSS_ALIVE_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_MI_LD_GNSS_ALIVE_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_MI_LD_GNSS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_MI_LP_MODEM_ALIVE_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_MI_LP_MODEM_ALIVE_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_MI_LP_MODEM_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_SI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_SI_LP_ALIVE_CMGP_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_SI_LP_ALIVE_CMGP_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_SI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_SI_LP_ALIVE_UNPU_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_SI_LP_ALIVE_UNPU_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_SI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_TIMER_APM1_QCH__QCH_EN,
    CMU_SCA_TIMER_APM1_QCH__CLK_REQ,
    CMU_SCA_TIMER_APM1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_TIMER_ASM_QCH__QCH_EN,
    CMU_SCA_TIMER_ASM_QCH__CLK_REQ,
    CMU_SCA_TIMER_ASM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_WDT_APM1_QCH__QCH_EN,
    CMU_SCA_WDT_APM1_QCH__CLK_REQ,
    CMU_SCA_WDT_APM1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_WDT_ASM_QCH__QCH_EN,
    CMU_SCA_WDT_ASM_QCH__CLK_REQ,
    CMU_SCA_WDT_ASM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_YAMIN_MCU_APM1_QCH_CLKIN__QCH_EN,
    CMU_SCA_YAMIN_MCU_APM1_QCH_CLKIN__CLK_REQ,
    CMU_SCA_YAMIN_MCU_APM1_QCH_CLKIN__IGNORE_FORCE_PM_EN,
    CMU_SCA_YAMIN_MCU_APM1_QCH_DBGCLK__QCH_EN,
    CMU_SCA_YAMIN_MCU_APM1_QCH_DBGCLK__CLK_REQ,
    CMU_SCA_YAMIN_MCU_APM1_QCH_DBGCLK__IGNORE_FORCE_PM_EN,
    CMU_SCA_YAMIN_MCU_ASM_QCH_CLKIN__QCH_EN,
    CMU_SCA_YAMIN_MCU_ASM_QCH_CLKIN__CLK_REQ,
    CMU_SCA_YAMIN_MCU_ASM_QCH_CLKIN__IGNORE_FORCE_PM_EN,
    CMU_SCA_YAMIN_MCU_ASM_QCH_DBGCLK__QCH_EN,
    CMU_SCA_YAMIN_MCU_ASM_QCH_DBGCLK__CLK_REQ,
    CMU_SCA_YAMIN_MCU_ASM_QCH_DBGCLK__IGNORE_FORCE_PM_EN,
    CMU_SCA_LH_AXI_SI_D_ALIVE_QCH__QCH_EN,
    CMU_SCA_LH_AXI_SI_D_ALIVE_QCH__CLK_REQ,
    CMU_SCA_LH_AXI_SI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_NOC_LH_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_NOC_LH_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_CLK_SCA_NOC_LH_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_LH_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_LH_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_LH_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_MI_P_ALIVE_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_MI_P_ALIVE_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_MI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_SI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_QCH_ADAPTER_SCA_XIU_PMU_SCA_QCH__QCH_EN,
    CMU_SCA_QCH_ADAPTER_SCA_XIU_PMU_SCA_QCH__CLK_REQ,
    CMU_SCA_QCH_ADAPTER_SCA_XIU_PMU_SCA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_NOC_PMULH_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_NOC_PMULH_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_CLK_SCA_NOC_PMULH_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_PMULH_AON_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_PMULH_AON_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_CLK_SCA_PMULH_AON_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_NOC_PMULH_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL0_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL0_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL1_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL1_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2A_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2A_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2B_QCH__QCH_EN,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2B_QCH__CLK_REQ,
    CMU_SCA_SLH_AXI_SI_PMU_ALIVE_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_OSCCLK_RCO_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_CLK_SCA_OSCCLK_RCO_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_CLK_SCA_OSCCLK_RCO_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RTC_1_QCH__QCH_EN,
    CMU_SCA_RTC_1_QCH__CLK_REQ,
    CMU_SCA_RTC_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_APM1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_QCH__QCH_EN,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_QCH__CLK_REQ,
    CMU_SCA_RSTNSYNC_SR_CLK_SCA_TIMER_ASM_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_MUX_CLKCMU_DBGCORE_USER__MUX_SEL,
    CMU_DBGCORE_MUX_CLKCMU_DBGCORE_USER__MUX_BUSY,
    CMU_DBGCORE_MUX_CLKCMU_DBGCORE_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_CMU_DBGCORE_CLKOUT0__BUSY,
    CMU_DBGCORE_MUX_CLK_DBGCORE_NOC__BUSY,
    CMU_DBGCORE_MUX_CLK_DBGCORE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_MUX_OSCCLK_DBGCORE__BUSY,
    CMU_DBGCORE_MUX_OSCCLK_DBGCORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_MUX_OSCCLK_DBGCORE_CMU__BUSY,
    CMU_DBGCORE_MUX_OSCCLK_DBGCORE_CMU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_DIV_CLK_DBGCORE_NOC_LH__DIVRATIO,
    CMU_DBGCORE_DIV_CLK_DBGCORE_NOC_LH__BUSY,
    CMU_DBGCORE_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_CMU_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_MDIS_DBGCORE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_ALO_IPCLKPORT_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_ALO_IPCLKPORT_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_ALO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_ALO_IPCLKPORT_PCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_ALO_IPCLKPORT_PCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_ALO_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_PG_IPCLKPORT_PCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_PG_IPCLKPORT_PCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_PG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_PG_IPCLKPORT_PCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_PG_IPCLKPORT_PCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_PG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_RET_IPCLKPORT_PCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_RET_IPCLKPORT_PCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SYSREG_DBGCORE_RET_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_LH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_SSB__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_SSB__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_LH_AXI_SI_IG_CSSYS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_DBGCORE_BLK_DBGCORE_UID_SS_DBGCORE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DBGCORE_APBIF_S2D_DBGCORE_QCH__QCH_EN,
    CMU_DBGCORE_APBIF_S2D_DBGCORE_QCH__CLK_REQ,
    CMU_DBGCORE_APBIF_S2D_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_CMU_DBGCORE_QCH__QCH_EN,
    CMU_DBGCORE_CMU_DBGCORE_QCH__CLK_REQ,
    CMU_DBGCORE_CMU_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_D_TZPC_DBGCORE_QCH__QCH_EN,
    CMU_DBGCORE_D_TZPC_DBGCORE_QCH__CLK_REQ,
    CMU_DBGCORE_D_TZPC_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_DBG__QCH_EN,
    CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_DBG__CLK_REQ,
    CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_DBG__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__QCH_EN,
    CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__CLK_REQ,
    CMU_DBGCORE_GREBEINTEGRATION_DBGCORE_QCH_S_GREBE__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_LH_AXI_MI_IG_CSSYS_ALIVE_QCH__QCH_EN,
    CMU_DBGCORE_LH_AXI_MI_IG_CSSYS_ALIVE_QCH__CLK_REQ,
    CMU_DBGCORE_LH_AXI_MI_IG_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_LH_AXI_MI_IP_ALIVE_QCH__QCH_EN,
    CMU_DBGCORE_LH_AXI_MI_IP_ALIVE_QCH__CLK_REQ,
    CMU_DBGCORE_LH_AXI_MI_IP_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__QCH_EN,
    CMU_DBGCORE_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__CLK_REQ,
    CMU_DBGCORE_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_MDIS_DBGCORE_QCH__QCH_EN,
    CMU_DBGCORE_MDIS_DBGCORE_QCH__CLK_REQ,
    CMU_DBGCORE_MDIS_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_RSTNSYNC_CLK_DBGCORE_GREBE_QCH__QCH_EN,
    CMU_DBGCORE_RSTNSYNC_CLK_DBGCORE_GREBE_QCH__CLK_REQ,
    CMU_DBGCORE_RSTNSYNC_CLK_DBGCORE_GREBE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_SYSREG_DBGCORE_ALO_QCH__QCH_EN,
    CMU_DBGCORE_SYSREG_DBGCORE_ALO_QCH__CLK_REQ,
    CMU_DBGCORE_SYSREG_DBGCORE_ALO_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_SYSREG_DBGCORE_CORE_PG_QCH__QCH_EN,
    CMU_DBGCORE_SYSREG_DBGCORE_CORE_PG_QCH__CLK_REQ,
    CMU_DBGCORE_SYSREG_DBGCORE_CORE_PG_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_SYSREG_DBGCORE_PG_QCH__QCH_EN,
    CMU_DBGCORE_SYSREG_DBGCORE_PG_QCH__CLK_REQ,
    CMU_DBGCORE_SYSREG_DBGCORE_PG_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_SYSREG_DBGCORE_RET_QCH__QCH_EN,
    CMU_DBGCORE_SYSREG_DBGCORE_RET_QCH__CLK_REQ,
    CMU_DBGCORE_SYSREG_DBGCORE_RET_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_WDT_DBGCORE_QCH__QCH_EN,
    CMU_DBGCORE_WDT_DBGCORE_QCH__CLK_REQ,
    CMU_DBGCORE_WDT_DBGCORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN,
    CMU_DBGCORE_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ,
    CMU_DBGCORE_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__QCH_EN,
    CMU_DBGCORE_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__CLK_REQ,
    CMU_DBGCORE_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DBGCORE_LH_AXI_SI_IG_CSSYS_ALIVE_QCH__QCH_EN,
    CMU_DBGCORE_LH_AXI_SI_IG_CSSYS_ALIVE_QCH__CLK_REQ,
    CMU_DBGCORE_LH_AXI_SI_IG_CSSYS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_PLL_AUD__LOCKTIME,
    CMU_AUD_PLL_AUD__ENABLE,
    CMU_AUD_PLL_AUD__MDIV,
    CMU_AUD_PLL_AUD__PDIV,
    CMU_AUD_PLL_AUD__SDIV,
    CMU_AUD_MUX_CLKALIVE_AUD_NOC_USER__MUX_SEL,
    CMU_AUD_MUX_CLKALIVE_AUD_NOC_USER__MUX_BUSY,
    CMU_AUD_MUX_CLKALIVE_AUD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLKCMU_AUD_AUDIF0_USER__MUX_SEL,
    CMU_AUD_MUX_CLKCMU_AUD_AUDIF0_USER__MUX_BUSY,
    CMU_AUD_MUX_CLKCMU_AUD_AUDIF0_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLKCMU_AUD_AUDIF1_USER__MUX_SEL,
    CMU_AUD_MUX_CLKCMU_AUD_AUDIF1_USER__MUX_BUSY,
    CMU_AUD_MUX_CLKCMU_AUD_AUDIF1_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLKCMU_AUD_CPU_USER__MUX_SEL,
    CMU_AUD_MUX_CLKCMU_AUD_CPU_USER__MUX_BUSY,
    CMU_AUD_MUX_CLKCMU_AUD_CPU_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLKCMU_AUD_NOC_USER__MUX_SEL,
    CMU_AUD_MUX_CLKCMU_AUD_NOC_USER__MUX_BUSY,
    CMU_AUD_MUX_CLKCMU_AUD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLKVTS_AUD_DMIC_USER__MUX_SEL,
    CMU_AUD_MUX_CLKVTS_AUD_DMIC_USER__MUX_BUSY,
    CMU_AUD_MUX_CLKVTS_AUD_DMIC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CP_PCMC_CLK_USER__MUX_SEL,
    CMU_AUD_MUX_CP_PCMC_CLK_USER__MUX_BUSY,
    CMU_AUD_MUX_CP_PCMC_CLK_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_CMU_AUD_CLKOUT0__BUSY,
    CMU_AUD_MUX_CLK_AUD_AUDIF__SELECT,
    CMU_AUD_MUX_CLK_AUD_AUDIF__BUSY,
    CMU_AUD_MUX_CLK_AUD_AUDIF__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLK_AUD_CPU__SELECT,
    CMU_AUD_MUX_CLK_AUD_CPU__BUSY,
    CMU_AUD_MUX_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLK_AUD_DSIF__SELECT,
    CMU_AUD_MUX_CLK_AUD_DSIF__BUSY,
    CMU_AUD_MUX_CLK_AUD_NOC__SELECT,
    CMU_AUD_MUX_CLK_AUD_NOC__BUSY,
    CMU_AUD_MUX_CLK_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLK_AUD_PCMC__SELECT,
    CMU_AUD_MUX_CLK_AUD_PCMC__BUSY,
    CMU_AUD_MUX_CLK_AUD_PCMC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLK_AUD_SCLK__SELECT,
    CMU_AUD_MUX_CLK_AUD_SCLK__BUSY,
    CMU_AUD_MUX_CLK_AUD_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLK_AUD_SERIAL_LIF__SELECT,
    CMU_AUD_MUX_CLK_AUD_SERIAL_LIF__BUSY,
    CMU_AUD_MUX_CLK_AUD_SERIAL_LIF__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLK_AUD_SERIAL_LIF_CORE__SELECT,
    CMU_AUD_MUX_CLK_AUD_SERIAL_LIF_CORE__BUSY,
    CMU_AUD_MUX_CLK_AUD_SERIAL_LIF_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLK_AUD_UAIF0__SELECT,
    CMU_AUD_MUX_CLK_AUD_UAIF0__BUSY,
    CMU_AUD_MUX_CLK_AUD_UAIF1__SELECT,
    CMU_AUD_MUX_CLK_AUD_UAIF1__BUSY,
    CMU_AUD_MUX_CLK_AUD_UAIF2__SELECT,
    CMU_AUD_MUX_CLK_AUD_UAIF2__BUSY,
    CMU_AUD_MUX_CLK_AUD_UAIF3__SELECT,
    CMU_AUD_MUX_CLK_AUD_UAIF3__BUSY,
    CMU_AUD_MUX_CLK_AUD_UAIF4__SELECT,
    CMU_AUD_MUX_CLK_AUD_UAIF4__BUSY,
    CMU_AUD_MUX_CLK_AUD_UAIF4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLK_AUD_UAIF5__SELECT,
    CMU_AUD_MUX_CLK_AUD_UAIF5__BUSY,
    CMU_AUD_MUX_CLK_AUD_UAIF5__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_MUX_CLK_AUD_UAIF6__SELECT,
    CMU_AUD_MUX_CLK_AUD_UAIF6__BUSY,
    CMU_AUD_MUX_HCHGEN_CLK_AUD_CPU__SELECT,
    CMU_AUD_MUX_HCHGEN_CLK_AUD_CPU__BUSY,
    CMU_AUD_MUX_HCHGEN_CLK_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_DIV_CLKAUD_HSI0_NOC__DIVRATIO,
    CMU_AUD_DIV_CLKAUD_HSI0_NOC__BUSY,
    CMU_AUD_DIV_CLK_AUD_AUDIF__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_AUDIF__BUSY,
    CMU_AUD_DIV_CLK_AUD_CNT__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_CNT__BUSY,
    CMU_AUD_DIV_CLK_AUD_CPU_ACLK__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_CPU_ACLK__BUSY,
    CMU_AUD_DIV_CLK_AUD_CPU_ACP__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_CPU_ACP__BUSY,
    CMU_AUD_DIV_CLK_AUD_CPU_PCLKDBG__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_CPU_PCLKDBG__BUSY,
    CMU_AUD_DIV_CLK_AUD_DSIF__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_DSIF__BUSY,
    CMU_AUD_DIV_CLK_AUD_MCLK__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_MCLK__BUSY,
    CMU_AUD_DIV_CLK_AUD_NOC__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_NOC__BUSY,
    CMU_AUD_DIV_CLK_AUD_NOCP__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_NOCP__BUSY,
    CMU_AUD_DIV_CLK_AUD_PCMC__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_PCMC__BUSY,
    CMU_AUD_DIV_CLK_AUD_SERIAL_LIF__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_SERIAL_LIF__BUSY,
    CMU_AUD_DIV_CLK_AUD_SERIAL_LIF_CORE__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_SERIAL_LIF_CORE__BUSY,
    CMU_AUD_DIV_CLK_AUD_UAIF0__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_UAIF0__BUSY,
    CMU_AUD_DIV_CLK_AUD_UAIF1__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_UAIF1__BUSY,
    CMU_AUD_DIV_CLK_AUD_UAIF2__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_UAIF2__BUSY,
    CMU_AUD_DIV_CLK_AUD_UAIF3__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_UAIF3__BUSY,
    CMU_AUD_DIV_CLK_AUD_UAIF4__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_UAIF4__BUSY,
    CMU_AUD_DIV_CLK_AUD_UAIF5__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_UAIF5__BUSY,
    CMU_AUD_DIV_CLK_AUD_UAIF6__DIVRATIO,
    CMU_AUD_DIV_CLK_AUD_UAIF6__BUSY,
    CMU_AUD_GATE_CLKAUD_HSI0_NOC__CGVAL,
    CMU_AUD_GATE_CLKAUD_HSI0_NOC__MANUAL,
    CMU_AUD_GATE_CLKAUD_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CNT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A0_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_C2A1_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ARAM__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ARAM__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ARAM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_IRQ__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_IRQ__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_IRQ__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_STAT__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_STAT__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_STAT__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_XCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_AD_APB_BARAC_D_AUDCHUBVTS_IPCLKPORT_PCLKM__CGVAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_BARAC_D_AUDCHUBVTS_IPCLKPORT_PCLKM__MANUAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_BARAC_D_AUDCHUBVTS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__CGVAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__MANUAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__CGVAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__MANUAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__CGVAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__MANUAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_SYSMMU_AUD_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__CGVAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__MANUAL,
    CMU_AUD_BLK_AUD_UID_AD_APB_VGEN_LITE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_BARAC_D_AUDCHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_BARAC_D_AUDCHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_BARAC_D_AUDCHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_CMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_LH_ACEL_SI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_LH_AXI_MI_ID_UDMA_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_MI_ID_UDMA_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_MI_ID_UDMA_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_MI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_LLCAID_D_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_LLCAID_D_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_LLCAID_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_MAILBOX_AUD3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SLH_AST_SI_G_PPMU_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SLH_AXI_SI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_XIU_MMU_AUD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_LH_AXI_MI_ID_ACP_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_MI_ID_ACP_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_MI_ID_ACP_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_CPU_ACP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNCH__AUD_CLKGEN_DMIC2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DMIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DMIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_DSIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUM__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUM__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUS__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUS__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_SPUS__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_STAT__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_STAT__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_STAT__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_LH_AXI_SI_ID_ACP_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_SI_ID_ACP_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_SI_ID_ACP_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_LH_AXI_SI_ID_UDMA_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_SI_ID_UDMA_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_SI_ID_UDMA_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_ECU_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_LH_AXI_SI_IP_PERI_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_LH_INT_COMB_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_S2PC_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_S2PC_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_S2PC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SPC_AUD_IPCLKPORT_PCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SPC_AUD_IPCLKPORT_PCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SPC_AUD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_DMAILBOX_AUD_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_PCMC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_PCMC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_SERIAL_LIF_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__CGVAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__MANUAL,
    CMU_AUD_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_UAIF6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_AUD_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_AUD_BLK_AUD_UID_BLK_AUD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AUD_ABOX_QCH_CNT__QCH_EN,
    CMU_AUD_ABOX_QCH_CNT__CLK_REQ,
    CMU_AUD_ABOX_QCH_CNT__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_ARAM__QCH_EN,
    CMU_AUD_ABOX_QCH_ARAM__CLK_REQ,
    CMU_AUD_ABOX_QCH_ARAM__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_C2A0__QCH_EN,
    CMU_AUD_ABOX_QCH_C2A0__CLK_REQ,
    CMU_AUD_ABOX_QCH_C2A0__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_C2A1__QCH_EN,
    CMU_AUD_ABOX_QCH_C2A1__CLK_REQ,
    CMU_AUD_ABOX_QCH_C2A1__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_CSTAT__QCH_EN,
    CMU_AUD_ABOX_QCH_CSTAT__CLK_REQ,
    CMU_AUD_ABOX_QCH_CSTAT__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_XCLK__QCH_EN,
    CMU_AUD_ABOX_QCH_XCLK__CLK_REQ,
    CMU_AUD_ABOX_QCH_XCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_BARAC_D_AUDCHUBVTS_QCH__QCH_EN,
    CMU_AUD_BARAC_D_AUDCHUBVTS_QCH__CLK_REQ,
    CMU_AUD_BARAC_D_AUDCHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_CMU_AUD_QCH__QCH_EN,
    CMU_AUD_CMU_AUD_QCH__CLK_REQ,
    CMU_AUD_CMU_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_DMAILBOX_AUD_QCH_ACLK__QCH_EN,
    CMU_AUD_DMAILBOX_AUD_QCH_ACLK__CLK_REQ,
    CMU_AUD_DMAILBOX_AUD_QCH_ACLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_DMAILBOX_AUD_QCH_PCLK__QCH_EN,
    CMU_AUD_DMAILBOX_AUD_QCH_PCLK__CLK_REQ,
    CMU_AUD_DMAILBOX_AUD_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_DMIC_AUD0_QCH_PCLK__QCH_EN,
    CMU_AUD_DMIC_AUD0_QCH_PCLK__CLK_REQ,
    CMU_AUD_DMIC_AUD0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_DMIC_AUD1_QCH_PCLK__QCH_EN,
    CMU_AUD_DMIC_AUD1_QCH_PCLK__CLK_REQ,
    CMU_AUD_DMIC_AUD1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_DMIC_AUD2_QCH_PCLK__QCH_EN,
    CMU_AUD_DMIC_AUD2_QCH_PCLK__CLK_REQ,
    CMU_AUD_DMIC_AUD2_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_LH_ACEL_SI_D_AUD_QCH__QCH_EN,
    CMU_AUD_LH_ACEL_SI_D_AUD_QCH__CLK_REQ,
    CMU_AUD_LH_ACEL_SI_D_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_LH_AXI_MI_ID_UDMA_AUD_QCH__QCH_EN,
    CMU_AUD_LH_AXI_MI_ID_UDMA_AUD_QCH__CLK_REQ,
    CMU_AUD_LH_AXI_MI_ID_UDMA_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_LH_AXI_MI_IP_PERI_AUD_QCH__QCH_EN,
    CMU_AUD_LH_AXI_MI_IP_PERI_AUD_QCH__CLK_REQ,
    CMU_AUD_LH_AXI_MI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_LLCAID_D_AUD_QCH__QCH_EN,
    CMU_AUD_LLCAID_D_AUD_QCH__CLK_REQ,
    CMU_AUD_LLCAID_D_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_MAILBOX_AUD0_QCH__QCH_EN,
    CMU_AUD_MAILBOX_AUD0_QCH__CLK_REQ,
    CMU_AUD_MAILBOX_AUD0_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_MAILBOX_AUD1_QCH__QCH_EN,
    CMU_AUD_MAILBOX_AUD1_QCH__CLK_REQ,
    CMU_AUD_MAILBOX_AUD1_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_MAILBOX_AUD2_QCH__QCH_EN,
    CMU_AUD_MAILBOX_AUD2_QCH__CLK_REQ,
    CMU_AUD_MAILBOX_AUD2_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_MAILBOX_AUD3_QCH__QCH_EN,
    CMU_AUD_MAILBOX_AUD3_QCH__CLK_REQ,
    CMU_AUD_MAILBOX_AUD3_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_PPMU_AUD_QCH__QCH_EN,
    CMU_AUD_PPMU_AUD_QCH__CLK_REQ,
    CMU_AUD_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_SERIAL_LIF_QCH_ACLK__QCH_EN,
    CMU_AUD_SERIAL_LIF_QCH_ACLK__CLK_REQ,
    CMU_AUD_SERIAL_LIF_QCH_ACLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_SERIAL_LIF_QCH_PCLK__QCH_EN,
    CMU_AUD_SERIAL_LIF_QCH_PCLK__CLK_REQ,
    CMU_AUD_SERIAL_LIF_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_SLH_AST_SI_G_PPMU_AUD_QCH__QCH_EN,
    CMU_AUD_SLH_AST_SI_G_PPMU_AUD_QCH__CLK_REQ,
    CMU_AUD_SLH_AST_SI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__QCH_EN,
    CMU_AUD_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__CLK_REQ,
    CMU_AUD_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_SYSMMU_S0_AUD_QCH_S0__QCH_EN,
    CMU_AUD_SYSMMU_S0_AUD_QCH_S0__CLK_REQ,
    CMU_AUD_SYSMMU_S0_AUD_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_AUD_SYSMMU_S0_PMMU0_AUD_QCH_S0__QCH_EN,
    CMU_AUD_SYSMMU_S0_PMMU0_AUD_QCH_S0__CLK_REQ,
    CMU_AUD_SYSMMU_S0_PMMU0_AUD_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_AUD_SYSREG_AUD_QCH__QCH_EN,
    CMU_AUD_SYSREG_AUD_QCH__CLK_REQ,
    CMU_AUD_SYSREG_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_VGEN_LITE_AUD_QCH__QCH_EN,
    CMU_AUD_VGEN_LITE_AUD_QCH__CLK_REQ,
    CMU_AUD_VGEN_LITE_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_WDT_AUD_QCH__QCH_EN,
    CMU_AUD_WDT_AUD_QCH__CLK_REQ,
    CMU_AUD_WDT_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_LH_AXI_MI_ID_ACP_AUD_QCH__QCH_EN,
    CMU_AUD_LH_AXI_MI_ID_ACP_AUD_QCH__CLK_REQ,
    CMU_AUD_LH_AXI_MI_ID_ACP_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_CPU0__QCH_EN,
    CMU_AUD_ABOX_QCH_CPU0__CLK_REQ,
    CMU_AUD_ABOX_QCH_CPU0__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_CPU1__QCH_EN,
    CMU_AUD_ABOX_QCH_CPU1__CLK_REQ,
    CMU_AUD_ABOX_QCH_CPU1__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_CPU2__QCH_EN,
    CMU_AUD_ABOX_QCH_CPU2__CLK_REQ,
    CMU_AUD_ABOX_QCH_CPU2__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_L2__QCH_EN,
    CMU_AUD_ABOX_QCH_L2__CLK_REQ,
    CMU_AUD_ABOX_QCH_L2__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_NEON0__QCH_EN,
    CMU_AUD_ABOX_QCH_NEON0__CLK_REQ,
    CMU_AUD_ABOX_QCH_NEON0__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_NEON1__QCH_EN,
    CMU_AUD_ABOX_QCH_NEON1__CLK_REQ,
    CMU_AUD_ABOX_QCH_NEON1__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_NEON2__QCH_EN,
    CMU_AUD_ABOX_QCH_NEON2__CLK_REQ,
    CMU_AUD_ABOX_QCH_NEON2__IGNORE_FORCE_PM_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__QCH_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__CLK_REQ,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__QCH_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__CLK_REQ,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__QCH_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__CLK_REQ,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU_DBG_QCH__QCH_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU_DBG_QCH__CLK_REQ,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU_DBG_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__QCH_EN,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__CLK_REQ,
    CMU_AUD_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_BCLK_DSIF__QCH_EN,
    CMU_AUD_ABOX_QCH_BCLK_DSIF__CLK_REQ,
    CMU_AUD_ABOX_QCH_BCLK_DSIF__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_ASTAT__QCH_EN,
    CMU_AUD_ABOX_QCH_ASTAT__CLK_REQ,
    CMU_AUD_ABOX_QCH_ASTAT__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_SPUM__QCH_EN,
    CMU_AUD_ABOX_QCH_SPUM__CLK_REQ,
    CMU_AUD_ABOX_QCH_SPUM__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_SPUS__QCH_EN,
    CMU_AUD_ABOX_QCH_SPUS__CLK_REQ,
    CMU_AUD_ABOX_QCH_SPUS__IGNORE_FORCE_PM_EN,
    CMU_AUD_LH_AXI_SI_ID_ACP_AUD_QCH__QCH_EN,
    CMU_AUD_LH_AXI_SI_ID_ACP_AUD_QCH__CLK_REQ,
    CMU_AUD_LH_AXI_SI_ID_ACP_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_LH_AXI_SI_ID_UDMA_AUD_QCH__QCH_EN,
    CMU_AUD_LH_AXI_SI_ID_UDMA_AUD_QCH__CLK_REQ,
    CMU_AUD_LH_AXI_SI_ID_UDMA_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_D_TZPC_AUD_QCH__QCH_EN,
    CMU_AUD_D_TZPC_AUD_QCH__CLK_REQ,
    CMU_AUD_D_TZPC_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_ECU_AUD_QCH__QCH_EN,
    CMU_AUD_ECU_AUD_QCH__CLK_REQ,
    CMU_AUD_ECU_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_LH_AXI_SI_IP_PERI_AUD_QCH__QCH_EN,
    CMU_AUD_LH_AXI_SI_IP_PERI_AUD_QCH__CLK_REQ,
    CMU_AUD_LH_AXI_SI_IP_PERI_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_LH_INT_COMB_AUD_QCH__QCH_EN,
    CMU_AUD_LH_INT_COMB_AUD_QCH__CLK_REQ,
    CMU_AUD_LH_INT_COMB_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_S2PC_AUD_QCH__QCH_EN,
    CMU_AUD_S2PC_AUD_QCH__CLK_REQ,
    CMU_AUD_S2PC_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_SLH_AXI_MI_P_AUD_QCH__QCH_EN,
    CMU_AUD_SLH_AXI_MI_P_AUD_QCH__CLK_REQ,
    CMU_AUD_SLH_AXI_MI_P_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_SPC_AUD_QCH__QCH_EN,
    CMU_AUD_SPC_AUD_QCH__CLK_REQ,
    CMU_AUD_SPC_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AUD_DMAILBOX_AUD_QCH_CCLK__QCH_EN,
    CMU_AUD_DMAILBOX_AUD_QCH_CCLK__CLK_REQ,
    CMU_AUD_DMAILBOX_AUD_QCH_CCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_PCMC_CLK__QCH_EN,
    CMU_AUD_ABOX_QCH_PCMC_CLK__CLK_REQ,
    CMU_AUD_ABOX_QCH_PCMC_CLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_SERIAL_LIF_QCH_BCLK__QCH_EN,
    CMU_AUD_SERIAL_LIF_QCH_BCLK__CLK_REQ,
    CMU_AUD_SERIAL_LIF_QCH_BCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_SERIAL_LIF_QCH_CCLK__QCH_EN,
    CMU_AUD_SERIAL_LIF_QCH_CCLK__CLK_REQ,
    CMU_AUD_SERIAL_LIF_QCH_CCLK__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_BCLK0__QCH_EN,
    CMU_AUD_ABOX_QCH_BCLK0__CLK_REQ,
    CMU_AUD_ABOX_QCH_BCLK0__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_BCLK1__QCH_EN,
    CMU_AUD_ABOX_QCH_BCLK1__CLK_REQ,
    CMU_AUD_ABOX_QCH_BCLK1__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_BCLK2__QCH_EN,
    CMU_AUD_ABOX_QCH_BCLK2__CLK_REQ,
    CMU_AUD_ABOX_QCH_BCLK2__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_BCLK3__QCH_EN,
    CMU_AUD_ABOX_QCH_BCLK3__CLK_REQ,
    CMU_AUD_ABOX_QCH_BCLK3__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_BCLK4__QCH_EN,
    CMU_AUD_ABOX_QCH_BCLK4__CLK_REQ,
    CMU_AUD_ABOX_QCH_BCLK4__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_BCLK5__QCH_EN,
    CMU_AUD_ABOX_QCH_BCLK5__CLK_REQ,
    CMU_AUD_ABOX_QCH_BCLK5__IGNORE_FORCE_PM_EN,
    CMU_AUD_ABOX_QCH_BCLK6__QCH_EN,
    CMU_AUD_ABOX_QCH_BCLK6__CLK_REQ,
    CMU_AUD_ABOX_QCH_BCLK6__IGNORE_FORCE_PM_EN,
    CMU_BYRP_MUX_CLKCMU_BYRP_NOC_USER__MUX_SEL,
    CMU_BYRP_MUX_CLKCMU_BYRP_NOC_USER__MUX_BUSY,
    CMU_BYRP_MUX_CLKCMU_BYRP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_CMU_BYRP_CLKOUT0__BUSY,
    CMU_BYRP_DIV_CLK_BYRP_NOCP__DIVRATIO,
    CMU_BYRP_DIV_CLK_BYRP_NOCP__BUSY,
    CMU_BYRP_BLK_BYRP_UID_AD_APB_BYRP0_IPCLKPORT_PCLKM__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_AD_APB_BYRP0_IPCLKPORT_PCLKM__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_AD_APB_BYRP0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_ACEL_SI_D_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_ACEL_SI_D_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_ACEL_SI_D_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_MI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_AST_SI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LLCAID_D_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LLCAID_D_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LLCAID_D_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_ACLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_ACLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C0__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C0__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C1__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C1__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C2__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C2__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C3__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C3__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C4__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C4__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF0_C4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C0__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C0__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C1__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C1__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C2__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C2__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C3__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C3__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C4__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C4__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SIPU_BYRP_IPCLKPORT_CLK_VOTF1_C4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SLH_AST_SI_G_PPMU_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SLH_AST_SI_G_PPMU_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SLH_AST_SI_G_PPMU_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SYSMMU_S0_BYRP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SYSMMU_S0_BYRP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SYSMMU_S0_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SYSMMU_S0_PMMU0_BYRP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SYSMMU_S0_PMMU0_BYRP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SYSMMU_S0_PMMU0_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D0_BYRP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D0_BYRP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D0_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D1_BYRP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D1_BYRP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D1_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D2_BYRP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D2_BYRP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D2_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D3_BYRP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D3_BYRP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D3_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D4_BYRP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D4_BYRP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D4_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D5_BYRP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D5_BYRP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_D5_BYRP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_VGEN_LITE_BYRP0_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_LITE_BYRP0_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_LITE_BYRP0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_VGEN_LITE_BYRP1_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_LITE_BYRP1_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_VGEN_LITE_BYRP1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_XIU_D_BYRP_IPCLKPORT_ACLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_XIU_D_BYRP_IPCLKPORT_ACLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_XIU_D_BYRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_XIU_MMU_BYRP_IPCLKPORT_ACLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_XIU_MMU_BYRP_IPCLKPORT_ACLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_XIU_MMU_BYRP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_CMU_BYRP_IPCLKPORT_PCLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_CMU_BYRP_IPCLKPORT_PCLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_CMU_BYRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_D_TZPC_BYRP_IPCLKPORT_PCLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_D_TZPC_BYRP_IPCLKPORT_PCLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_D_TZPC_BYRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_LH_INT_COMB_BYRP_IPCLKPORT_PCLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_LH_INT_COMB_BYRP_IPCLKPORT_PCLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_LH_INT_COMB_BYRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_PCLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_PCLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_PPMU_BYRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_CLK_BYRP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_RSTNSYNC_SR_CLK_BYRP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_S2PC_BYRP_IPCLKPORT_PCLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_S2PC_BYRP_IPCLKPORT_PCLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_S2PC_BYRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SLH_AXI_MI_P_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SLH_AXI_MI_P_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SLH_AXI_MI_P_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SPC_BYRP_IPCLKPORT_PCLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SPC_BYRP_IPCLKPORT_PCLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SPC_BYRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_SYSREG_BYRP_IPCLKPORT_PCLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_SYSREG_BYRP_IPCLKPORT_PCLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_SYSREG_BYRP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_BLK_BYRP_UID_BLK_BYRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_BYRP_BLK_BYRP_UID_BLK_BYRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_BYRP_BLK_BYRP_UID_BLK_BYRP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_BYRP_LH_ACEL_SI_D_BYRP_QCH__QCH_EN,
    CMU_BYRP_LH_ACEL_SI_D_BYRP_QCH__CLK_REQ,
    CMU_BYRP_LH_ACEL_SI_D_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LH_AST_MI_OTF0_CSIS_BYRP_QCH__QCH_EN,
    CMU_BYRP_LH_AST_MI_OTF0_CSIS_BYRP_QCH__CLK_REQ,
    CMU_BYRP_LH_AST_MI_OTF0_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LH_AST_MI_OTF1_CSIS_BYRP_QCH__QCH_EN,
    CMU_BYRP_LH_AST_MI_OTF1_CSIS_BYRP_QCH__CLK_REQ,
    CMU_BYRP_LH_AST_MI_OTF1_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LH_AST_MI_OTF2_CSIS_BYRP_QCH__QCH_EN,
    CMU_BYRP_LH_AST_MI_OTF2_CSIS_BYRP_QCH__CLK_REQ,
    CMU_BYRP_LH_AST_MI_OTF2_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LH_AST_MI_OTF3_CSIS_BYRP_QCH__QCH_EN,
    CMU_BYRP_LH_AST_MI_OTF3_CSIS_BYRP_QCH__CLK_REQ,
    CMU_BYRP_LH_AST_MI_OTF3_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LH_AST_SI_OTF0_BYRP_RGBP_QCH__QCH_EN,
    CMU_BYRP_LH_AST_SI_OTF0_BYRP_RGBP_QCH__CLK_REQ,
    CMU_BYRP_LH_AST_SI_OTF0_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LH_AST_SI_OTF1_BYRP_RGBP_QCH__QCH_EN,
    CMU_BYRP_LH_AST_SI_OTF1_BYRP_RGBP_QCH__CLK_REQ,
    CMU_BYRP_LH_AST_SI_OTF1_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LH_AST_SI_OTF2_BYRP_RGBP_QCH__QCH_EN,
    CMU_BYRP_LH_AST_SI_OTF2_BYRP_RGBP_QCH__CLK_REQ,
    CMU_BYRP_LH_AST_SI_OTF2_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LH_AST_SI_OTF3_BYRP_RGBP_QCH__QCH_EN,
    CMU_BYRP_LH_AST_SI_OTF3_BYRP_RGBP_QCH__CLK_REQ,
    CMU_BYRP_LH_AST_SI_OTF3_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LLCAID_D_BYRP_QCH__QCH_EN,
    CMU_BYRP_LLCAID_D_BYRP_QCH__CLK_REQ,
    CMU_BYRP_LLCAID_D_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R0__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R0__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R0__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R1__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R1__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R1__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R2__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R2__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R2__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R3__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R3__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R3__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R4__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R4__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_R4__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W0__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W0__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W0__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W1__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W1__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W1__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W2__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W2__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W2__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W3__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W3__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W3__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W4__QCH_EN,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W4__CLK_REQ,
    CMU_BYRP_SIPU_BYRP_QCH_VOTF_W4__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SLH_AST_SI_G_PPMU_BYRP_QCH__QCH_EN,
    CMU_BYRP_SLH_AST_SI_G_PPMU_BYRP_QCH__CLK_REQ,
    CMU_BYRP_SLH_AST_SI_G_PPMU_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SYSMMU_S0_BYRP_QCH_S0__QCH_EN,
    CMU_BYRP_SYSMMU_S0_BYRP_QCH_S0__CLK_REQ,
    CMU_BYRP_SYSMMU_S0_BYRP_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SYSMMU_S0_PMMU0_BYRP_QCH_S0__QCH_EN,
    CMU_BYRP_SYSMMU_S0_PMMU0_BYRP_QCH_S0__CLK_REQ,
    CMU_BYRP_SYSMMU_S0_PMMU0_BYRP_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_BYRP_VGEN_D0_BYRP_QCH__QCH_EN,
    CMU_BYRP_VGEN_D0_BYRP_QCH__CLK_REQ,
    CMU_BYRP_VGEN_D0_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_VGEN_D1_BYRP_QCH__QCH_EN,
    CMU_BYRP_VGEN_D1_BYRP_QCH__CLK_REQ,
    CMU_BYRP_VGEN_D1_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_VGEN_D2_BYRP_QCH__QCH_EN,
    CMU_BYRP_VGEN_D2_BYRP_QCH__CLK_REQ,
    CMU_BYRP_VGEN_D2_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_VGEN_D3_BYRP_QCH__QCH_EN,
    CMU_BYRP_VGEN_D3_BYRP_QCH__CLK_REQ,
    CMU_BYRP_VGEN_D3_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_VGEN_D4_BYRP_QCH__QCH_EN,
    CMU_BYRP_VGEN_D4_BYRP_QCH__CLK_REQ,
    CMU_BYRP_VGEN_D4_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_VGEN_D5_BYRP_QCH__QCH_EN,
    CMU_BYRP_VGEN_D5_BYRP_QCH__CLK_REQ,
    CMU_BYRP_VGEN_D5_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_VGEN_LITE_BYRP0_QCH__QCH_EN,
    CMU_BYRP_VGEN_LITE_BYRP0_QCH__CLK_REQ,
    CMU_BYRP_VGEN_LITE_BYRP0_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_VGEN_LITE_BYRP1_QCH__QCH_EN,
    CMU_BYRP_VGEN_LITE_BYRP1_QCH__CLK_REQ,
    CMU_BYRP_VGEN_LITE_BYRP1_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_CMU_BYRP_QCH__QCH_EN,
    CMU_BYRP_CMU_BYRP_QCH__CLK_REQ,
    CMU_BYRP_CMU_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_D_TZPC_BYRP_QCH__QCH_EN,
    CMU_BYRP_D_TZPC_BYRP_QCH__CLK_REQ,
    CMU_BYRP_D_TZPC_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_LH_INT_COMB_BYRP_QCH__QCH_EN,
    CMU_BYRP_LH_INT_COMB_BYRP_QCH__CLK_REQ,
    CMU_BYRP_LH_INT_COMB_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_PPMU_BYRP_QCH__QCH_EN,
    CMU_BYRP_PPMU_BYRP_QCH__CLK_REQ,
    CMU_BYRP_PPMU_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_S2PC_BYRP_QCH__QCH_EN,
    CMU_BYRP_S2PC_BYRP_QCH__CLK_REQ,
    CMU_BYRP_S2PC_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SLH_AXI_MI_P_BYRP_QCH__QCH_EN,
    CMU_BYRP_SLH_AXI_MI_P_BYRP_QCH__CLK_REQ,
    CMU_BYRP_SLH_AXI_MI_P_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SPC_BYRP_QCH__QCH_EN,
    CMU_BYRP_SPC_BYRP_QCH__CLK_REQ,
    CMU_BYRP_SPC_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_BYRP_SYSREG_BYRP_QCH__QCH_EN,
    CMU_BYRP_SYSREG_BYRP_QCH__CLK_REQ,
    CMU_BYRP_SYSREG_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER__MUX_SEL,
    CMU_CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER__MUX_BUSY,
    CMU_CHUB_MUX_CLKCHUBVTS_CHUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER__MUX_SEL,
    CMU_CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER__MUX_BUSY,
    CMU_CHUB_MUX_CLKCHUBVTS_CHUB_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_CMU_CHUB_CLKOUT0__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_I2C__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_I2C__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_NOC__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_NOC__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_SPI_I2C0__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_SPI_I2C0__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_SPI_I2C0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_SPI_I2C1__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_SPI_I2C1__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_SPI_I2C1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_SPI_MS_CTRL__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_SPI_MS_CTRL__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_TIMER__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_TIMER__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_TIMER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_USI0__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_USI0__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_USI0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_USI1__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_USI1__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_USI1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_USI2__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_USI2__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_USI2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_MUX_CLK_CHUB_USI3__SELECT,
    CMU_CHUB_MUX_CLK_CHUB_USI3__BUSY,
    CMU_CHUB_MUX_CLK_CHUB_USI3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_DIV_CLK_CHUB_CPU__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_CPU__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_I2C__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_I2C__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_NOC__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_NOC__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_SERIAL_LIF_US_PROX_CORE__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_SPI_I2C0__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_SPI_I2C0__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_SPI_I2C1__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_SPI_I2C1__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_SPI_MS_CTRL__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_SPI_MS_CTRL__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_USI0__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_USI0__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_USI1__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_USI1__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_USI2__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_USI2__BUSY,
    CMU_CHUB_DIV_CLK_CHUB_USI3__DIVRATIO,
    CMU_CHUB_DIV_CLK_CHUB_USI3__BUSY,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_APBIF_CHUB_COMBINE_WAKEUP_SRC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_BARAC_CHUB_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_BARAC_CHUB_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_BARAC_CHUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_CMU_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I2C_CHUB5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_I3C_CHUB0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_MAILBOX_CHUB_ABOX_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_MAILBOX_CHUB_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_NIC_DP_CHUB_IPCLKPORT_MAINCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_NIC_DP_CHUB_IPCLKPORT_MAINCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_NIC_DP_CHUB_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_NIC_US_32TO64_CHUB_IPCLKPORT_MAINCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_NIC_US_32TO64_CHUB_IPCLKPORT_MAINCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_NIC_US_32TO64_CHUB_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_SYSRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_RET_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_RET_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_NOC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SYSREG_COMBINE_CHUB2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RESETN_CPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_TX_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SERIAL_LIF_US_PROX_CHUB_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_I2C_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SPI_MULTI_SLV_Q_CTRL_CHUB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_TIMER_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_USI_CHUB3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_ASYNCINTERRUPT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_YAMIN_IPCLKPORT_CLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_YAMIN_IPCLKPORT_CLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_RSTNSYNC_SR_CLK_CHUB_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_SS_CHUB_GLUE_IPCLKPORT_ACLK_CPU__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_SS_CHUB_GLUE_IPCLKPORT_ACLK_CPU__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_SS_CHUB_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK__CGVAL,
    CMU_CHUB_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK__MANUAL,
    CMU_CHUB_BLK_CHUB_UID_YAMIN_MCU_CHUB_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUB_I3C_CHUB0_QCH_P__QCH_EN,
    CMU_CHUB_I3C_CHUB0_QCH_P__CLK_REQ,
    CMU_CHUB_I3C_CHUB0_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_CHUB_I3C_CHUB0_QCH_S__QCH_EN,
    CMU_CHUB_I3C_CHUB0_QCH_S__CLK_REQ,
    CMU_CHUB_I3C_CHUB0_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_I2C_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_I2C_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_I2C_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_I2C_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__QCH_EN,
    CMU_CHUB_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__CLK_REQ,
    CMU_CHUB_APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_BARAC_CHUB_QCH__QCH_EN,
    CMU_CHUB_BARAC_CHUB_QCH__CLK_REQ,
    CMU_CHUB_BARAC_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_CMU_CHUB_QCH__QCH_EN,
    CMU_CHUB_CMU_CHUB_QCH__CLK_REQ,
    CMU_CHUB_CMU_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_I2C_CHUB0_QCH__QCH_EN,
    CMU_CHUB_I2C_CHUB0_QCH__CLK_REQ,
    CMU_CHUB_I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_I2C_CHUB1_QCH__QCH_EN,
    CMU_CHUB_I2C_CHUB1_QCH__CLK_REQ,
    CMU_CHUB_I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_I2C_CHUB2_QCH__QCH_EN,
    CMU_CHUB_I2C_CHUB2_QCH__CLK_REQ,
    CMU_CHUB_I2C_CHUB2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_I2C_CHUB3_QCH__QCH_EN,
    CMU_CHUB_I2C_CHUB3_QCH__CLK_REQ,
    CMU_CHUB_I2C_CHUB3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_I2C_CHUB4_QCH__QCH_EN,
    CMU_CHUB_I2C_CHUB4_QCH__CLK_REQ,
    CMU_CHUB_I2C_CHUB4_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_I2C_CHUB5_QCH__QCH_EN,
    CMU_CHUB_I2C_CHUB5_QCH__CLK_REQ,
    CMU_CHUB_I2C_CHUB5_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_INTMEM_CODE_QCH__QCH_EN,
    CMU_CHUB_INTMEM_CODE_QCH__CLK_REQ,
    CMU_CHUB_INTMEM_CODE_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_INTMEM_DATA0_QCH__QCH_EN,
    CMU_CHUB_INTMEM_DATA0_QCH__CLK_REQ,
    CMU_CHUB_INTMEM_DATA0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_INTMEM_DATA1_QCH__QCH_EN,
    CMU_CHUB_INTMEM_DATA1_QCH__CLK_REQ,
    CMU_CHUB_INTMEM_DATA1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN,
    CMU_CHUB_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUB_LH_AXI_MI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN,
    CMU_CHUB_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUB_LH_AXI_SI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_MAILBOX_CHUB_ABOX_QCH__QCH_EN,
    CMU_CHUB_MAILBOX_CHUB_ABOX_QCH__CLK_REQ,
    CMU_CHUB_MAILBOX_CHUB_ABOX_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_MAILBOX_CHUB_UNPU_QCH__QCH_EN,
    CMU_CHUB_MAILBOX_CHUB_UNPU_QCH__CLK_REQ,
    CMU_CHUB_MAILBOX_CHUB_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_PWM_CHUB_QCH__QCH_EN,
    CMU_CHUB_PWM_CHUB_QCH__CLK_REQ,
    CMU_CHUB_PWM_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_NOC_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_NOC_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_NOC_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_SYSRESETN_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_NOC_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_NOC_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_NOC_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__QCH_EN,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__CLK_REQ,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_ACLK__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__QCH_EN,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__CLK_REQ,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SPI_I2C_CHUB0_QCH__QCH_EN,
    CMU_CHUB_SPI_I2C_CHUB0_QCH__CLK_REQ,
    CMU_CHUB_SPI_I2C_CHUB0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SPI_I2C_CHUB1_QCH__QCH_EN,
    CMU_CHUB_SPI_I2C_CHUB1_QCH__CLK_REQ,
    CMU_CHUB_SPI_I2C_CHUB1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SYSREG_CHUB_QCH__QCH_EN,
    CMU_CHUB_SYSREG_CHUB_QCH__CLK_REQ,
    CMU_CHUB_SYSREG_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SYSREG_COMBINE_CHUB2AP_QCH__QCH_EN,
    CMU_CHUB_SYSREG_COMBINE_CHUB2AP_QCH__CLK_REQ,
    CMU_CHUB_SYSREG_COMBINE_CHUB2AP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SYSREG_COMBINE_CHUB2APM_QCH__QCH_EN,
    CMU_CHUB_SYSREG_COMBINE_CHUB2APM_QCH__CLK_REQ,
    CMU_CHUB_SYSREG_COMBINE_CHUB2APM_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_TIMER_CHUB_QCH__QCH_EN,
    CMU_CHUB_TIMER_CHUB_QCH__CLK_REQ,
    CMU_CHUB_TIMER_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_USI_CHUB0_QCH__QCH_EN,
    CMU_CHUB_USI_CHUB0_QCH__CLK_REQ,
    CMU_CHUB_USI_CHUB0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_USI_CHUB1_QCH__QCH_EN,
    CMU_CHUB_USI_CHUB1_QCH__CLK_REQ,
    CMU_CHUB_USI_CHUB1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_USI_CHUB2_QCH__QCH_EN,
    CMU_CHUB_USI_CHUB2_QCH__CLK_REQ,
    CMU_CHUB_USI_CHUB2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_USI_CHUB3_QCH__QCH_EN,
    CMU_CHUB_USI_CHUB3_QCH__CLK_REQ,
    CMU_CHUB_USI_CHUB3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_WDT_CHUB_QCH__QCH_EN,
    CMU_CHUB_WDT_CHUB_QCH__CLK_REQ,
    CMU_CHUB_WDT_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_OSCCLK_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_OSCCLK_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_RESETN_CPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_OSCCLK_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_OSCCLK_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__QCH_EN,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__CLK_REQ,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_TX_BCLK__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SERIAL_LIF_US_PROX_CORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__QCH_EN,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__CLK_REQ,
    CMU_CHUB_SERIAL_LIF_US_PROX_CHUB_QCH_CCLK__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_I2C1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_SPI_MS_CTRL_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__QCH_EN,
    CMU_CHUB_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__CLK_REQ,
    CMU_CHUB_SPI_MULTI_SLV_Q_CTRL_CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_TIMER_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_TIMER_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_TIMER_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI0_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI0_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI1_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI1_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI2_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI2_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI3_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI3_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_USI3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_ASYNCINTERRUPT_QCH_ASYNCINTERRUPT_VT__QCH_EN,
    CMU_CHUB_ASYNCINTERRUPT_QCH_ASYNCINTERRUPT_VT__CLK_REQ,
    CMU_CHUB_ASYNCINTERRUPT_QCH_ASYNCINTERRUPT_VT__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_YAMIN_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_YAMIN_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_CLK_CHUB_YAMIN_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_YAMIN_QCH__QCH_EN,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_YAMIN_QCH__CLK_REQ,
    CMU_CHUB_RSTNSYNC_SR_CLK_CHUB_YAMIN_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUB_YAMIN_MCU_CHUB_QCH_CLKIN__QCH_EN,
    CMU_CHUB_YAMIN_MCU_CHUB_QCH_CLKIN__CLK_REQ,
    CMU_CHUB_YAMIN_MCU_CHUB_QCH_CLKIN__IGNORE_FORCE_PM_EN,
    CMU_CHUB_YAMIN_MCU_CHUB_QCH_DBGCLK__QCH_EN,
    CMU_CHUB_YAMIN_MCU_CHUB_QCH_DBGCLK__CLK_REQ,
    CMU_CHUB_YAMIN_MCU_CHUB_QCH_DBGCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_MUX_CLKCHUBVTS_VTS_NOC_USER__MUX_SEL,
    CMU_VTS_MUX_CLKCHUBVTS_VTS_NOC_USER__MUX_BUSY,
    CMU_VTS_MUX_CLKCHUBVTS_VTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_MUX_CLKCHUBVTS_VTS_RCO_USER__MUX_SEL,
    CMU_VTS_MUX_CLKCHUBVTS_VTS_RCO_USER__MUX_BUSY,
    CMU_VTS_MUX_CLKCHUBVTS_VTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_MUX_CLKCMU_VTS_DMIC_USER__MUX_SEL,
    CMU_VTS_MUX_CLKCMU_VTS_DMIC_USER__MUX_BUSY,
    CMU_VTS_MUX_CLKCMU_VTS_DMIC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_CMU_VTS_CLKOUT0__BUSY,
    CMU_VTS_MUX_CLK_VTS_DMIC__SELECT,
    CMU_VTS_MUX_CLK_VTS_DMIC__BUSY,
    CMU_VTS_MUX_CLK_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_MUX_CLK_VTS_NOC__SELECT,
    CMU_VTS_MUX_CLK_VTS_NOC__BUSY,
    CMU_VTS_MUX_CLK_VTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_DIV_CLK_VTS_AUD_DMIC__DIVRATIO,
    CMU_VTS_DIV_CLK_VTS_AUD_DMIC__BUSY,
    CMU_VTS_DIV_CLK_VTS_CPU__DIVRATIO,
    CMU_VTS_DIV_CLK_VTS_CPU__BUSY,
    CMU_VTS_DIV_CLK_VTS_DMIC_IF__DIVRATIO,
    CMU_VTS_DIV_CLK_VTS_DMIC_IF__BUSY,
    CMU_VTS_DIV_CLK_VTS_DMIC_IF_DIV2__DIVRATIO,
    CMU_VTS_DIV_CLK_VTS_DMIC_IF_DIV2__BUSY,
    CMU_VTS_DIV_CLK_VTS_NOC__DIVRATIO,
    CMU_VTS_DIV_CLK_VTS_NOC__BUSY,
    CMU_VTS_DIV_CLK_VTS_SERIAL_LIF__DIVRATIO,
    CMU_VTS_DIV_CLK_VTS_SERIAL_LIF__BUSY,
    CMU_VTS_DIV_CLK_VTS_SERIAL_LIF_CORE__DIVRATIO,
    CMU_VTS_DIV_CLK_VTS_SERIAL_LIF_CORE__BUSY,
    CMU_VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX__DIVRATIO,
    CMU_VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX__BUSY,
    CMU_VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE__DIVRATIO,
    CMU_VTS_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE__BUSY,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_AUD_PDM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_DMIC_IF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_PDM_DELAY_REMOVER_IPCLKPORT_DMIC_DIV_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__CGVAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__MANUAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__CGVAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__MANUAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__CGVAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__MANUAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_BARAC_VTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_BARAC_VTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_BARAC_VTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_CMU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_CODE_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_DATA1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_INTMEM_PCM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_LH_AXI_MI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_LH_AXI_SI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_MAILBOX_UNPU_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_NIC_DP_VTS_IPCLKPORT_MAINCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_NIC_DP_VTS_IPCLKPORT_MAINCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_NIC_DP_VTS_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_TIMER_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_VT_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_RX_BCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_SERIAL_LIF_US_PROX_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_SERIAL_LIF_US_PROX_VTS_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_ASYNCINTERRUPT_VTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_CLK_VTS_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_RSTNSYNC_SR_CLK_VTS_YAMIN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__CGVAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__MANUAL,
    CMU_VTS_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__CGVAL,
    CMU_VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__MANUAL,
    CMU_VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_DBGCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__CGVAL,
    CMU_VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__MANUAL,
    CMU_VTS_BLK_VTS_UID_YAMIN_MCU_VTS_IPCLKPORT_IWICCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_VTS_BARAC_VTS_QCH__QCH_EN,
    CMU_VTS_BARAC_VTS_QCH__CLK_REQ,
    CMU_VTS_BARAC_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_CMU_VTS_QCH__QCH_EN,
    CMU_VTS_CMU_VTS_QCH__CLK_REQ,
    CMU_VTS_CMU_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_DMIC_IF0_QCH_PCLK__QCH_EN,
    CMU_VTS_DMIC_IF0_QCH_PCLK__CLK_REQ,
    CMU_VTS_DMIC_IF0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_DMIC_IF1_QCH_PCLK__QCH_EN,
    CMU_VTS_DMIC_IF1_QCH_PCLK__CLK_REQ,
    CMU_VTS_DMIC_IF1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_DMIC_IF2_QCH_PCLK__QCH_EN,
    CMU_VTS_DMIC_IF2_QCH_PCLK__CLK_REQ,
    CMU_VTS_DMIC_IF2_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_GPIO_VTS_QCH__QCH_EN,
    CMU_VTS_GPIO_VTS_QCH__CLK_REQ,
    CMU_VTS_GPIO_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_INTMEM_CODE_QCH__QCH_EN,
    CMU_VTS_INTMEM_CODE_QCH__CLK_REQ,
    CMU_VTS_INTMEM_CODE_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_INTMEM_DATA0_QCH__QCH_EN,
    CMU_VTS_INTMEM_DATA0_QCH__CLK_REQ,
    CMU_VTS_INTMEM_DATA0_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_INTMEM_DATA1_QCH__QCH_EN,
    CMU_VTS_INTMEM_DATA1_QCH__CLK_REQ,
    CMU_VTS_INTMEM_DATA1_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_INTMEM_PCM_QCH__QCH_EN,
    CMU_VTS_INTMEM_PCM_QCH__CLK_REQ,
    CMU_VTS_INTMEM_PCM_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN,
    CMU_VTS_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ,
    CMU_VTS_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN,
    CMU_VTS_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ,
    CMU_VTS_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_MAILBOX_ABOX_VTS_QCH__QCH_EN,
    CMU_VTS_MAILBOX_ABOX_VTS_QCH__CLK_REQ,
    CMU_VTS_MAILBOX_ABOX_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_MAILBOX_AP_VTS_QCH__QCH_EN,
    CMU_VTS_MAILBOX_AP_VTS_QCH__CLK_REQ,
    CMU_VTS_MAILBOX_AP_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_MAILBOX_UNPU_VTS_QCH__QCH_EN,
    CMU_VTS_MAILBOX_UNPU_VTS_QCH__CLK_REQ,
    CMU_VTS_MAILBOX_UNPU_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_ACLK__QCH_EN,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_ACLK__CLK_REQ,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_ACLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_PCLK__QCH_EN,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_PCLK__CLK_REQ,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_SERIAL_LIF_VT_QCH_ACLK__QCH_EN,
    CMU_VTS_SERIAL_LIF_VT_QCH_ACLK__CLK_REQ,
    CMU_VTS_SERIAL_LIF_VT_QCH_ACLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_SERIAL_LIF_VT_QCH_PCLK__QCH_EN,
    CMU_VTS_SERIAL_LIF_VT_QCH_PCLK__CLK_REQ,
    CMU_VTS_SERIAL_LIF_VT_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_SYSREG_VTS_QCH__QCH_EN,
    CMU_VTS_SYSREG_VTS_QCH__CLK_REQ,
    CMU_VTS_SYSREG_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_TIMER_VTS_QCH__QCH_EN,
    CMU_VTS_TIMER_VTS_QCH__CLK_REQ,
    CMU_VTS_TIMER_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_WDT_VTS_QCH__QCH_EN,
    CMU_VTS_WDT_VTS_QCH__CLK_REQ,
    CMU_VTS_WDT_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_VTS_SERIAL_LIF_VT_QCH_BCLK__QCH_EN,
    CMU_VTS_SERIAL_LIF_VT_QCH_BCLK__CLK_REQ,
    CMU_VTS_SERIAL_LIF_VT_QCH_BCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_SERIAL_LIF_VT_QCH_CCLK__QCH_EN,
    CMU_VTS_SERIAL_LIF_VT_QCH_CCLK__CLK_REQ,
    CMU_VTS_SERIAL_LIF_VT_QCH_CCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__QCH_EN,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__CLK_REQ,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_CCLK__QCH_EN,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_CCLK__CLK_REQ,
    CMU_VTS_SERIAL_LIF_US_PROX_VTS_QCH_CCLK__IGNORE_FORCE_PM_EN,
    CMU_VTS_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__QCH_EN,
    CMU_VTS_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__CLK_REQ,
    CMU_VTS_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT__IGNORE_FORCE_PM_EN,
    CMU_VTS_YAMIN_MCU_VTS_QCH_CLKIN__QCH_EN,
    CMU_VTS_YAMIN_MCU_VTS_QCH_CLKIN__CLK_REQ,
    CMU_VTS_YAMIN_MCU_VTS_QCH_CLKIN__IGNORE_FORCE_PM_EN,
    CMU_VTS_YAMIN_MCU_VTS_QCH_DBGCLK__QCH_EN,
    CMU_VTS_YAMIN_MCU_VTS_QCH_DBGCLK__CLK_REQ,
    CMU_VTS_YAMIN_MCU_VTS_QCH_DBGCLK__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER__MUX_SEL,
    CMU_CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER__MUX_BUSY,
    CMU_CHUBVTS_MUX_CLKALIVE_CHUBVTS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER__MUX_SEL,
    CMU_CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER__MUX_BUSY,
    CMU_CHUBVTS_MUX_CLKALIVE_CHUBVTS_RCO_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_CMU_CHUBVTS_CLKOUT0__BUSY,
    CMU_CHUBVTS_MUX_CLK_CHUBVTS_DMAILBOX_CCLK__SELECT,
    CMU_CHUBVTS_MUX_CLK_CHUBVTS_DMAILBOX_CCLK__BUSY,
    CMU_CHUBVTS_MUX_CLK_CHUBVTS_DMAILBOX_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_MUX_CLK_CHUBVTS_I2C__SELECT,
    CMU_CHUBVTS_MUX_CLK_CHUBVTS_I2C__BUSY,
    CMU_CHUBVTS_MUX_CLK_CHUBVTS_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_MUX_CLK_CHUBVTS_NOC__SELECT,
    CMU_CHUBVTS_MUX_CLK_CHUBVTS_NOC__BUSY,
    CMU_CHUBVTS_MUX_CLK_CHUBVTS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_DIV_CLK_CHUBVTS_DMAILBOX_CCLK__DIVRATIO,
    CMU_CHUBVTS_DIV_CLK_CHUBVTS_DMAILBOX_CCLK__BUSY,
    CMU_CHUBVTS_DIV_CLK_CHUBVTS_I2C__DIVRATIO,
    CMU_CHUBVTS_DIV_CLK_CHUBVTS_I2C__BUSY,
    CMU_CHUBVTS_DIV_CLK_CHUBVTS_NOC__DIVRATIO,
    CMU_CHUBVTS_DIV_CLK_CHUBVTS_NOC__BUSY,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_CCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_DMAILBOX_CCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_SCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_SCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APBIF_GPIO_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_DMAILBOX_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_I3C1_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_I3C1_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_I3C1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_I3C2_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_I3C2_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_I3C2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_PDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_PDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_APB_SEMA_PDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_BARAC_LD_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_BARAC_LD_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_BARAC_LD_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_CMU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_DMAILBOX_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_D_TZPC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_ECU_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_I3C_CHUB2_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_MI_ID_VTS2VC_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_AXI_SI_IP_VC2VTS_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_LH_INT_COMB_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_MAILBOX_CHUB_VTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_PDMA_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_PDMA_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_PDMA_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_QCH_ADAPTER_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_QCH_ADAPTER_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_QCH_ADAPTER_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_S2PC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_ALIVE_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_MI_LP_AUD_CHUBVTS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SLH_AXI_SI_LD_CHUBVTS_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SPC_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SPC_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SPC_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_SYSREG_CHUBVTS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_VGEN_LITE_CHUBVTS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_XIU_DP0_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_XIU_DP0_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_XIU_DP0_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_XIU_DP1_CHUBVTS_IPCLKPORT_ACLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_XIU_DP1_CHUBVTS_IPCLKPORT_ACLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_XIU_DP1_CHUBVTS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_BLK_CHUBVTS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_CHUB_RTC_IPCLKPORT_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CHUBVTS_BLK_CHUBVTS_UID_RSTNSYNC_SR_CLK_CHUBVTS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_CCLK__QCH_EN,
    CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_CCLK__CLK_REQ,
    CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_CCLK__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_I3C_CHUB1_QCH_P__QCH_EN,
    CMU_CHUBVTS_I3C_CHUB1_QCH_P__CLK_REQ,
    CMU_CHUBVTS_I3C_CHUB1_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_I3C_CHUB1_QCH_S__QCH_EN,
    CMU_CHUBVTS_I3C_CHUB1_QCH_S__CLK_REQ,
    CMU_CHUBVTS_I3C_CHUB1_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_I3C_CHUB2_QCH_P__QCH_EN,
    CMU_CHUBVTS_I3C_CHUB2_QCH_P__CLK_REQ,
    CMU_CHUBVTS_I3C_CHUB2_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_I3C_CHUB2_QCH_S__QCH_EN,
    CMU_CHUBVTS_I3C_CHUB2_QCH_S__CLK_REQ,
    CMU_CHUBVTS_I3C_CHUB2_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_APBIF_GPIO_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_APBIF_GPIO_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_APBIF_GPIO_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_APB_SEMA_DMAILBOX_QCH__QCH_EN,
    CMU_CHUBVTS_APB_SEMA_DMAILBOX_QCH__CLK_REQ,
    CMU_CHUBVTS_APB_SEMA_DMAILBOX_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_APB_SEMA_I3C1_QCH__QCH_EN,
    CMU_CHUBVTS_APB_SEMA_I3C1_QCH__CLK_REQ,
    CMU_CHUBVTS_APB_SEMA_I3C1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_APB_SEMA_I3C2_QCH__QCH_EN,
    CMU_CHUBVTS_APB_SEMA_I3C2_QCH__CLK_REQ,
    CMU_CHUBVTS_APB_SEMA_I3C2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_APB_SEMA_PDMA_QCH__QCH_EN,
    CMU_CHUBVTS_APB_SEMA_PDMA_QCH__CLK_REQ,
    CMU_CHUBVTS_APB_SEMA_PDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_BARAC_LD_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_BARAC_LD_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_BARAC_LD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_CMU_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_CMU_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_CMU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_ACLK__QCH_EN,
    CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_ACLK__CLK_REQ,
    CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_ACLK__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_PCLK__QCH_EN,
    CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_PCLK__CLK_REQ,
    CMU_CHUBVTS_DMAILBOX_CHUBVTS_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_D_TZPC_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_D_TZPC_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_D_TZPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_ECU_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_ECU_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_ECU_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_LH_AXI_MI_ID_CHUB2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_LH_AXI_MI_ID_VTS2VC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_LH_AXI_SI_IP_VC2CHUB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_LH_AXI_SI_IP_VC2VTS_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_LH_INT_COMB_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_LH_INT_COMB_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_LH_INT_COMB_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_MAILBOX_CHUB_VTS_QCH__QCH_EN,
    CMU_CHUBVTS_MAILBOX_CHUB_VTS_QCH__CLK_REQ,
    CMU_CHUBVTS_MAILBOX_CHUB_VTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_PDMA_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_PDMA_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_PDMA_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_QCH_ADAPTER_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_QCH_ADAPTER_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_QCH_ADAPTER_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_S2PC_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_S2PC_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_S2PC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_SLH_AXI_MI_LP_ALIVE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_SLH_AXI_MI_LP_AUD_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__QCH_EN,
    CMU_CHUBVTS_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__CLK_REQ,
    CMU_CHUBVTS_SLH_AXI_SI_LD_CHUBVTS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_SPC_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_SPC_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_SPC_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_SYSREG_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_SYSREG_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_SYSREG_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_VGEN_LITE_CHUBVTS_QCH__QCH_EN,
    CMU_CHUBVTS_VGEN_LITE_CHUBVTS_QCH__CLK_REQ,
    CMU_CHUBVTS_VGEN_LITE_CHUBVTS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CHUBVTS_CHUB_RTC_QCH__QCH_EN,
    CMU_CHUBVTS_CHUB_RTC_QCH__CLK_REQ,
    CMU_CHUBVTS_CHUB_RTC_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_MUX_CLKALIVE_CMGP_NOC_USER__MUX_SEL,
    CMU_CMGP_MUX_CLKALIVE_CMGP_NOC_USER__MUX_BUSY,
    CMU_CMGP_MUX_CLKALIVE_CMGP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_CMU_CMGP_CLKOUT0__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_I2C__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_I2C__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_NOC__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_NOC__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_SPI_I2C0__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_SPI_I2C0__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_SPI_I2C0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_SPI_I2C1__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_SPI_I2C1__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_SPI_I2C1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_SPI_MS_CTRL__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_SPI_MS_CTRL__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_USI0__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_USI0__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_USI0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_USI1__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_USI1__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_USI1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_USI2__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_USI2__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_USI2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_USI3__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_USI3__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_USI3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_USI4__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_USI4__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_USI4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_USI5__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_USI5__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_USI5__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_MUX_CLK_CMGP_USI6__SELECT,
    CMU_CMGP_MUX_CLK_CMGP_USI6__BUSY,
    CMU_CMGP_MUX_CLK_CMGP_USI6__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_DIV_CLK_CMGP_I2C__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_I2C__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_NOC__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_NOC__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_SPI_I2C0__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_SPI_I2C0__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_SPI_I2C1__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_SPI_I2C1__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_SPI_MS_CTRL__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_SPI_MS_CTRL__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_USI0__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_USI0__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_USI1__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_USI1__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_USI2__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_USI2__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_USI3__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_USI3__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_USI4__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_USI4__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_USI5__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_USI5__BUSY,
    CMU_CMGP_DIV_CLK_CMGP_USI6__DIVRATIO,
    CMU_CMGP_DIV_CLK_CMGP_USI6__BUSY,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_APBIF_GPIO_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_CMU_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_LH_INT_COMB_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SLH_AXI_MI_LP_ALIVE_CMGP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SLH_AXI_SI_LP_CMGP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SPC_CMGP_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SPC_CMGP_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SPC_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_I2C1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_I2C_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_SPI_MULTI_SLV_Q_CTRL_CMGP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP4_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI5_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP5_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_RSTNSYNC_SR_CLK_CMGP_USI6_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__CGVAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__MANUAL,
    CMU_CMGP_BLK_CMGP_UID_USI_CMGP6_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CMGP_APBIF_GPIO_CMGP_QCH__QCH_EN,
    CMU_CMGP_APBIF_GPIO_CMGP_QCH__CLK_REQ,
    CMU_CMGP_APBIF_GPIO_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_CMU_CMGP_QCH__QCH_EN,
    CMU_CMGP_CMU_CMGP_QCH__CLK_REQ,
    CMU_CMGP_CMU_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_D_TZPC_CMGP_QCH__QCH_EN,
    CMU_CMGP_D_TZPC_CMGP_QCH__CLK_REQ,
    CMU_CMGP_D_TZPC_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_I2C_CMGP2_QCH__QCH_EN,
    CMU_CMGP_I2C_CMGP2_QCH__CLK_REQ,
    CMU_CMGP_I2C_CMGP2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_I2C_CMGP3_QCH__QCH_EN,
    CMU_CMGP_I2C_CMGP3_QCH__CLK_REQ,
    CMU_CMGP_I2C_CMGP3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_I2C_CMGP4_QCH__QCH_EN,
    CMU_CMGP_I2C_CMGP4_QCH__CLK_REQ,
    CMU_CMGP_I2C_CMGP4_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_I2C_CMGP5_QCH__QCH_EN,
    CMU_CMGP_I2C_CMGP5_QCH__CLK_REQ,
    CMU_CMGP_I2C_CMGP5_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_I2C_CMGP6_QCH__QCH_EN,
    CMU_CMGP_I2C_CMGP6_QCH__CLK_REQ,
    CMU_CMGP_I2C_CMGP6_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_LH_INT_COMB_CMGP_QCH__QCH_EN,
    CMU_CMGP_LH_INT_COMB_CMGP_QCH__CLK_REQ,
    CMU_CMGP_LH_INT_COMB_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SLH_AXI_MI_LP_ALIVE_CMGP_QCH__QCH_EN,
    CMU_CMGP_SLH_AXI_MI_LP_ALIVE_CMGP_QCH__CLK_REQ,
    CMU_CMGP_SLH_AXI_MI_LP_ALIVE_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SLH_AXI_SI_LP_CMGP_UFD_QCH__QCH_EN,
    CMU_CMGP_SLH_AXI_SI_LP_CMGP_UFD_QCH__CLK_REQ,
    CMU_CMGP_SLH_AXI_SI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SPC_CMGP_QCH__QCH_EN,
    CMU_CMGP_SPC_CMGP_QCH__CLK_REQ,
    CMU_CMGP_SPC_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SPI_I2C_CMGP0_QCH__QCH_EN,
    CMU_CMGP_SPI_I2C_CMGP0_QCH__CLK_REQ,
    CMU_CMGP_SPI_I2C_CMGP0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SPI_I2C_CMGP1_QCH__QCH_EN,
    CMU_CMGP_SPI_I2C_CMGP1_QCH__CLK_REQ,
    CMU_CMGP_SPI_I2C_CMGP1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SYSREG_CMGP_QCH__QCH_EN,
    CMU_CMGP_SYSREG_CMGP_QCH__CLK_REQ,
    CMU_CMGP_SYSREG_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SYSREG_CMGP2APM_QCH__QCH_EN,
    CMU_CMGP_SYSREG_CMGP2APM_QCH__CLK_REQ,
    CMU_CMGP_SYSREG_CMGP2APM_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SYSREG_CMGP2CHUB_QCH__QCH_EN,
    CMU_CMGP_SYSREG_CMGP2CHUB_QCH__CLK_REQ,
    CMU_CMGP_SYSREG_CMGP2CHUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SYSREG_CMGP2CP_QCH__QCH_EN,
    CMU_CMGP_SYSREG_CMGP2CP_QCH__CLK_REQ,
    CMU_CMGP_SYSREG_CMGP2CP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SYSREG_CMGP2GNSS_QCH__QCH_EN,
    CMU_CMGP_SYSREG_CMGP2GNSS_QCH__CLK_REQ,
    CMU_CMGP_SYSREG_CMGP2GNSS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SYSREG_CMGP2PMU_AP_QCH__QCH_EN,
    CMU_CMGP_SYSREG_CMGP2PMU_AP_QCH__CLK_REQ,
    CMU_CMGP_SYSREG_CMGP2PMU_AP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_USI_CMGP0_QCH__QCH_EN,
    CMU_CMGP_USI_CMGP0_QCH__CLK_REQ,
    CMU_CMGP_USI_CMGP0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_USI_CMGP1_QCH__QCH_EN,
    CMU_CMGP_USI_CMGP1_QCH__CLK_REQ,
    CMU_CMGP_USI_CMGP1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_USI_CMGP2_QCH__QCH_EN,
    CMU_CMGP_USI_CMGP2_QCH__CLK_REQ,
    CMU_CMGP_USI_CMGP2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_USI_CMGP3_QCH__QCH_EN,
    CMU_CMGP_USI_CMGP3_QCH__CLK_REQ,
    CMU_CMGP_USI_CMGP3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_USI_CMGP4_QCH__QCH_EN,
    CMU_CMGP_USI_CMGP4_QCH__CLK_REQ,
    CMU_CMGP_USI_CMGP4_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_USI_CMGP5_QCH__QCH_EN,
    CMU_CMGP_USI_CMGP5_QCH__CLK_REQ,
    CMU_CMGP_USI_CMGP5_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_USI_CMGP6_QCH__QCH_EN,
    CMU_CMGP_USI_CMGP6_QCH__CLK_REQ,
    CMU_CMGP_USI_CMGP6_QCH__IGNORE_FORCE_PM_EN,
    CMU_CMGP_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__QCH_EN,
    CMU_CMGP_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__CLK_REQ,
    CMU_CMGP_SPI_MULTI_SLV_Q_CTRL_CMGP_QCH__IGNORE_FORCE_PM_EN,
    CMU_TOP_PLL_SHARED0__LOCKTIME,
    CMU_TOP_PLL_SHARED0__ENABLE,
    CMU_TOP_PLL_SHARED0__MDIV,
    CMU_TOP_PLL_SHARED0__PDIV,
    CMU_TOP_PLL_SHARED0__SDIV,
    CMU_TOP_PLL_SHARED1__LOCKTIME,
    CMU_TOP_PLL_SHARED1__ENABLE,
    CMU_TOP_PLL_SHARED1__MDIV,
    CMU_TOP_PLL_SHARED1__PDIV,
    CMU_TOP_PLL_SHARED1__SDIV,
    CMU_TOP_PLL_SHARED2__LOCKTIME,
    CMU_TOP_PLL_SHARED2__ENABLE,
    CMU_TOP_PLL_SHARED2__MDIV,
    CMU_TOP_PLL_SHARED2__PDIV,
    CMU_TOP_PLL_SHARED2__SDIV,
    CMU_TOP_PLL_SHARED3__LOCKTIME,
    CMU_TOP_PLL_SHARED3__ENABLE,
    CMU_TOP_PLL_SHARED3__MDIV,
    CMU_TOP_PLL_SHARED3__PDIV,
    CMU_TOP_PLL_SHARED3__SDIV,
	CMU_TOP_PLL_SHARED3__F,
    CMU_TOP_PLL_SHARED4__LOCKTIME,
    CMU_TOP_PLL_SHARED4__ENABLE,
    CMU_TOP_PLL_SHARED4__MDIV,
    CMU_TOP_PLL_SHARED4__PDIV,
    CMU_TOP_PLL_SHARED4__SDIV,
	CMU_TOP_PLL_SHARED4__F,
    CMU_TOP_PLL_SHARED5__LOCKTIME,
    CMU_TOP_PLL_SHARED5__ENABLE,
    CMU_TOP_PLL_SHARED5__MDIV,
    CMU_TOP_PLL_SHARED5__PDIV,
    CMU_TOP_PLL_SHARED5__SDIV,
    CMU_TOP_PLL_SHARED_MIF__LOCKTIME,
    CMU_TOP_PLL_SHARED_MIF__ENABLE,
    CMU_TOP_PLL_SHARED_MIF__MDIV,
    CMU_TOP_PLL_SHARED_MIF__PDIV,
    CMU_TOP_PLL_SHARED_MIF__SDIV,
    CMU_TOP_PLL_MMC__LOCKTIME,
    CMU_TOP_PLL_MMC__ENABLE,
    CMU_TOP_PLL_MMC__MDIV,
    CMU_TOP_PLL_MMC__PDIV,
    CMU_TOP_PLL_MMC__SDIV,
    CMU_TOP_PLL_GNPU__LOCKTIME,
    CMU_TOP_PLL_GNPU__ENABLE,
    CMU_TOP_PLL_GNPU__MDIV,
    CMU_TOP_PLL_GNPU__PDIV,
    CMU_TOP_PLL_GNPU__SDIV,
    CMU_TOP_CMU_CUSTOM_TOP_MUX_CMUREF__SELECT,
    CMU_TOP_CMU_CUSTOM_TOP_MUX_CMUREF__BUSY,
    CMU_TOP_MUX_CLKCMU_BOOST_RCO__SELECT,
    CMU_TOP_MUX_CLKCMU_BOOST_RCO__BUSY,
    CMU_TOP_MUX_CLKCMU_BOOST_RCO__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CIS_CLK0__SELECT,
    CMU_TOP_MUX_CLKCMU_CIS_CLK0__BUSY,
    CMU_TOP_MUX_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CIS_CLK1__SELECT,
    CMU_TOP_MUX_CLKCMU_CIS_CLK1__BUSY,
    CMU_TOP_MUX_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CIS_CLK2__SELECT,
    CMU_TOP_MUX_CLKCMU_CIS_CLK2__BUSY,
    CMU_TOP_MUX_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CIS_CLK3__SELECT,
    CMU_TOP_MUX_CLKCMU_CIS_CLK3__BUSY,
    CMU_TOP_MUX_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CIS_CLK4__SELECT,
    CMU_TOP_MUX_CLKCMU_CIS_CLK4__BUSY,
    CMU_TOP_MUX_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CIS_CLK5__SELECT,
    CMU_TOP_MUX_CLKCMU_CIS_CLK5__BUSY,
    CMU_TOP_MUX_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CIS_CLK6__SELECT,
    CMU_TOP_MUX_CLKCMU_CIS_CLK6__BUSY,
    CMU_TOP_MUX_CLKCMU_CIS_CLK6__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_CMU_TOP_CLKOUT0__BUSY,
    CMU_TOP_MUX_CLKCMU_ALIVE_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_ALIVE_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_DCPHY__SELECT,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_DCPHY__BUSY,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_OIS_MCU__SELECT,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_OIS_MCU__BUSY,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_AUD_AUDIF0__SELECT,
    CMU_TOP_MUX_CLKCMU_AUD_AUDIF0__BUSY,
    CMU_TOP_MUX_CLKCMU_AUD_AUDIF0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_AUD_AUDIF1__SELECT,
    CMU_TOP_MUX_CLKCMU_AUD_AUDIF1__BUSY,
    CMU_TOP_MUX_CLKCMU_AUD_AUDIF1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_AUD_CPU__SELECT,
    CMU_TOP_MUX_CLKCMU_AUD_CPU__BUSY,
    CMU_TOP_MUX_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_AUD_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_AUD_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CMU_BOOST__SELECT,
    CMU_TOP_MUX_CLKCMU_CMU_BOOST__BUSY,
    CMU_TOP_MUX_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CPUCL0_DBG_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_CPUCL0_DBG_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CPUCL0_HTU__SELECT,
    CMU_TOP_MUX_CLKCMU_CPUCL0_HTU__BUSY,
    CMU_TOP_MUX_CLKCMU_CPUCL0_HTU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_G3D_HTU__SELECT,
    CMU_TOP_MUX_CLKCMU_G3D_HTU__BUSY,
    CMU_TOP_MUX_CLKCMU_G3D_HTU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CPUCL0_NOCP__SELECT,
    CMU_TOP_MUX_CLKCMU_CPUCL0_NOCP__BUSY,
    CMU_TOP_MUX_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CPUCL0_SWITCH__SELECT,
    CMU_TOP_MUX_CLKCMU_CPUCL0_SWITCH__BUSY,
    CMU_TOP_MUX_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CPUCL2_SWITCH__SELECT,
    CMU_TOP_MUX_CLKCMU_CPUCL2_SWITCH__BUSY,
    CMU_TOP_MUX_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CPUCL1_SWITCH__SELECT,
    CMU_TOP_MUX_CLKCMU_CPUCL1_SWITCH__BUSY,
    CMU_TOP_MUX_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CPUCL3_SWITCH__SELECT,
    CMU_TOP_MUX_CLKCMU_CPUCL3_SWITCH__BUSY,
    CMU_TOP_MUX_CLKCMU_CPUCL3_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DNC_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_DNC_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DPUB_NOC_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_DPUB_NOC_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_DPUB_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DPUB_NOC_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_DPUB_NOC_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_DPUB_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DPUF_NOC_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_DPUF_NOC_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_DPUF_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DPUF_NOC_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_DPUF_NOC_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_DPUF_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DSP_NOC_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_DSP_NOC_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_DSP_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DSP_NOC_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_DSP_NOC_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_DSP_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DSU_SWITCH__SELECT,
    CMU_TOP_MUX_CLKCMU_DSU_SWITCH__BUSY,
    CMU_TOP_MUX_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_CPUCL0_SWITCH_COMP__SELECT,
    CMU_TOP_MUX_CLKCMU_CPUCL0_SWITCH_COMP__BUSY,
    CMU_TOP_MUX_CLKCMU_CPUCL0_SWITCH_COMP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_G3D_NOCP__SELECT,
    CMU_TOP_MUX_CLKCMU_G3D_NOCP__BUSY,
    CMU_TOP_MUX_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_G3D_SWITCH__SELECT,
    CMU_TOP_MUX_CLKCMU_G3D_SWITCH__BUSY,
    CMU_TOP_MUX_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU1_NOC_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU1_NOC_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU1_XMAA_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU1_XMAA_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU_NOC_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU_NOC_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU_XMAA_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU_XMAA_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU1_NOC_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU1_NOC_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU1_XMAA_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU1_XMAA_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU_NOC_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU_NOC_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU_XMAA_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU_XMAA_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_NPUMEM_NOC_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_NPUMEM_NOC_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_NPUMEM_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_NPUMEM_NOC_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_NPUMEM_NOC_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_NPUMEM_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU0_NOC_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU0_NOC_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU0_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU0_NOC_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU0_NOC_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU0_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU1_NOC_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU1_NOC_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU1_NOC_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU1_NOC_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU0_XMAA_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU0_XMAA_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU0_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU0_XMAA_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU0_XMAA_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU0_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU1_XMAA_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU1_XMAA_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU1_XMAA_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU1_XMAA_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU0_CU_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU0_CU_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU0_CU_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU0_CU_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU0_CU_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU0_CU_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU1_CU_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU1_CU_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU1_CU_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU1_CU_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU1_CU_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU1_CU_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_HSI0_DPGTC__SELECT,
    CMU_TOP_MUX_CLKCMU_HSI0_DPGTC__BUSY,
    CMU_TOP_MUX_CLKCMU_HSI0_DPGTC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_HSI0_DPOSC__SELECT,
    CMU_TOP_MUX_CLKCMU_HSI0_DPOSC__BUSY,
    CMU_TOP_MUX_CLKCMU_HSI0_DPOSC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_HSI0_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_HSI0_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_HSI0_USB32DRD__SELECT,
    CMU_TOP_MUX_CLKCMU_HSI0_USB32DRD__BUSY,
    CMU_TOP_MUX_CLKCMU_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_HSI1_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_HSI1_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_HSI1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_HSI1_NOC_PCIE__SELECT,
    CMU_TOP_MUX_CLKCMU_HSI1_NOC_PCIE__BUSY,
    CMU_TOP_MUX_CLKCMU_HSI1_NOC_PCIE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC0_A0__SELECT,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC0_A0__BUSY,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC0_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC0_A1__SELECT,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC0_A1__BUSY,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC0_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC1__SELECT,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC1__BUSY,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_LME_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_LME_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_LME_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DOF_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_DOF_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_DOF_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_M2M_JPEG__SELECT,
    CMU_TOP_MUX_CLKCMU_M2M_JPEG__BUSY,
    CMU_TOP_MUX_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_M2M_JSQZ__SELECT,
    CMU_TOP_MUX_CLKCMU_M2M_JSQZ__BUSY,
    CMU_TOP_MUX_CLKCMU_M2M_JSQZ__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_M2M_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_M2M_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_MFC_MFC__SELECT,
    CMU_TOP_MUX_CLKCMU_MFC_MFC__BUSY,
    CMU_TOP_MUX_CLKCMU_MFC_MFC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_YUVSC__SELECT,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_YUVSC__BUSY,
    CMU_TOP_MUX_CLKCMU_AOCCSIS_YUVSC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DLFE_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_DLFE_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_DLFE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_MLSC_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_MLSC_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_MLSC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_BYRP_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_BYRP_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_BYRP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_MCSC_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_MCSC_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_MCSC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_YUVP_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_YUVP_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_RGBP_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_RGBP_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_MTNR_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_MTNR_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_MTNR_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_MSNR_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_MSNR_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_MSNR_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_MFC_WFD__SELECT,
    CMU_TOP_MUX_CLKCMU_MFC_WFD__BUSY,
    CMU_TOP_MUX_CLKCMU_MFC_WFD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_MFD_MFD__SELECT,
    CMU_TOP_MUX_CLKCMU_MFD_MFD__BUSY,
    CMU_TOP_MUX_CLKCMU_MFD_MFD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_MIF_NOCP__SELECT,
    CMU_TOP_MUX_CLKCMU_MIF_NOCP__BUSY,
    CMU_TOP_MUX_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_MIF_SWITCH__SELECT,
    CMU_TOP_MUX_CLKCMU_MIF_SWITCH__BUSY,
    CMU_TOP_MUX_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_NOCL0_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_NOCL0_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_G3D_NOCD__SELECT,
    CMU_TOP_MUX_CLKCMU_G3D_NOCD__BUSY,
    CMU_TOP_MUX_CLKCMU_G3D_NOCD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_NOCL1_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_NOCL1_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_NOCL1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_NOCL2A_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_NOCL2A_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_NOCL2A_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_NOCL2B_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_NOCL2B_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_NOCL2B_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIC0_IP0__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIC0_IP0__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIC0_IP0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIC0_IP1__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIC0_IP1__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIC0_IP1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIC0_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIC0_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIC0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIC1_IP0__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIC1_IP0__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIC1_IP0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIC1_IP1__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIC1_IP1__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIC1_IP1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIC1_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIC1_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIC1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIC2_IP0__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIC2_IP0__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIC2_IP0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIC2_IP1__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIC2_IP1__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIC2_IP1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIC2_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIC2_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIC2_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIS_GIC__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIS_GIC__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIS_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIS_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PERIS_TMU__SELECT,
    CMU_TOP_MUX_CLKCMU_PERIS_TMU__BUSY,
    CMU_TOP_MUX_CLKCMU_PERIS_TMU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SDMA_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_SDMA_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_PSP_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_PSP_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_PSP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_UFS_MMC_CARD__SELECT,
    CMU_TOP_MUX_CLKCMU_UFS_MMC_CARD__BUSY,
    CMU_TOP_MUX_CLKCMU_UFS_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_UFS_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_UFS_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_UFS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_UFS_UFS_EMBD__SELECT,
    CMU_TOP_MUX_CLKCMU_UFS_UFS_EMBD__BUSY,
    CMU_TOP_MUX_CLKCMU_UFS_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_VTS_DMIC__SELECT,
    CMU_TOP_MUX_CLKCMU_VTS_DMIC__BUSY,
    CMU_TOP_MUX_CLKCMU_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CP_HISPEEDY_CLK__SELECT,
    CMU_TOP_MUX_CP_HISPEEDY_CLK__BUSY,
    CMU_TOP_MUX_CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CP_SHARED0_CLK__SELECT,
    CMU_TOP_MUX_CP_SHARED0_CLK__BUSY,
    CMU_TOP_MUX_CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CP_SHARED1_CLK__SELECT,
    CMU_TOP_MUX_CP_SHARED1_CLK__BUSY,
    CMU_TOP_MUX_CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CP_SHARED2_CLK__SELECT,
    CMU_TOP_MUX_CP_SHARED2_CLK__BUSY,
    CMU_TOP_MUX_CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DPUB_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_DPUB_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_DPUB_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DPUF_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_DPUF_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_DPUF_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_DSP_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_DSP_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_DSP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU1_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU1_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU1_XMAA__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU1_XMAA__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU1_XMAA__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_GNPU_XMAA__SELECT,
    CMU_TOP_MUX_CLKCMU_GNPU_XMAA__BUSY,
    CMU_TOP_MUX_CLKCMU_GNPU_XMAA__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_NPUMEM_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_NPUMEM_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU0_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU0_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU1_NOC__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU1_NOC__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU0_XMAA__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU0_XMAA__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU0_XMAA__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU1_XMAA__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU1_XMAA__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU1_XMAA__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU0_CU__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU0_CU__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU0_CU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_SNPU1_CU__SELECT,
    CMU_TOP_MUX_CLKCMU_SNPU1_CU__BUSY,
    CMU_TOP_MUX_CLKCMU_SNPU1_CU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC0__SELECT,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC0__BUSY,
    CMU_TOP_MUX_CLKCMU_ICPU_NOC0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_DIV_CLKCMU_CIS_CLK0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CIS_CLK0__BUSY,
    CMU_TOP_DIV_CLKCMU_CIS_CLK1__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CIS_CLK1__BUSY,
    CMU_TOP_DIV_CLKCMU_CIS_CLK2__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CIS_CLK2__BUSY,
    CMU_TOP_DIV_CLKCMU_CIS_CLK3__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CIS_CLK3__BUSY,
    CMU_TOP_DIV_CLKCMU_CIS_CLK4__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CIS_CLK4__BUSY,
    CMU_TOP_DIV_CLKCMU_CIS_CLK5__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CIS_CLK5__BUSY,
    CMU_TOP_DIV_CLKCMU_CIS_CLK6__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CIS_CLK6__BUSY,
    CMU_TOP_DIV_CLKCMU_ALIVE_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_ALIVE_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_AOCCSIS_DCPHY__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_AOCCSIS_DCPHY__BUSY,
    CMU_TOP_DIV_CLKCMU_AOCCSIS_OIS_MCU__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_AOCCSIS_OIS_MCU__BUSY,
    CMU_TOP_DIV_CLKCMU_AUD_AUDIF0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_AUD_AUDIF0__BUSY,
    CMU_TOP_DIV_CLKCMU_AUD_AUDIF1__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_AUD_AUDIF1__BUSY,
    CMU_TOP_DIV_CLKCMU_AUD_CPU__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_AUD_CPU__BUSY,
    CMU_TOP_DIV_CLKCMU_AUD_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_AUD_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_CMU_BOOST__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CMU_BOOST__BUSY,
    CMU_TOP_DIV_CLKCMU_CPUCL0_DBG_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CPUCL0_DBG_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_CPUCL0_HTU__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CPUCL0_HTU__BUSY,
    CMU_TOP_DIV_CLKCMU_G3D_HTU__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_G3D_HTU__BUSY,
    CMU_TOP_DIV_CLKCMU_CPUCL0_NOCP__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CPUCL0_NOCP__BUSY,
    CMU_TOP_DIV_CLKCMU_CPUCL0_SWITCH__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CPUCL0_SWITCH__BUSY,
    CMU_TOP_DIV_CLKCMU_CPUCL2_SWITCH__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CPUCL2_SWITCH__BUSY,
    CMU_TOP_DIV_CLKCMU_CPUCL1_SWITCH__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CPUCL1_SWITCH__BUSY,
    CMU_TOP_DIV_CLKCMU_CPUCL3_SWITCH__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CPUCL3_SWITCH__BUSY,
    CMU_TOP_DIV_CLKCMU_DNC_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_DNC_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_DPUB_NOC_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_DPUB_NOC_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_DPUB_NOC_A1__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_DPUB_NOC_A1__BUSY,
    CMU_TOP_DIV_CLKCMU_DPUF_NOC_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_DPUF_NOC_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_DPUF_NOC_A1__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_DPUF_NOC_A1__BUSY,
    CMU_TOP_DIV_CLKCMU_DSP_NOC_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_DSP_NOC_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_DSU_SWITCH__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_DSU_SWITCH__BUSY,
    CMU_TOP_DIV_CLKCMU_CPUCL0_SWITCH_COMP__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_CPUCL0_SWITCH_COMP__BUSY,
    CMU_TOP_DIV_CLKCMU_G3D_NOCP__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_G3D_NOCP__BUSY,
    CMU_TOP_DIV_CLKCMU_G3D_SWITCH__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_G3D_SWITCH__BUSY,
    CMU_TOP_DIV_CLKCMU_GNPU1_NOC_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_GNPU1_NOC_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_GNPU1_XMAA_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_GNPU1_XMAA_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_GNPU_NOC_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_GNPU_NOC_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_GNPU_XMAA_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_GNPU_XMAA_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_NPUMEM_NOC_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_NPUMEM_NOC_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_SNPU0_NOC_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_SNPU0_NOC_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_SNPU1_NOC_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_SNPU1_NOC_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_SNPU0_XMAA_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_SNPU0_XMAA_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_SNPU1_XMAA_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_SNPU1_XMAA_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_SNPU0_CU_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_SNPU0_CU_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_SNPU1_CU_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_SNPU1_CU_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_HSI0_DPGTC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_HSI0_DPGTC__BUSY,
    CMU_TOP_DIV_CLKCMU_HSI0_DPOSC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_HSI0_DPOSC__BUSY,
    CMU_TOP_DIV_CLKCMU_HSI0_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_HSI0_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_HSI0_USB32DRD__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_HSI0_USB32DRD__BUSY,
    CMU_TOP_DIV_CLKCMU_HSI1_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_HSI1_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_HSI1_NOC_PCIE__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_HSI1_NOC_PCIE__BUSY,
    CMU_TOP_DIV_CLKCMU_ICPU_NOC0_A0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_ICPU_NOC0_A0__BUSY,
    CMU_TOP_DIV_CLKCMU_ICPU_NOC1__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_ICPU_NOC1__BUSY,
    CMU_TOP_DIV_CLKCMU_LME_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_LME_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_DOF_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_DOF_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_M2M_JPEG__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_M2M_JPEG__BUSY,
    CMU_TOP_DIV_CLKCMU_M2M_JSQZ__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_M2M_JSQZ__BUSY,
    CMU_TOP_DIV_CLKCMU_M2M_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_M2M_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_MFC_MFC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_MFC_MFC__BUSY,
    CMU_TOP_DIV_CLKCMU_AOCCSIS_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_AOCCSIS_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_AOCCSIS_YUVSC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_AOCCSIS_YUVSC__BUSY,
    CMU_TOP_DIV_CLKCMU_DLFE_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_DLFE_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_MLSC_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_MLSC_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_BYRP_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_BYRP_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_MCSC_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_MCSC_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_YUVP_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_YUVP_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_RGBP_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_RGBP_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_MTNR_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_MTNR_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_MSNR_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_MSNR_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_MFC_WFD__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_MFC_WFD__BUSY,
    CMU_TOP_DIV_CLKCMU_MFD_MFD__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_MFD_MFD__BUSY,
    CMU_TOP_DIV_CLKCMU_MIF_NOCP__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_MIF_NOCP__BUSY,
    CMU_TOP_DIV_CLKCMU_NOCL0_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_NOCL0_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_G3D_NOCD__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_G3D_NOCD__BUSY,
    CMU_TOP_DIV_CLKCMU_NOCL1_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_NOCL1_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_NOCL2A_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_NOCL2A_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_NOCL2B_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_NOCL2B_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIC0_IP0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIC0_IP0__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIC0_IP1__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIC0_IP1__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIC0_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIC0_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIC1_IP0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIC1_IP0__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIC1_IP1__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIC1_IP1__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIC1_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIC1_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIC2_IP0__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIC2_IP0__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIC2_IP1__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIC2_IP1__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIC2_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIC2_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIS_GIC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIS_GIC__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIS_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIS_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_PERIS_TMU__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PERIS_TMU__BUSY,
    CMU_TOP_DIV_CLKCMU_SDMA_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_SDMA_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_PSP_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_PSP_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_UFS_MMC_CARD__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_UFS_MMC_CARD__BUSY,
    CMU_TOP_DIV_CLKCMU_UFS_NOC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_UFS_NOC__BUSY,
    CMU_TOP_DIV_CLKCMU_UFS_UFS_EMBD__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_UFS_UFS_EMBD__BUSY,
    CMU_TOP_DIV_CLKCMU_VTS_DMIC__DIVRATIO,
    CMU_TOP_DIV_CLKCMU_VTS_DMIC__BUSY,
    CMU_TOP_DIV_CP_HISPEEDY_CLK__DIVRATIO,
    CMU_TOP_DIV_CP_HISPEEDY_CLK__BUSY,
    CMU_TOP_DIV_CP_SHARED0_CLK__DIVRATIO,
    CMU_TOP_DIV_CP_SHARED0_CLK__BUSY,
    CMU_TOP_DIV_CP_SHARED1_CLK__DIVRATIO,
    CMU_TOP_DIV_CP_SHARED1_CLK__BUSY,
    CMU_TOP_DIV_CP_SHARED2_CLK__DIVRATIO,
    CMU_TOP_DIV_CP_SHARED2_CLK__BUSY,
    CMU_TOP_GATE_CLKCMU_CIS_CLK0__CGVAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK0__MANUAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CIS_CLK1__CGVAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK1__MANUAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CIS_CLK2__CGVAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK2__MANUAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CIS_CLK3__CGVAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK3__MANUAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CIS_CLK4__CGVAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK4__MANUAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CIS_CLK5__CGVAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK5__MANUAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK5__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CIS_CLK6__CGVAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK6__MANUAL,
    CMU_TOP_GATE_CLKCMU_CIS_CLK6__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_ALIVE_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_ALIVE_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_ALIVE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_DCPHY__CGVAL,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_DCPHY__MANUAL,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_OIS_MCU__CGVAL,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_OIS_MCU__MANUAL,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_AUD_AUDIF0__CGVAL,
    CMU_TOP_GATE_CLKCMU_AUD_AUDIF0__MANUAL,
    CMU_TOP_GATE_CLKCMU_AUD_AUDIF0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_AUD_AUDIF1__CGVAL,
    CMU_TOP_GATE_CLKCMU_AUD_AUDIF1__MANUAL,
    CMU_TOP_GATE_CLKCMU_AUD_AUDIF1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_AUD_CPU__CGVAL,
    CMU_TOP_GATE_CLKCMU_AUD_CPU__MANUAL,
    CMU_TOP_GATE_CLKCMU_AUD_CPU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_AUD_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_AUD_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_AUD_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CMU_BOOST__CGVAL,
    CMU_TOP_GATE_CLKCMU_CMU_BOOST__MANUAL,
    CMU_TOP_GATE_CLKCMU_CMU_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CPUCL0_DBG_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_DBG_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_DBG_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CPUCL0_HTU__CGVAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_HTU__MANUAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_HTU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_G3D_HTU__CGVAL,
    CMU_TOP_GATE_CLKCMU_G3D_HTU__MANUAL,
    CMU_TOP_GATE_CLKCMU_G3D_HTU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CPUCL0_NOCP__CGVAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_NOCP__MANUAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CPUCL0_SWITCH__CGVAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_SWITCH__MANUAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CPUCL2_SWITCH__CGVAL,
    CMU_TOP_GATE_CLKCMU_CPUCL2_SWITCH__MANUAL,
    CMU_TOP_GATE_CLKCMU_CPUCL2_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CPUCL1_SWITCH__CGVAL,
    CMU_TOP_GATE_CLKCMU_CPUCL1_SWITCH__MANUAL,
    CMU_TOP_GATE_CLKCMU_CPUCL1_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CPUCL3_SWITCH__CGVAL,
    CMU_TOP_GATE_CLKCMU_CPUCL3_SWITCH__MANUAL,
    CMU_TOP_GATE_CLKCMU_CPUCL3_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DNC_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_DNC_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_DNC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DPUB_NOC_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_DPUB_NOC_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_DPUB_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DPUB_NOC_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_DPUB_NOC_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_DPUB_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DPUF_NOC_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_DPUF_NOC_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_DPUF_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DPUF_NOC_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_DPUF_NOC_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_DPUF_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DSP_NOC_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_DSP_NOC_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_DSP_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DSP_NOC_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_DSP_NOC_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_DSP_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DSU_SWITCH__CGVAL,
    CMU_TOP_GATE_CLKCMU_DSU_SWITCH__MANUAL,
    CMU_TOP_GATE_CLKCMU_DSU_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_CPUCL0_SWITCH_COMP__CGVAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_SWITCH_COMP__MANUAL,
    CMU_TOP_GATE_CLKCMU_CPUCL0_SWITCH_COMP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_G3D_NOCP__CGVAL,
    CMU_TOP_GATE_CLKCMU_G3D_NOCP__MANUAL,
    CMU_TOP_GATE_CLKCMU_G3D_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_G3D_SWITCH__CGVAL,
    CMU_TOP_GATE_CLKCMU_G3D_SWITCH__MANUAL,
    CMU_TOP_GATE_CLKCMU_G3D_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_GNPU1_NOC_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_GNPU1_NOC_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_GNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_GNPU1_NOC_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_GNPU1_NOC_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_GNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_GNPU1_XMAA_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_GNPU1_XMAA_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_GNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_GNPU1_XMAA_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_GNPU1_XMAA_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_GNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_GNPU_NOC_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_GNPU_NOC_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_GNPU_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_GNPU_NOC_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_GNPU_NOC_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_GNPU_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_GNPU_XMAA_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_GNPU_XMAA_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_GNPU_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_GNPU_XMAA_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_GNPU_XMAA_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_GNPU_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_NPUMEM_NOC_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_NPUMEM_NOC_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_NPUMEM_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_NPUMEM_NOC_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_NPUMEM_NOC_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_NPUMEM_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU0_NOC_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_NOC_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU1_NOC_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_NOC_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_NOC_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU0_NOC_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_NOC_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU1_NOC_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_NOC_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_NOC_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU0_XMAA_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_XMAA_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU1_XMAA_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_XMAA_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_XMAA_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU0_XMAA_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_XMAA_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU1_XMAA_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_XMAA_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_XMAA_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU0_CU_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_CU_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_CU_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU1_CU_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_CU_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_CU_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU0_CU_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_CU_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU0_CU_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SNPU1_CU_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_CU_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_SNPU1_CU_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_HSI0_DPGTC__CGVAL,
    CMU_TOP_GATE_CLKCMU_HSI0_DPGTC__MANUAL,
    CMU_TOP_GATE_CLKCMU_HSI0_DPGTC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_HSI0_DPOSC__CGVAL,
    CMU_TOP_GATE_CLKCMU_HSI0_DPOSC__MANUAL,
    CMU_TOP_GATE_CLKCMU_HSI0_DPOSC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_HSI0_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_HSI0_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_HSI0_USB32DRD__CGVAL,
    CMU_TOP_GATE_CLKCMU_HSI0_USB32DRD__MANUAL,
    CMU_TOP_GATE_CLKCMU_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_HSI1_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_HSI1_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_HSI1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_HSI1_NOC_PCIE__CGVAL,
    CMU_TOP_GATE_CLKCMU_HSI1_NOC_PCIE__MANUAL,
    CMU_TOP_GATE_CLKCMU_HSI1_NOC_PCIE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_ICPU_NOC0_A0__CGVAL,
    CMU_TOP_GATE_CLKCMU_ICPU_NOC0_A0__MANUAL,
    CMU_TOP_GATE_CLKCMU_ICPU_NOC0_A0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_ICPU_NOC0_A1__CGVAL,
    CMU_TOP_GATE_CLKCMU_ICPU_NOC0_A1__MANUAL,
    CMU_TOP_GATE_CLKCMU_ICPU_NOC0_A1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_ICPU_NOC1__CGVAL,
    CMU_TOP_GATE_CLKCMU_ICPU_NOC1__MANUAL,
    CMU_TOP_GATE_CLKCMU_ICPU_NOC1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_LME_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_LME_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_LME_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DOF_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_DOF_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_DOF_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_M2M_JPEG__CGVAL,
    CMU_TOP_GATE_CLKCMU_M2M_JPEG__MANUAL,
    CMU_TOP_GATE_CLKCMU_M2M_JPEG__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_M2M_JSQZ__CGVAL,
    CMU_TOP_GATE_CLKCMU_M2M_JSQZ__MANUAL,
    CMU_TOP_GATE_CLKCMU_M2M_JSQZ__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_M2M_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_M2M_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_M2M_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_MFC_MFC__CGVAL,
    CMU_TOP_GATE_CLKCMU_MFC_MFC__MANUAL,
    CMU_TOP_GATE_CLKCMU_MFC_MFC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_YUVSC__CGVAL,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_YUVSC__MANUAL,
    CMU_TOP_GATE_CLKCMU_AOCCSIS_YUVSC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_DLFE_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_DLFE_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_DLFE_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_MLSC_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_MLSC_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_MLSC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_BYRP_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_BYRP_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_BYRP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_MCSC_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_MCSC_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_MCSC_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_YUVP_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_YUVP_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_YUVP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_RGBP_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_RGBP_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_RGBP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_MTNR_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_MTNR_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_MTNR_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_MSNR_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_MSNR_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_MSNR_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_MFC_WFD__CGVAL,
    CMU_TOP_GATE_CLKCMU_MFC_WFD__MANUAL,
    CMU_TOP_GATE_CLKCMU_MFC_WFD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_MFD_MFD__CGVAL,
    CMU_TOP_GATE_CLKCMU_MFD_MFD__MANUAL,
    CMU_TOP_GATE_CLKCMU_MFD_MFD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_MIF_NOCP__CGVAL,
    CMU_TOP_GATE_CLKCMU_MIF_NOCP__MANUAL,
    CMU_TOP_GATE_CLKCMU_MIF_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_MIF_SWITCH__CGVAL,
    CMU_TOP_GATE_CLKCMU_MIF_SWITCH__MANUAL,
    CMU_TOP_GATE_CLKCMU_MIF_SWITCH__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_NOCL0_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_NOCL0_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_NOCL0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_G3D_NOCD__CGVAL,
    CMU_TOP_GATE_CLKCMU_G3D_NOCD__MANUAL,
    CMU_TOP_GATE_CLKCMU_G3D_NOCD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_NOCL1_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_NOCL1_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_NOCL1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_NOCL2A_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_NOCL2A_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_NOCL2A_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_NOCL2B_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_NOCL2B_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_NOCL2B_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIC0_IP0__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIC0_IP0__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIC0_IP0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIC0_IP1__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIC0_IP1__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIC0_IP1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIC0_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIC0_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIC0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIC1_IP0__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIC1_IP0__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIC1_IP0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIC1_IP1__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIC1_IP1__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIC1_IP1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIC1_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIC1_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIC1_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIC2_IP0__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIC2_IP0__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIC2_IP0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIC2_IP1__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIC2_IP1__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIC2_IP1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIC2_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIC2_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIC2_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIS_GIC__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIS_GIC__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIS_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIS_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PERIS_TMU__CGVAL,
    CMU_TOP_GATE_CLKCMU_PERIS_TMU__MANUAL,
    CMU_TOP_GATE_CLKCMU_PERIS_TMU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_SDMA_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_SDMA_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_SDMA_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_PSP_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_PSP_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_PSP_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_UFS_MMC_CARD__CGVAL,
    CMU_TOP_GATE_CLKCMU_UFS_MMC_CARD__MANUAL,
    CMU_TOP_GATE_CLKCMU_UFS_MMC_CARD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_UFS_NOC__CGVAL,
    CMU_TOP_GATE_CLKCMU_UFS_NOC__MANUAL,
    CMU_TOP_GATE_CLKCMU_UFS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_UFS_UFS_EMBD__CGVAL,
    CMU_TOP_GATE_CLKCMU_UFS_UFS_EMBD__MANUAL,
    CMU_TOP_GATE_CLKCMU_UFS_UFS_EMBD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CLKCMU_VTS_DMIC__CGVAL,
    CMU_TOP_GATE_CLKCMU_VTS_DMIC__MANUAL,
    CMU_TOP_GATE_CLKCMU_VTS_DMIC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CP_HISPEEDY_CLK__CGVAL,
    CMU_TOP_GATE_CP_HISPEEDY_CLK__MANUAL,
    CMU_TOP_GATE_CP_HISPEEDY_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CP_SHARED0_CLK__CGVAL,
    CMU_TOP_GATE_CP_SHARED0_CLK__MANUAL,
    CMU_TOP_GATE_CP_SHARED0_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CP_SHARED1_CLK__CGVAL,
    CMU_TOP_GATE_CP_SHARED1_CLK__MANUAL,
    CMU_TOP_GATE_CP_SHARED1_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_TOP_GATE_CP_SHARED2_CLK__CGVAL,
    CMU_TOP_GATE_CP_SHARED2_CLK__MANUAL,
    CMU_TOP_GATE_CP_SHARED2_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_PLL_CPUCL0__LOCKTIME,
    CMU_CPUCL0_PLL_CPUCL0__ENABLE,
    CMU_CPUCL0_PLL_CPUCL0__MDIV,
    CMU_CPUCL0_PLL_CPUCL0__PDIV,
    CMU_CPUCL0_PLL_CPUCL0__SDIV,
    CMU_CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_SEL,
    CMU_CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER__MUX_BUSY,
    CMU_CPUCL0_MUX_CLKCMU_CPUCL0_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_CMU_CPUCL0_CLKOUT0__BUSY,
    CMU_CPUCL0_MUX_CLK_CPUCL0_IDLECLKDOWN__SELECT,
    CMU_CPUCL0_MUX_CLK_CPUCL0_IDLECLKDOWN__BUSY,
    CMU_CPUCL0_MUX_CLK_CPUCL0_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_BLK_CPUCL0_UID_CMU_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_CLUSTER0_QCH_COMPLEX0__QCH_EN,
    CMU_CPUCL0_CLUSTER0_QCH_COMPLEX0__CLK_REQ,
    CMU_CPUCL0_CLUSTER0_QCH_COMPLEX0__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_CLUSTER0_QCH_CORE0__QCH_EN,
    CMU_CPUCL0_CLUSTER0_QCH_CORE0__CLK_REQ,
    CMU_CPUCL0_CLUSTER0_QCH_CORE0__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_CLUSTER0_QCH_CORE1__QCH_EN,
    CMU_CPUCL0_CLUSTER0_QCH_CORE1__CLK_REQ,
    CMU_CPUCL0_CLUSTER0_QCH_CORE1__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_CMU_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_CMU_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_CMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__MUX_SEL,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__MUX_BUSY,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_GLB_DBG_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER__MUX_SEL,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER__MUX_BUSY,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_HTU_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_SEL,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER__MUX_BUSY,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_SWITCH_COMP_USER__MUX_SEL,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_SWITCH_COMP_USER__MUX_BUSY,
    CMU_CPUCL0_GLB_MUX_CLKCMU_CPUCL0_SWITCH_COMP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_CMU_CPUCL0_GLB_CLKOUT0__BUSY,
    CMU_CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC__DIVRATIO,
    CMU_CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_NOC__BUSY,
    CMU_CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG__DIVRATIO,
    CMU_CPUCL0_GLB_DIV_CLK_CPUCL0_DBG_PCLKDBG__BUSY,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKM__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKM__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCBIG_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID2_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID3_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID4_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID5_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID5_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID5_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID6_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID6_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_IT_DDCMID6_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ATB_MI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_ETR_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_ETR_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_ETR_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LLCAID_G_ETR_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LLCAID_G_ETR_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LLCAID_G_ETR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CSSYS_IPCLKPORT_PCLKDBG__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SECJTAG_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_CSSYS_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKS__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKS__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_LLCAID_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKS__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKS__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKS__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CPUCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_AXI2APB_P_CSSYS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BPS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL1_IPCLKPORT_PCLK_S0__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL1_IPCLKPORT_PCLK_S0__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL1_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL2_IPCLKPORT_PCLK_S0__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL2_IPCLKPORT_PCLK_S0__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL2_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL3_IPCLKPORT_PCLK_S0__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL3_IPCLKPORT_PCLK_S0__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BUSIF_DDC_CPUCL3_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CFM_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_CMU_CPUCL0_GLB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID5_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID5_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID5_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID6_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID6_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_DLDO_SM_MID6_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_ECU_CPUCL0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_2_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_3_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL1_4_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL2_1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_HTU_CPUCL3_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IG_STM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_SI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_INT_COMB_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PMU_PCSM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_3_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_3_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRET_CLUSTER0_3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_3_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_3_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPC_INSTRRUN_CLUSTER0_3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_S2PC_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_S2PC_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_S2PC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SPC_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SPC_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SPC_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKM__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKM__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_S2MPU_S0_CPUCL0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_VGEN_LITE_IPCLKPORT_PCLKM__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_VGEN_LITE_IPCLKPORT_PCLKM__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_APB_ASYNC_P_VGEN_LITE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ACEL_SI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ACEL_SI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_ACEL_SI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_LH_AXI_MI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_ACLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_ACLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PPMU_D_DECOMP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PAGEDECOMP_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PAGEDECOMP_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_PAGEDECOMP_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_QOS_D0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_RSTNSYNC_SR_CLK_CPUCL0_GLB_SWITCH_COMP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_S2MPU_S0_CPUCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_S2MPU_S0_PMMU0_CPUCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_VGEN_LITE_D_DECOMP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_VGEN_LITE_D_DECOMP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_VGEN_LITE_D_DECOMP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_D0_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_D0_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_XIU_D0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_BLK_CPUCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__CGVAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__MANUAL,
    CMU_CPUCL0_GLB_BLK_CPUCL0_GLB_UID_OTP_DESERIAL_SECJTAG_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID5_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID5_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID5_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID6_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID6_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_IT_DDCMID6_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_LD_DNC_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_LD_DNC_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_LD_DNC_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_T_BDU_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_T_BDU_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_T_DDCG3D_G3D_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_T_PPMU_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ATB_MI_T_PPMU_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ATB_MI_T_PPMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_AXI_MI_IG_STM_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_AXI_MI_IG_STM_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_AXI_MI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_G_ETR_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_G_ETR_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_AXI_SI_G_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LLCAID_G_ETR_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LLCAID_G_ETR_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LLCAID_G_ETR_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_CSSYS_QCH__QCH_EN,
    CMU_CPUCL0_GLB_CSSYS_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_CSSYS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_G_CSSYS_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_G_CSSYS_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_AXI_SI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_SECJTAG_QCH__QCH_EN,
    CMU_CPUCL0_GLB_SECJTAG_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_SECJTAG_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_CLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_CLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_CLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_CLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_CLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_CLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_CLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_CLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_CLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_CLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_CLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_CLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_CLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_CLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_CLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_CLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_CLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_CLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_BPS_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_BPS_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_BPS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL1_QCH__QCH_EN,
    CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL1_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL2_QCH__QCH_EN,
    CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL2_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL3_QCH__QCH_EN,
    CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL3_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_BUSIF_DDC_CPUCL3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_CFM_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_CFM_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_CFM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_CMU_CPUCL0_GLB_QCH__QCH_EN,
    CMU_CPUCL0_GLB_CMU_CPUCL0_GLB_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_CMU_CPUCL0_GLB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_DLDO_SM_MID0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID1_QCH__QCH_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID1_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_DLDO_SM_MID1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID2_QCH__QCH_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID2_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_DLDO_SM_MID2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID3_QCH__QCH_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID3_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_DLDO_SM_MID3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID4_QCH__QCH_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID4_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_DLDO_SM_MID4_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID5_QCH__QCH_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID5_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_DLDO_SM_MID5_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID6_QCH__QCH_EN,
    CMU_CPUCL0_GLB_DLDO_SM_MID6_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_DLDO_SM_MID6_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_D_TZPC_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_D_TZPC_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_D_TZPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_ECU_CPUCL0_0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_ECU_CPUCL0_0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_ECU_CPUCL0_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_ECU_CPUCL0_1_QCH__QCH_EN,
    CMU_CPUCL0_GLB_ECU_CPUCL0_1_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_ECU_CPUCL0_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_PCLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_PCLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_PCLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_PCLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_PCLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_PCLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_PCLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_PCLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_2_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_PCLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_PCLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_3_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_PCLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_PCLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL1_4_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_PCLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_PCLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL2_0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_PCLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_PCLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL2_1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_PCLK__QCH_EN,
    CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_PCLK__CLK_REQ,
    CMU_CPUCL0_GLB_HTU_CPUCL3_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_IG_STM_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_IG_STM_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_AXI_SI_IG_STM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_IP_PAGECONF0_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_IP_PAGECONF0_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_AXI_SI_IP_PAGECONF0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_AXI_SI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_INT_COMB_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_INT_COMB_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_INT_COMB_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PMU_PCSM_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PMU_PCSM_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PMU_PCSM_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_1_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_1_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_2_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_2_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_3_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_3_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PPC_INSTRRET_CLUSTER0_3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_1_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_1_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_2_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_2_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_3_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_3_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PPC_INSTRRUN_CLUSTER0_3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PPMU_D_DECOMP_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PPMU_D_DECOMP_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PPMU_D_DECOMP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_QOS_D0_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_QOS_D0_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_QOS_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_S2PC_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_S2PC_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_S2PC_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_SLH_AXI_MI_LP_PPU_ALIVE_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_SLH_AXI_MI_P_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_SLH_AXI_MI_P_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_SLH_AXI_MI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_SPC_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_SPC_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_SPC_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_SYSREG_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_SYSREG_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_SYSREG_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_APB_ASYNC_P_VGEN_LITE_QCH__QCH_EN,
    CMU_CPUCL0_GLB_APB_ASYNC_P_VGEN_LITE_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_APB_ASYNC_P_VGEN_LITE_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_ACEL_SI_ID_DECOMP_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_ACEL_SI_ID_DECOMP_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_ACEL_SI_ID_DECOMP_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_LH_AXI_MI_IP_PAGECONF1_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_LH_AXI_MI_IP_PAGECONF1_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_LH_AXI_MI_IP_PAGECONF1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_PAGEDECOMP_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL0_GLB_PAGEDECOMP_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_PAGEDECOMP_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_S2MPU_S0_CPUCL0_QCH_S0__QCH_EN,
    CMU_CPUCL0_GLB_S2MPU_S0_CPUCL0_QCH_S0__CLK_REQ,
    CMU_CPUCL0_GLB_S2MPU_S0_CPUCL0_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_S2MPU_S0_PMMU0_CPUCL0_QCH_S0__QCH_EN,
    CMU_CPUCL0_GLB_S2MPU_S0_PMMU0_CPUCL0_QCH_S0__CLK_REQ,
    CMU_CPUCL0_GLB_S2MPU_S0_PMMU0_CPUCL0_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_CPUCL0_GLB_VGEN_LITE_D_DECOMP_QCH__QCH_EN,
    CMU_CPUCL0_GLB_VGEN_LITE_D_DECOMP_QCH__CLK_REQ,
    CMU_CPUCL0_GLB_VGEN_LITE_D_DECOMP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_PLL_CPUCL1__LOCKTIME,
    CMU_CPUCL1_PLL_CPUCL1__ENABLE,
    CMU_CPUCL1_PLL_CPUCL1__MDIV,
    CMU_CPUCL1_PLL_CPUCL1__PDIV,
    CMU_CPUCL1_PLL_CPUCL1__SDIV,
    CMU_CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_SEL,
    CMU_CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER__MUX_BUSY,
    CMU_CPUCL1_MUX_CLKCMU_CPUCL1_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_CMU_CPUCL1_CLKOUT0__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_0__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_0__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_1__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_1__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_2__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_2__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_3__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_3__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_4__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_4__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_ATB_4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_0__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_0__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_1__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_1__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_2__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_2__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_3__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_3__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_4__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_4__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_IDLECLKDOWN_4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_MUX_CLK_CPUCL1_POWERIP__SELECT,
    CMU_CPUCL1_MUX_CLK_CPUCL1_POWERIP__BUSY,
    CMU_CPUCL1_MUX_CLK_CPUCL1_POWERIP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ADD_CH_CLK__DIVRATIO,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ADD_CH_CLK__BUSY,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_0__DIVRATIO,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_0__BUSY,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_1__DIVRATIO,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_1__BUSY,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_2__DIVRATIO,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_2__BUSY,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_3__DIVRATIO,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_3__BUSY,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_4__DIVRATIO,
    CMU_CPUCL1_DIV_CLK_CPUCL1_ATB_4__BUSY,
    CMU_CPUCL1_BLK_CPUCL1_UID_ADD_CPUCL1_IPCLKPORT_CH_CLK__CGVAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_ADD_CPUCL1_IPCLKPORT_CH_CLK__MANUAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_ADD_CPUCL1_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CH_CLK__CGVAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CH_CLK__MANUAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_ADD_CH_CLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_ADD_CH_CLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_ADD_CH_CLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_CMU_CPUCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CLK_CORE__CGVAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CLK_CORE__MANUAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_BUSIF_ADD_CPUCL1_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL1_BLK_CPUCL1_UID_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL1_CLUSTER_QCH_CORE2__QCH_EN,
    CMU_CPUCL1_CLUSTER_QCH_CORE2__CLK_REQ,
    CMU_CPUCL1_CLUSTER_QCH_CORE2__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_CLUSTER_QCH_CORE3__QCH_EN,
    CMU_CPUCL1_CLUSTER_QCH_CORE3__CLK_REQ,
    CMU_CPUCL1_CLUSTER_QCH_CORE3__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_CLUSTER_QCH_CORE4__QCH_EN,
    CMU_CPUCL1_CLUSTER_QCH_CORE4__CLK_REQ,
    CMU_CPUCL1_CLUSTER_QCH_CORE4__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_CLUSTER_QCH_CORE5__QCH_EN,
    CMU_CPUCL1_CLUSTER_QCH_CORE5__CLK_REQ,
    CMU_CPUCL1_CLUSTER_QCH_CORE5__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_CLUSTER_QCH_CORE6__QCH_EN,
    CMU_CPUCL1_CLUSTER_QCH_CORE6__CLK_REQ,
    CMU_CPUCL1_CLUSTER_QCH_CORE6__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_0_QCH__QCH_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_0_QCH__CLK_REQ,
    CMU_CPUCL1_DDC_CPUCL1_ATB_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_1_QCH__QCH_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_1_QCH__CLK_REQ,
    CMU_CPUCL1_DDC_CPUCL1_ATB_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_2_QCH__QCH_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_2_QCH__CLK_REQ,
    CMU_CPUCL1_DDC_CPUCL1_ATB_2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_3_QCH__QCH_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_3_QCH__CLK_REQ,
    CMU_CPUCL1_DDC_CPUCL1_ATB_3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_4_QCH__QCH_EN,
    CMU_CPUCL1_DDC_CPUCL1_ATB_4_QCH__CLK_REQ,
    CMU_CPUCL1_DDC_CPUCL1_ATB_4_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE2__QCH_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE2__CLK_REQ,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE2__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE3__QCH_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE3__CLK_REQ,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE3__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE4__QCH_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE4__CLK_REQ,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE4__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE5__QCH_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE5__CLK_REQ,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE5__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE6__QCH_EN,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE6__CLK_REQ,
    CMU_CPUCL1_DDC_QCH_GCPM_CORE6__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID2_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID3_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL1_LH_ATB_SI_IT_DDCMID4_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_CMU_CPUCL1_QCH__QCH_EN,
    CMU_CPUCL1_CMU_CPUCL1_QCH__CLK_REQ,
    CMU_CPUCL1_CMU_CPUCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_BUSIF_ADD_CPUCL1_QCH__QCH_EN,
    CMU_CPUCL1_BUSIF_ADD_CPUCL1_QCH__CLK_REQ,
    CMU_CPUCL1_BUSIF_ADD_CPUCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL1_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH__QCH_EN,
    CMU_CPUCL1_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH__CLK_REQ,
    CMU_CPUCL1_RSTNSYNC_SR_CLK_CPUCL1_POWERIP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_PLL_CPUCL2__LOCKTIME,
    CMU_CPUCL2_PLL_CPUCL2__ENABLE,
    CMU_CPUCL2_PLL_CPUCL2__MDIV,
    CMU_CPUCL2_PLL_CPUCL2__PDIV,
    CMU_CPUCL2_PLL_CPUCL2__SDIV,
    CMU_CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_SEL,
    CMU_CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER__MUX_BUSY,
    CMU_CPUCL2_MUX_CLKCMU_CPUCL2_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_CMU_CPUCL2_CLKOUT0__BUSY,
    CMU_CPUCL2_MUX_CLK_CPUCL2_ATB_0__SELECT,
    CMU_CPUCL2_MUX_CLK_CPUCL2_ATB_0__BUSY,
    CMU_CPUCL2_MUX_CLK_CPUCL2_ATB_0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_MUX_CLK_CPUCL2_ATB_1__SELECT,
    CMU_CPUCL2_MUX_CLK_CPUCL2_ATB_1__BUSY,
    CMU_CPUCL2_MUX_CLK_CPUCL2_ATB_1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_0__SELECT,
    CMU_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_0__BUSY,
    CMU_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_1__SELECT,
    CMU_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_1__BUSY,
    CMU_CPUCL2_MUX_CLK_CPUCL2_IDLECLKDOWN_1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_MUX_CLK_CPUCL2_POWERIP__SELECT,
    CMU_CPUCL2_MUX_CLK_CPUCL2_POWERIP__BUSY,
    CMU_CPUCL2_MUX_CLK_CPUCL2_POWERIP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_DIV_CLK_CPUCL2_ADD_CH_CLK__DIVRATIO,
    CMU_CPUCL2_DIV_CLK_CPUCL2_ADD_CH_CLK__BUSY,
    CMU_CPUCL2_DIV_CLK_CPUCL2_ATB_0__DIVRATIO,
    CMU_CPUCL2_DIV_CLK_CPUCL2_ATB_0__BUSY,
    CMU_CPUCL2_DIV_CLK_CPUCL2_ATB_1__DIVRATIO,
    CMU_CPUCL2_DIV_CLK_CPUCL2_ATB_1__BUSY,
    CMU_CPUCL2_BLK_CPUCL2_UID_ADD_CPUCL2_IPCLKPORT_CH_CLK__CGVAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_ADD_CPUCL2_IPCLKPORT_CH_CLK__MANUAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_ADD_CPUCL2_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CH_CLK__CGVAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CH_CLK__MANUAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_ADD_CH_CLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_ADD_CH_CLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_ADD_CH_CLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_CMU_CPUCL2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CLK_CORE__CGVAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CLK_CORE__MANUAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_BUSIF_ADD_CPUCL2_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL2_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL2_CLUSTER_QCH_CORE7__QCH_EN,
    CMU_CPUCL2_CLUSTER_QCH_CORE7__CLK_REQ,
    CMU_CPUCL2_CLUSTER_QCH_CORE7__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_CLUSTER_QCH_CORE8__QCH_EN,
    CMU_CPUCL2_CLUSTER_QCH_CORE8__CLK_REQ,
    CMU_CPUCL2_CLUSTER_QCH_CORE8__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_DDC_CPUCL2_ATB_0_QCH__QCH_EN,
    CMU_CPUCL2_DDC_CPUCL2_ATB_0_QCH__CLK_REQ,
    CMU_CPUCL2_DDC_CPUCL2_ATB_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_DDC_CPUCL2_ATB_1_QCH__QCH_EN,
    CMU_CPUCL2_DDC_CPUCL2_ATB_1_QCH__CLK_REQ,
    CMU_CPUCL2_DDC_CPUCL2_ATB_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_DDC_QCH_GCPM_CORE7__QCH_EN,
    CMU_CPUCL2_DDC_QCH_GCPM_CORE7__CLK_REQ,
    CMU_CPUCL2_DDC_QCH_GCPM_CORE7__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_DDC_QCH_GCPM_CORE8__QCH_EN,
    CMU_CPUCL2_DDC_QCH_GCPM_CORE8__CLK_REQ,
    CMU_CPUCL2_DDC_QCH_GCPM_CORE8__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_LH_ATB_SI_IT_DDCMID7_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL2_LH_ATB_SI_IT_DDCMID7_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL2_LH_ATB_SI_IT_DDCMID7_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_LH_ATB_SI_IT_DDCMID8_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL2_LH_ATB_SI_IT_DDCMID8_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL2_LH_ATB_SI_IT_DDCMID8_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_CMU_CPUCL2_QCH__QCH_EN,
    CMU_CPUCL2_CMU_CPUCL2_QCH__CLK_REQ,
    CMU_CPUCL2_CMU_CPUCL2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_BUSIF_ADD_CPUCL2_QCH__QCH_EN,
    CMU_CPUCL2_BUSIF_ADD_CPUCL2_QCH__CLK_REQ,
    CMU_CPUCL2_BUSIF_ADD_CPUCL2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL2_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__QCH_EN,
    CMU_CPUCL2_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__CLK_REQ,
    CMU_CPUCL2_RSTNSYNC_SR_CLK_CPUCL2_POWERIP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL3_PLL_CPUCL3__LOCKTIME,
    CMU_CPUCL3_PLL_CPUCL3__ENABLE,
    CMU_CPUCL3_PLL_CPUCL3__MDIV,
    CMU_CPUCL3_PLL_CPUCL3__PDIV,
    CMU_CPUCL3_PLL_CPUCL3__SDIV,
    CMU_CPUCL3_MUX_CLKCMU_CPUCL3_SWITCH_USER__MUX_SEL,
    CMU_CPUCL3_MUX_CLKCMU_CPUCL3_SWITCH_USER__MUX_BUSY,
    CMU_CPUCL3_MUX_CLKCMU_CPUCL3_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_CMU_CPUCL3_CLKOUT0__BUSY,
    CMU_CPUCL3_MUX_CLK_CPUCL3_ATB__SELECT,
    CMU_CPUCL3_MUX_CLK_CPUCL3_ATB__BUSY,
    CMU_CPUCL3_MUX_CLK_CPUCL3_ATB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_MUX_CLK_CPUCL3_IDLECLKDOWN__SELECT,
    CMU_CPUCL3_MUX_CLK_CPUCL3_IDLECLKDOWN__BUSY,
    CMU_CPUCL3_MUX_CLK_CPUCL3_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_MUX_CLK_CPUCL3_POWERIP__SELECT,
    CMU_CPUCL3_MUX_CLK_CPUCL3_POWERIP__BUSY,
    CMU_CPUCL3_MUX_CLK_CPUCL3_POWERIP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_DIV_CLK_CPUCL3_ADD_CH_CLK__DIVRATIO,
    CMU_CPUCL3_DIV_CLK_CPUCL3_ADD_CH_CLK__BUSY,
    CMU_CPUCL3_DIV_CLK_CPUCL3_ATB__DIVRATIO,
    CMU_CPUCL3_DIV_CLK_CPUCL3_ATB__BUSY,
    CMU_CPUCL3_BLK_CPUCL3_UID_ADD_CPUCL3_IPCLKPORT_CH_CLK__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_ADD_CPUCL3_IPCLKPORT_CH_CLK__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_ADD_CPUCL3_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CH_CLK__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CH_CLK__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_BLK_CPUCL3_UID_REMOTE_ADD_CPUCL3_IPCLKPORT_CH_CLK__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_REMOTE_ADD_CPUCL3_IPCLKPORT_CH_CLK__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_REMOTE_ADD_CPUCL3_IPCLKPORT_CH_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_ADD_CH_CLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_ADD_CH_CLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_ADD_CH_CLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_BLK_CPUCL3_UID_CMU_CPUCL3_IPCLKPORT_PCLK__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_CMU_CPUCL3_IPCLKPORT_PCLK__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_CMU_CPUCL3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CLK_CORE__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CLK_CORE__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_BUSIF_ADD_CPUCL3_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_IPCLKPORT_CLK__CGVAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_IPCLKPORT_CLK__MANUAL,
    CMU_CPUCL3_BLK_CPUCL3_UID_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CPUCL3_CLUSTER_QCH_CORE10__QCH_EN,
    CMU_CPUCL3_CLUSTER_QCH_CORE10__CLK_REQ,
    CMU_CPUCL3_CLUSTER_QCH_CORE10__IGNORE_FORCE_PM_EN,
    CMU_CPUCL3_DDC_CPUCL3_ATB_QCH__QCH_EN,
    CMU_CPUCL3_DDC_CPUCL3_ATB_QCH__CLK_REQ,
    CMU_CPUCL3_DDC_CPUCL3_ATB_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL3_DDC_QCH_GCPM_CORE10__QCH_EN,
    CMU_CPUCL3_DDC_QCH_GCPM_CORE10__CLK_REQ,
    CMU_CPUCL3_DDC_QCH_GCPM_CORE10__IGNORE_FORCE_PM_EN,
    CMU_CPUCL3_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__QCH_EN,
    CMU_CPUCL3_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__CLK_REQ,
    CMU_CPUCL3_LH_ATB_SI_IT_DDCBIG_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL3_CMU_CPUCL3_QCH__QCH_EN,
    CMU_CPUCL3_CMU_CPUCL3_QCH__CLK_REQ,
    CMU_CPUCL3_CMU_CPUCL3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL3_BUSIF_ADD_CPUCL3_QCH__QCH_EN,
    CMU_CPUCL3_BUSIF_ADD_CPUCL3_QCH__CLK_REQ,
    CMU_CPUCL3_BUSIF_ADD_CPUCL3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CPUCL3_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_QCH__QCH_EN,
    CMU_CPUCL3_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_QCH__CLK_REQ,
    CMU_CPUCL3_RSTNSYNC_SR_CLK_CPUCL3_POWERIP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_PLL_DSU__LOCKTIME,
    CMU_DSU_PLL_DSU__ENABLE,
    CMU_DSU_PLL_DSU__MDIV,
    CMU_DSU_PLL_DSU__PDIV,
    CMU_DSU_PLL_DSU__SDIV,
    CMU_DSU_MUX_CLKCMU_DSU_SWITCH_USER__MUX_SEL,
    CMU_DSU_MUX_CLKCMU_DSU_SWITCH_USER__MUX_BUSY,
    CMU_DSU_MUX_CLKCMU_DSU_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_CMU_DSU_CLKOUT0__BUSY,
    CMU_DSU_MUX_CLK_DSU_PLL__SELECT,
    CMU_DSU_MUX_CLK_DSU_PLL__BUSY,
    CMU_DSU_MUX_CLK_DSU_PLL__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_DIV_CLK_CLUSTER_ACLKENMP__DIVRATIO,
    CMU_DSU_DIV_CLK_CLUSTER_ACLKENMP__BUSY,
    CMU_DSU_DIV_CLK_CLUSTER_ATCLK__DIVRATIO,
    CMU_DSU_DIV_CLK_CLUSTER_ATCLK__BUSY,
    CMU_DSU_DIV_CLK_CLUSTER_MPACTCLK__DIVRATIO,
    CMU_DSU_DIV_CLK_CLUSTER_MPACTCLK__BUSY,
    CMU_DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_ATCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_CLUSTER0_IPCLKPORT_PPUCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_AXI_MI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_AXI_MI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_AXI_MI_IP_PAGECONF0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_AXI_SI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_AXI_SI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_AXI_SI_IP_PAGECONF1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_REG_SLICE_P0_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_REG_SLICE_P0_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_REG_SLICE_P0_CLUSTER0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_ACLKENMP_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_ACLKENMP_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_ACLKENMP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ACLKENMP_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ACLKENMP_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ACLKENMP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_SLH_AXI_SI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_SLH_AXI_SI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_SLH_AXI_SI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_XIU_DP_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_XIU_DP_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_XIU_DP_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_ATB_SI_IT_CLUSTER0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_ATCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_AST_MI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_AST_MI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_AST_MI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_AST_SI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_AST_SI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_AST_SI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_GICCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_U_SYNC_IRITWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD0_CPUCL0_MIF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD0_CPUCL0_MIF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD0_CPUCL0_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD1_CPUCL0_MIF1_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD1_CPUCL0_MIF1_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD1_CPUCL0_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD2_CPUCL0_MIF2_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD2_CPUCL0_MIF2_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD2_CPUCL0_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD3_CPUCL0_MIF3_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD3_CPUCL0_MIF3_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_MPACT_SI_LD3_CPUCL0_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_MPACT_M2_IPCLKPORT_DIVCLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M2_IPCLKPORT_DIVCLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M2_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_MPACT_M3_IPCLKPORT_DIVCLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M3_IPCLKPORT_DIVCLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M3_IPCLKPORT_DIVCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_MPACTCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_CMU_DSU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__CGVAL,
    CMU_DSU_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__MANUAL,
    CMU_DSU_BLK_DSU_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__CGVAL,
    CMU_DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__MANUAL,
    CMU_DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PCLKDBG_CLUSTER0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_GRAY2BIN_CNTVALUEB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PERIPHCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_AXI_MI_IP_UTILITY_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_PPUCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_U_SYNC_PPUWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M2_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M2_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M3_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M3_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_CHI_SLICE_M3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_CPUCL0_CON_IPCLKPORT_I_LLC_HINT_SYNC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_2_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_2_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_3_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_3_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_DFP_GASKET_3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_ACEL_MI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_ACEL_MI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_ACEL_MI_ID_DECOMP_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D1_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D1_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D2_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D2_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D2_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D3_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D3_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_CHI_SI_D3_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D0_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D1_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D2_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_LH_DFP_SI_D3_MFP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_MPACT_M2_IPCLKPORT_ACLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M2_IPCLKPORT_ACLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_MPACT_M3_IPCLKPORT_ACLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M3_IPCLKPORT_ACLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_MPACT_M3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_CLK_DSU_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_RSTNSYNC_SR_CLK_DSU_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_BLK_DSU_UID_U_SYNC_ACPWAKEUP_CLUSTER0_IPCLKPORT_CLK__CGVAL,
    CMU_DSU_BLK_DSU_UID_U_SYNC_ACPWAKEUP_CLUSTER0_IPCLKPORT_CLK__MANUAL,
    CMU_DSU_BLK_DSU_UID_U_SYNC_ACPWAKEUP_CLUSTER0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSU_CLUSTER0_QCH_ATCLK__QCH_EN,
    CMU_DSU_CLUSTER0_QCH_ATCLK__CLK_REQ,
    CMU_DSU_CLUSTER0_QCH_ATCLK__IGNORE_FORCE_PM_EN,
    CMU_DSU_CLUSTER0_QCH_GIC__QCH_EN,
    CMU_DSU_CLUSTER0_QCH_GIC__CLK_REQ,
    CMU_DSU_CLUSTER0_QCH_GIC__IGNORE_FORCE_PM_EN,
    CMU_DSU_CLUSTER0_QCH_PCLK__QCH_EN,
    CMU_DSU_CLUSTER0_QCH_PCLK__CLK_REQ,
    CMU_DSU_CLUSTER0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_DSU_CLUSTER0_QCH_PDBGCLK__QCH_EN,
    CMU_DSU_CLUSTER0_QCH_PDBGCLK__CLK_REQ,
    CMU_DSU_CLUSTER0_QCH_PDBGCLK__IGNORE_FORCE_PM_EN,
    CMU_DSU_CLUSTER0_QCH_PERIPHCLK__QCH_EN,
    CMU_DSU_CLUSTER0_QCH_PERIPHCLK__CLK_REQ,
    CMU_DSU_CLUSTER0_QCH_PERIPHCLK__IGNORE_FORCE_PM_EN,
    CMU_DSU_CLUSTER0_QCH_PPUCLK__QCH_EN,
    CMU_DSU_CLUSTER0_QCH_PPUCLK__CLK_REQ,
    CMU_DSU_CLUSTER0_QCH_PPUCLK__IGNORE_FORCE_PM_EN,
    CMU_DSU_CLUSTER0_QCH_SCLK__QCH_EN,
    CMU_DSU_CLUSTER0_QCH_SCLK__CLK_REQ,
    CMU_DSU_CLUSTER0_QCH_SCLK__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_AXI_MI_IP_PAGECONF0_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_AXI_MI_IP_PAGECONF0_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_AXI_MI_IP_PAGECONF0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_AXI_SI_IP_PAGECONF1_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_AXI_SI_IP_PAGECONF1_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_AXI_SI_IP_PAGECONF1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_SLH_AXI_SI_P_PERIM_CPUCL0_QCH__QCH_EN,
    CMU_DSU_SLH_AXI_SI_P_PERIM_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_SLH_AXI_SI_P_PERIM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_ATB_SI_IT_CLUSTER0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_AST_MI_LD_IRI_PERIS_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_AST_MI_LD_IRI_PERIS_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_AST_MI_LD_IRI_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_AST_SI_LD_ICC_CPUCL0_PERIS_QCH__QCH_EN,
    CMU_DSU_LH_AST_SI_LD_ICC_CPUCL0_PERIS_QCH__CLK_REQ,
    CMU_DSU_LH_AST_SI_LD_ICC_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_CMU_DSU_QCH__QCH_EN,
    CMU_DSU_CMU_DSU_QCH__CLK_REQ,
    CMU_DSU_CMU_DSU_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_AXI_MI_IP_UTILITY_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_ACEL_MI_ID_DECOMP_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_ACEL_MI_ID_DECOMP_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_ACEL_MI_ID_DECOMP_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_CHI_SI_D0_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_CHI_SI_D0_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_CHI_SI_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_CHI_SI_D1_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_CHI_SI_D1_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_CHI_SI_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_CHI_SI_D2_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_CHI_SI_D2_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_CHI_SI_D2_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSU_LH_CHI_SI_D3_CPUCL0_QCH__QCH_EN,
    CMU_DSU_LH_CHI_SI_D3_CPUCL0_QCH__CLK_REQ,
    CMU_DSU_LH_CHI_SI_D3_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER__MUX_SEL,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER__MUX_BUSY,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_NOCD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER__MUX_SEL,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER__MUX_BUSY,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__MUX_SEL,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__MUX_BUSY,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_YUVSC_USER__MUX_SEL,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_YUVSC_USER__MUX_BUSY,
    CMU_CSIS_MUX_CLKAOCCSIS_CSIS_YUVSC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_CMU_CSIS_CLKOUT0__BUSY,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_CSIS_WDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_DMA__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_TOP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_VOTF1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_C2CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_I_PDP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_ACEL_SI_D2_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_ACEL_SI_D2_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_ACEL_SI_D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_MI_ID_D21D2_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_MI_ID_D21D2_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_MI_ID_D21D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LLCAID_D0_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LLCAID_D0_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LLCAID_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LLCAID_D1_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LLCAID_D1_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LLCAID_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LLCAID_D2_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LLCAID_D2_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LLCAID_D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SIU_G_PPMU_CSIS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SLH_AST_SI_G_PPMU_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU1_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SYSMMU_S0_PMMU2_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D0_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D0_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D0_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D1_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D1_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D1_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D2_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D2_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D2_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D3_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D3_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D3_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D4_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D4_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D4_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D5_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D5_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D5_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D6_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D6_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D6_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D7_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D7_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_D7_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_VGEN_LITE_D1_CSIS_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_LITE_D1_CSIS_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_VGEN_LITE_D1_CSIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_D2_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_MMU_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_CMU_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_INT_COMB_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D0_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D1_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_PPMU_D2_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_CSIS_WDMA4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_QE_PDP_D2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_S2PC_CSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_S2PC_CSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_S2PC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SLH_AXI_MI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SPC_CSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SPC_CSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SPC_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_P0_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_MI_IP_P0OIS_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_SLH_AXI_SI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC0_IPCLKPORT_PCLKM__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC0_IPCLKPORT_PCLKM__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC1_IPCLKPORT_PCLKM__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC1_IPCLKPORT_PCLKM__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC1_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC2_IPCLKPORT_PCLKM__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC2_IPCLKPORT_PCLKM__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC3_IPCLKPORT_PCLKM__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC3_IPCLKPORT_PCLKM__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_AD_APB_YUVSC3_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_MI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AST_SI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_ID_D21D2_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_ID_D21D2_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_LH_AXI_SI_ID_D21D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_YUVSC_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_YUVSC_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_YUVSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_YUVSC_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_YUVSC_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_RSTNSYNC_SR_CLK_CSIS_YUVSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_XIU_D21_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_D21_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_XIU_D21_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_YUVSC_IPCLKPORT_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_YUVSC_IPCLKPORT_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_YUVSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_CSIS_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_CSIS_BLK_CSIS_UID_BLK_CSIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_CSIS_CSIS_PDP_QCH_CSIS_TOP__QCH_EN,
    CMU_CSIS_CSIS_PDP_QCH_CSIS_TOP__CLK_REQ,
    CMU_CSIS_CSIS_PDP_QCH_CSIS_TOP__IGNORE_FORCE_PM_EN,
    CMU_CSIS_CSIS_PDP_QCH_DMA__QCH_EN,
    CMU_CSIS_CSIS_PDP_QCH_DMA__CLK_REQ,
    CMU_CSIS_CSIS_PDP_QCH_DMA__IGNORE_FORCE_PM_EN,
    CMU_CSIS_CSIS_PDP_QCH_PDP__QCH_EN,
    CMU_CSIS_CSIS_PDP_QCH_PDP__CLK_REQ,
    CMU_CSIS_CSIS_PDP_QCH_PDP__IGNORE_FORCE_PM_EN,
    CMU_CSIS_CSIS_PDP_QCH_PDP_VOTF__QCH_EN,
    CMU_CSIS_CSIS_PDP_QCH_PDP_VOTF__CLK_REQ,
    CMU_CSIS_CSIS_PDP_QCH_PDP_VOTF__IGNORE_FORCE_PM_EN,
    CMU_CSIS_CSIS_PDP_QCH_VOTF0__QCH_EN,
    CMU_CSIS_CSIS_PDP_QCH_VOTF0__CLK_REQ,
    CMU_CSIS_CSIS_PDP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    CMU_CSIS_CSIS_PDP_QCH_VOTF1__QCH_EN,
    CMU_CSIS_CSIS_PDP_QCH_VOTF1__CLK_REQ,
    CMU_CSIS_CSIS_PDP_QCH_VOTF1__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_ACEL_SI_D2_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_ACEL_SI_D2_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_ACEL_SI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_SI_OTF0_CSIS_BYRP_QCH__QCH_EN,
    CMU_CSIS_LH_AST_SI_OTF0_CSIS_BYRP_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_SI_OTF0_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_SI_OTF1_CSIS_BYRP_QCH__QCH_EN,
    CMU_CSIS_LH_AST_SI_OTF1_CSIS_BYRP_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_SI_OTF1_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_SI_OTF2_CSIS_BYRP_QCH__QCH_EN,
    CMU_CSIS_LH_AST_SI_OTF2_CSIS_BYRP_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_SI_OTF2_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_SI_OTF3_CSIS_BYRP_QCH__QCH_EN,
    CMU_CSIS_LH_AST_SI_OTF3_CSIS_BYRP_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_SI_OTF3_CSIS_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AXI_MI_ID_D21D2_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AXI_MI_ID_D21D2_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AXI_MI_ID_D21D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AXI_SI_D0_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AXI_SI_D0_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AXI_SI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AXI_SI_D1_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AXI_SI_D1_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AXI_SI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LLCAID_D0_CSIS_QCH__QCH_EN,
    CMU_CSIS_LLCAID_D0_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LLCAID_D0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LLCAID_D1_CSIS_QCH__QCH_EN,
    CMU_CSIS_LLCAID_D1_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LLCAID_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LLCAID_D2_CSIS_QCH__QCH_EN,
    CMU_CSIS_LLCAID_D2_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LLCAID_D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SIU_G_PPMU_CSIS_QCH__QCH_EN,
    CMU_CSIS_SIU_G_PPMU_CSIS_QCH__CLK_REQ,
    CMU_CSIS_SIU_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SLH_AST_SI_G_PPMU_CSIS_QCH__QCH_EN,
    CMU_CSIS_SLH_AST_SI_G_PPMU_CSIS_QCH__CLK_REQ,
    CMU_CSIS_SLH_AST_SI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SYSMMU_S0_CSIS_QCH_S0__QCH_EN,
    CMU_CSIS_SYSMMU_S0_CSIS_QCH_S0__CLK_REQ,
    CMU_CSIS_SYSMMU_S0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SYSMMU_S0_PMMU0_CSIS_QCH_S0__QCH_EN,
    CMU_CSIS_SYSMMU_S0_PMMU0_CSIS_QCH_S0__CLK_REQ,
    CMU_CSIS_SYSMMU_S0_PMMU0_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SYSMMU_S0_PMMU1_CSIS_QCH_S0__QCH_EN,
    CMU_CSIS_SYSMMU_S0_PMMU1_CSIS_QCH_S0__CLK_REQ,
    CMU_CSIS_SYSMMU_S0_PMMU1_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SYSMMU_S0_PMMU2_CSIS_QCH_S0__QCH_EN,
    CMU_CSIS_SYSMMU_S0_PMMU2_CSIS_QCH_S0__CLK_REQ,
    CMU_CSIS_SYSMMU_S0_PMMU2_CSIS_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_CSIS_VGEN_D0_CSIS_QCH__QCH_EN,
    CMU_CSIS_VGEN_D0_CSIS_QCH__CLK_REQ,
    CMU_CSIS_VGEN_D0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_VGEN_D1_CSIS_QCH__QCH_EN,
    CMU_CSIS_VGEN_D1_CSIS_QCH__CLK_REQ,
    CMU_CSIS_VGEN_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_VGEN_D2_CSIS_QCH__QCH_EN,
    CMU_CSIS_VGEN_D2_CSIS_QCH__CLK_REQ,
    CMU_CSIS_VGEN_D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_VGEN_D3_CSIS_QCH__QCH_EN,
    CMU_CSIS_VGEN_D3_CSIS_QCH__CLK_REQ,
    CMU_CSIS_VGEN_D3_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_VGEN_D4_CSIS_QCH__QCH_EN,
    CMU_CSIS_VGEN_D4_CSIS_QCH__CLK_REQ,
    CMU_CSIS_VGEN_D4_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_VGEN_D5_CSIS_QCH__QCH_EN,
    CMU_CSIS_VGEN_D5_CSIS_QCH__CLK_REQ,
    CMU_CSIS_VGEN_D5_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_VGEN_D6_CSIS_QCH__QCH_EN,
    CMU_CSIS_VGEN_D6_CSIS_QCH__CLK_REQ,
    CMU_CSIS_VGEN_D6_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_VGEN_D7_CSIS_QCH__QCH_EN,
    CMU_CSIS_VGEN_D7_CSIS_QCH__CLK_REQ,
    CMU_CSIS_VGEN_D7_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_VGEN_LITE_D1_CSIS_QCH__QCH_EN,
    CMU_CSIS_VGEN_LITE_D1_CSIS_QCH__CLK_REQ,
    CMU_CSIS_VGEN_LITE_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_CMU_CSIS_QCH__QCH_EN,
    CMU_CSIS_CMU_CSIS_QCH__CLK_REQ,
    CMU_CSIS_CMU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_D_TZPC_CSIS_QCH__QCH_EN,
    CMU_CSIS_D_TZPC_CSIS_QCH__CLK_REQ,
    CMU_CSIS_D_TZPC_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AXI_SI_IP_P0OIS_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AXI_SI_IP_P0OIS_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AXI_SI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AXI_SI_IP_P0P1_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AXI_SI_IP_P0P1_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AXI_SI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_INT_COMB_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_INT_COMB_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_INT_COMB_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_PPMU_D0_CSIS_QCH__QCH_EN,
    CMU_CSIS_PPMU_D0_CSIS_QCH__CLK_REQ,
    CMU_CSIS_PPMU_D0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_PPMU_D1_CSIS_QCH__QCH_EN,
    CMU_CSIS_PPMU_D1_CSIS_QCH__CLK_REQ,
    CMU_CSIS_PPMU_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_PPMU_D2_CSIS_QCH__QCH_EN,
    CMU_CSIS_PPMU_D2_CSIS_QCH__CLK_REQ,
    CMU_CSIS_PPMU_D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QE_CSIS_WDMA0_QCH__QCH_EN,
    CMU_CSIS_QE_CSIS_WDMA0_QCH__CLK_REQ,
    CMU_CSIS_QE_CSIS_WDMA0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QE_CSIS_WDMA1_QCH__QCH_EN,
    CMU_CSIS_QE_CSIS_WDMA1_QCH__CLK_REQ,
    CMU_CSIS_QE_CSIS_WDMA1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QE_CSIS_WDMA2_QCH__QCH_EN,
    CMU_CSIS_QE_CSIS_WDMA2_QCH__CLK_REQ,
    CMU_CSIS_QE_CSIS_WDMA2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QE_CSIS_WDMA3_QCH__QCH_EN,
    CMU_CSIS_QE_CSIS_WDMA3_QCH__CLK_REQ,
    CMU_CSIS_QE_CSIS_WDMA3_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QE_CSIS_WDMA4_QCH__QCH_EN,
    CMU_CSIS_QE_CSIS_WDMA4_QCH__CLK_REQ,
    CMU_CSIS_QE_CSIS_WDMA4_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QE_PDP_D0_QCH__QCH_EN,
    CMU_CSIS_QE_PDP_D0_QCH__CLK_REQ,
    CMU_CSIS_QE_PDP_D0_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QE_PDP_D1_QCH__QCH_EN,
    CMU_CSIS_QE_PDP_D1_QCH__CLK_REQ,
    CMU_CSIS_QE_PDP_D1_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_QE_PDP_D2_QCH__QCH_EN,
    CMU_CSIS_QE_PDP_D2_QCH__CLK_REQ,
    CMU_CSIS_QE_PDP_D2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_S2PC_CSIS_QCH__QCH_EN,
    CMU_CSIS_S2PC_CSIS_QCH__CLK_REQ,
    CMU_CSIS_S2PC_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SLH_AXI_MI_P_CSIS_QCH__QCH_EN,
    CMU_CSIS_SLH_AXI_MI_P_CSIS_QCH__CLK_REQ,
    CMU_CSIS_SLH_AXI_MI_P_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SPC_CSIS_QCH__QCH_EN,
    CMU_CSIS_SPC_CSIS_QCH__CLK_REQ,
    CMU_CSIS_SPC_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SYSREG_CSIS_QCH__QCH_EN,
    CMU_CSIS_SYSREG_CSIS_QCH__CLK_REQ,
    CMU_CSIS_SYSREG_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AXI_MI_IP_P0OIS_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AXI_MI_IP_P0OIS_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AXI_MI_IP_P0OIS_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_OIS_MCU_TOP_QCH__QCH_EN,
    CMU_CSIS_OIS_MCU_TOP_QCH__CLK_REQ,
    CMU_CSIS_OIS_MCU_TOP_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__QCH_EN,
    CMU_CSIS_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__CLK_REQ,
    CMU_CSIS_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_SLH_AXI_SI_LP_CSIS_PERIC2_QCH__QCH_EN,
    CMU_CSIS_SLH_AXI_SI_LP_CSIS_PERIC2_QCH__CLK_REQ,
    CMU_CSIS_SLH_AXI_SI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_MI_OTF0_RGBP_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AST_MI_OTF0_RGBP_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_MI_OTF0_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_MI_OTF1_RGBP_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AST_MI_OTF1_RGBP_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_MI_OTF1_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_MI_OTF2_RGBP_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AST_MI_OTF2_RGBP_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_MI_OTF2_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_MI_OTF3_RGBP_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AST_MI_OTF3_RGBP_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_MI_OTF3_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_SI_OTF0_CSIS_MLSC_QCH__QCH_EN,
    CMU_CSIS_LH_AST_SI_OTF0_CSIS_MLSC_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_SI_OTF0_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_SI_OTF1_CSIS_MLSC_QCH__QCH_EN,
    CMU_CSIS_LH_AST_SI_OTF1_CSIS_MLSC_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_SI_OTF1_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_SI_OTF2_CSIS_MLSC_QCH__QCH_EN,
    CMU_CSIS_LH_AST_SI_OTF2_CSIS_MLSC_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_SI_OTF2_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AST_SI_OTF3_CSIS_MLSC_QCH__QCH_EN,
    CMU_CSIS_LH_AST_SI_OTF3_CSIS_MLSC_QCH__CLK_REQ,
    CMU_CSIS_LH_AST_SI_OTF3_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_LH_AXI_SI_ID_D21D2_CSIS_QCH__QCH_EN,
    CMU_CSIS_LH_AXI_SI_ID_D21D2_CSIS_QCH__CLK_REQ,
    CMU_CSIS_LH_AXI_SI_ID_D21D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_CSIS_YUVSC_QCH__QCH_EN,
    CMU_CSIS_YUVSC_QCH__CLK_REQ,
    CMU_CSIS_YUVSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER__MUX_SEL,
    CMU_AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER__MUX_BUSY,
    CMU_AOCCSIS_MUX_CLKALIVE_AOCCSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_DCPHY_USER__MUX_SEL,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_DCPHY_USER__MUX_BUSY,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_DCPHY_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_NOC_USER__MUX_SEL,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_NOC_USER__MUX_BUSY,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__MUX_SEL,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__MUX_BUSY,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_YUVSC_USER__MUX_SEL,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_YUVSC_USER__MUX_BUSY,
    CMU_AOCCSIS_MUX_CLKCMU_AOCCSIS_YUVSC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_CLK_AOCCSIS_CLKOUT0__BUSY,
    CMU_AOCCSIS_MUX_CLK_AOCCSIS_DCPHY__SELECT,
    CMU_AOCCSIS_MUX_CLK_AOCCSIS_DCPHY__BUSY,
    CMU_AOCCSIS_MUX_CLK_AOCCSIS_DCPHY__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_MUX_CLK_AOCCSIS_NOC__SELECT,
    CMU_AOCCSIS_MUX_CLK_AOCCSIS_NOC__BUSY,
    CMU_AOCCSIS_MUX_CLK_AOCCSIS_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_MUX_CLK_AOCCSIS_YUVSC__SELECT,
    CMU_AOCCSIS_MUX_CLK_AOCCSIS_YUVSC__BUSY,
    CMU_AOCCSIS_MUX_CLK_AOCCSIS_YUVSC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_DIV_CLKAOCCISIS_DCPHY__DIVRATIO,
    CMU_AOCCSIS_DIV_CLKAOCCISIS_DCPHY__BUSY,
    CMU_AOCCSIS_DIV_CLK_AOCCSIS_NOCP__DIVRATIO,
    CMU_AOCCSIS_DIV_CLK_AOCCSIS_NOCP__BUSY,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCD__CGVAL,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCD__MANUAL,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCP__CGVAL,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCP__MANUAL,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_NOCP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_OIS_MCU__CGVAL,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_OIS_MCU__MANUAL,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_OIS_MCU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_YUVSC__CGVAL,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_YUVSC__MANUAL,
    CMU_AOCCSIS_GATE_CLKAOCCSIS_CSIS_YUVSC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_AD_APB_MIPI_PHY_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_DCPHY_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS5__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_ACLK_CSIS6__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_I_FD_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SLH_AST_SI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_CMU_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_D_TZPC_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_LH_AXI_MI_IP_P0P1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_LH_INT_COMB_CSIS_ALIVE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS5__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_MIPI_PHY_LINK_WRAP_IPCLKPORT_CSIS_LINK_PCLK_CSIS6__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_RSTNSYNC_SR_CLK_AOCCSIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SLH_AXI_MI_LP_UFD_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SPC_AOCCSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SPC_AOCCSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SPC_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_SYSREG_AOCCSIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__CGVAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__MANUAL,
    CMU_AOCCSIS_BLK_AOCCSIS_UID_XIU_P1_CSIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_UFD__QCH_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_UFD__CLK_REQ,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_UFD__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_SLH_AST_SI_OTF_CSIS_UFD_QCH__QCH_EN,
    CMU_AOCCSIS_SLH_AST_SI_OTF_CSIS_UFD_QCH__CLK_REQ,
    CMU_AOCCSIS_SLH_AST_SI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_CMU_AOCCSIS_QCH__QCH_EN,
    CMU_AOCCSIS_CMU_AOCCSIS_QCH__CLK_REQ,
    CMU_AOCCSIS_CMU_AOCCSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_D_TZPC_AOCCSIS_QCH__QCH_EN,
    CMU_AOCCSIS_D_TZPC_AOCCSIS_QCH__CLK_REQ,
    CMU_AOCCSIS_D_TZPC_AOCCSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_LH_AXI_MI_IP_P0P1_CSIS_QCH__QCH_EN,
    CMU_AOCCSIS_LH_AXI_MI_IP_P0P1_CSIS_QCH__CLK_REQ,
    CMU_AOCCSIS_LH_AXI_MI_IP_P0P1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_LH_INT_COMB_CSIS_ALIVE_QCH__QCH_EN,
    CMU_AOCCSIS_LH_INT_COMB_CSIS_ALIVE_QCH__CLK_REQ,
    CMU_AOCCSIS_LH_INT_COMB_CSIS_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS0__QCH_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS0__CLK_REQ,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS0__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS1__QCH_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS1__CLK_REQ,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS1__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS2__QCH_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS2__CLK_REQ,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS2__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS3__QCH_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS3__CLK_REQ,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS3__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS4__QCH_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS4__CLK_REQ,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS4__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS5__QCH_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS5__CLK_REQ,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS5__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS6__QCH_EN,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS6__CLK_REQ,
    CMU_AOCCSIS_MIPI_PHY_LINK_WRAP_QCH_CSIS6__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_SLH_AXI_MI_LP_UFD_CSIS_QCH__QCH_EN,
    CMU_AOCCSIS_SLH_AXI_MI_LP_UFD_CSIS_QCH__CLK_REQ,
    CMU_AOCCSIS_SLH_AXI_MI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_SPC_AOCCSIS_QCH__QCH_EN,
    CMU_AOCCSIS_SPC_AOCCSIS_QCH__CLK_REQ,
    CMU_AOCCSIS_SPC_AOCCSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_AOCCSIS_SYSREG_AOCCSIS_QCH__QCH_EN,
    CMU_AOCCSIS_SYSREG_AOCCSIS_QCH__CLK_REQ,
    CMU_AOCCSIS_SYSREG_AOCCSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_MUX_CLKCMU_DLFE_NOC_USER__MUX_SEL,
    CMU_DLFE_MUX_CLKCMU_DLFE_NOC_USER__MUX_BUSY,
    CMU_DLFE_MUX_CLKCMU_DLFE_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_CMU_DLFE_CLKOUT0__BUSY,
    CMU_DLFE_DIV_CLK_DLFE_NOCP__DIVRATIO,
    CMU_DLFE_DIV_CLK_DLFE_NOCP__BUSY,
    CMU_DLFE_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_AD_APB_DLFE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_DLFE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_LH_AST_MI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_LH_AST_MI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_LH_AST_MI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_LH_AST_MI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_LH_AST_MI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_LH_AST_MI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_LH_AST_SI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_LH_AXI_SI_LD_DLFE_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_VGEN_LITE_DLFE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_CMU_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_D_TZPC_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_ECU_DLFE_IPCLKPORT_PCLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_ECU_DLFE_IPCLKPORT_PCLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_ECU_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_LH_INT_COMB_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_CLK_DLFE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_RSTNSYNC_SR_CLK_DLFE_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_S2PC_DLFE_IPCLKPORT_PCLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_S2PC_DLFE_IPCLKPORT_PCLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_S2PC_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_SLH_AXI_MI_P_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_SPC_DLFE_IPCLKPORT_PCLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_SPC_DLFE_IPCLKPORT_PCLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_SPC_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_SYSREG_DLFE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_DLFE_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_DLFE_BLK_DLFE_UID_BLK_DLFE_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DLFE_DLFE_QCH__QCH_EN,
    CMU_DLFE_DLFE_QCH__CLK_REQ,
    CMU_DLFE_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_LH_AST_MI_OTF0_MTNR_DLFE_QCH__QCH_EN,
    CMU_DLFE_LH_AST_MI_OTF0_MTNR_DLFE_QCH__CLK_REQ,
    CMU_DLFE_LH_AST_MI_OTF0_MTNR_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_LH_AST_MI_OTF1_MTNR_DLFE_QCH__QCH_EN,
    CMU_DLFE_LH_AST_MI_OTF1_MTNR_DLFE_QCH__CLK_REQ,
    CMU_DLFE_LH_AST_MI_OTF1_MTNR_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_LH_AST_SI_OTF_DLFE_MTNR_QCH__QCH_EN,
    CMU_DLFE_LH_AST_SI_OTF_DLFE_MTNR_QCH__CLK_REQ,
    CMU_DLFE_LH_AST_SI_OTF_DLFE_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_LH_AXI_SI_LD_DLFE_MTNR_QCH__QCH_EN,
    CMU_DLFE_LH_AXI_SI_LD_DLFE_MTNR_QCH__CLK_REQ,
    CMU_DLFE_LH_AXI_SI_LD_DLFE_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCD_QCH__QCH_EN,
    CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCD_QCH__CLK_REQ,
    CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH__QCH_EN,
    CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH__CLK_REQ,
    CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_VGEN_LITE_DLFE_QCH__QCH_EN,
    CMU_DLFE_VGEN_LITE_DLFE_QCH__CLK_REQ,
    CMU_DLFE_VGEN_LITE_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_CMU_DLFE_QCH__QCH_EN,
    CMU_DLFE_CMU_DLFE_QCH__CLK_REQ,
    CMU_DLFE_CMU_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_D_TZPC_DLFE_QCH__QCH_EN,
    CMU_DLFE_D_TZPC_DLFE_QCH__CLK_REQ,
    CMU_DLFE_D_TZPC_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_ECU_DLFE_QCH__QCH_EN,
    CMU_DLFE_ECU_DLFE_QCH__CLK_REQ,
    CMU_DLFE_ECU_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_LH_INT_COMB_DLFE_QCH__QCH_EN,
    CMU_DLFE_LH_INT_COMB_DLFE_QCH__CLK_REQ,
    CMU_DLFE_LH_INT_COMB_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCP_QCH__QCH_EN,
    CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCP_QCH__CLK_REQ,
    CMU_DLFE_RSTNSYNC_CLK_DLFE_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH__QCH_EN,
    CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH__CLK_REQ,
    CMU_DLFE_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_S2PC_DLFE_QCH__QCH_EN,
    CMU_DLFE_S2PC_DLFE_QCH__CLK_REQ,
    CMU_DLFE_S2PC_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_SLH_AXI_MI_P_DLFE_QCH__QCH_EN,
    CMU_DLFE_SLH_AXI_MI_P_DLFE_QCH__CLK_REQ,
    CMU_DLFE_SLH_AXI_MI_P_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_SPC_DLFE_QCH__QCH_EN,
    CMU_DLFE_SPC_DLFE_QCH__CLK_REQ,
    CMU_DLFE_SPC_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DLFE_SYSREG_DLFE_QCH__QCH_EN,
    CMU_DLFE_SYSREG_DLFE_QCH__CLK_REQ,
    CMU_DLFE_SYSREG_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_MUX_CLKCMU_DNC_NOC_USER__MUX_SEL,
    CMU_DNC_MUX_CLKCMU_DNC_NOC_USER__MUX_BUSY,
    CMU_DNC_MUX_CLKCMU_DNC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_CMU_DNC_CLKOUT0__BUSY,
    CMU_DNC_DIV_CLK_DNC_NOCP__DIVRATIO,
    CMU_DNC_DIV_CLK_DNC_NOCP__BUSY,
    CMU_DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_ATB_SI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_ATB_SI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_ATB_SI_LD_DNC_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_SNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU0_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_SNPU1_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_CMU_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_LH_INT_COMB_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SPC_DNC_IPCLKPORT_PCLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SPC_DNC_IPCLKPORT_PCLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SPC_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_XIU_P_DNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_POWERIP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_DNC_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_DNC_BLK_DNC_UID_BLK_DNC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DNC_IP_DNC_QCH__QCH_EN,
    CMU_DNC_IP_DNC_QCH__CLK_REQ,
    CMU_DNC_IP_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN,
    CMU_DNC_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ,
    CMU_DNC_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN,
    CMU_DNC_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ,
    CMU_DNC_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_ATB_SI_LD_DNC_CPUCL0_QCH__QCH_EN,
    CMU_DNC_LH_ATB_SI_LD_DNC_CPUCL0_QCH__CLK_REQ,
    CMU_DNC_LH_ATB_SI_LD_DNC_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_ID_IPDNC_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_ID_IPDNC_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__QCH_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__QCH_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__QCH_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__QCH_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__QCH_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__QCH_EN,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__QCH_EN,
    CMU_DNC_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN,
    CMU_DNC_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ,
    CMU_DNC_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_CMU_DNC_QCH__QCH_EN,
    CMU_DNC_CMU_DNC_QCH__CLK_REQ,
    CMU_DNC_CMU_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_D_TZPC_DNC_QCH__QCH_EN,
    CMU_DNC_D_TZPC_DNC_QCH__CLK_REQ,
    CMU_DNC_D_TZPC_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_AXI_SI_ID_IPDNC_DNC_QCH__QCH_EN,
    CMU_DNC_LH_AXI_SI_ID_IPDNC_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_AXI_SI_ID_IPDNC_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_LH_INT_COMB_DNC_QCH__QCH_EN,
    CMU_DNC_LH_INT_COMB_DNC_QCH__CLK_REQ,
    CMU_DNC_LH_INT_COMB_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SLH_AXI_MI_P_DNC_QCH__QCH_EN,
    CMU_DNC_SLH_AXI_MI_P_DNC_QCH__CLK_REQ,
    CMU_DNC_SLH_AXI_MI_P_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_DSP_QCH__QCH_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_DSP_QCH__CLK_REQ,
    CMU_DNC_SLH_AXI_SI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU0_QCH__QCH_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU0_QCH__CLK_REQ,
    CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU1_QCH__QCH_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU1_QCH__CLK_REQ,
    CMU_DNC_SLH_AXI_SI_LP_DNC_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_NPUMEM_QCH__QCH_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_NPUMEM_QCH__CLK_REQ,
    CMU_DNC_SLH_AXI_SI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_SDMA_QCH__QCH_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_SDMA_QCH__CLK_REQ,
    CMU_DNC_SLH_AXI_SI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU0_QCH__QCH_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU0_QCH__CLK_REQ,
    CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU1_QCH__QCH_EN,
    CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU1_QCH__CLK_REQ,
    CMU_DNC_SLH_AXI_SI_LP_DNC_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SPC_DNC_QCH__QCH_EN,
    CMU_DNC_SPC_DNC_QCH__CLK_REQ,
    CMU_DNC_SPC_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DNC_SYSREG_DNC_QCH__QCH_EN,
    CMU_DNC_SYSREG_DNC_QCH__CLK_REQ,
    CMU_DNC_SYSREG_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_MUX_CLKCMU_DPUB_NOC_USER__MUX_SEL,
    CMU_DPUB_MUX_CLKCMU_DPUB_NOC_USER__MUX_BUSY,
    CMU_DPUB_MUX_CLKCMU_DPUB_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_CMU_DPUB_CLKOUT0__BUSY,
    CMU_DPUB_DIV_CLK_DPUB_NOCP__DIVRATIO,
    CMU_DPUB_DIV_CLK_DPUB_NOCP__BUSY,
    CMU_DPUB_DIV_CLK_DPUB_OSCCLK_DSIM__DIVRATIO,
    CMU_DPUB_DIV_CLK_DPUB_OSCCLK_DSIM__BUSY,
    CMU_DPUB_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_AD_APB_DECON_MAIN_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_0__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_0__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_1__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_1__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_AIQE_1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_LH_AXI_SI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_LH_AXI_SI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_LH_AXI_SI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_LH_AXI_SI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_LH_AXI_SI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_LH_AXI_SI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_CMU_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_ECU_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_LH_INT_COMB_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_S2PC_DPUB_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_S2PC_DPUB_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_S2PC_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_SPC_DPUB_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_SPC_DPUB_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_SPC_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUB_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUB_BLK_DPUB_UID_BLK_DPUB_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUB_DPUB_QCH_AIQE_0__QCH_EN,
    CMU_DPUB_DPUB_QCH_AIQE_0__CLK_REQ,
    CMU_DPUB_DPUB_QCH_AIQE_0__IGNORE_FORCE_PM_EN,
    CMU_DPUB_DPUB_QCH_AIQE_1__QCH_EN,
    CMU_DPUB_DPUB_QCH_AIQE_1__CLK_REQ,
    CMU_DPUB_DPUB_QCH_AIQE_1__IGNORE_FORCE_PM_EN,
    CMU_DPUB_DPUB_QCH_DECON__QCH_EN,
    CMU_DPUB_DPUB_QCH_DECON__CLK_REQ,
    CMU_DPUB_DPUB_QCH_DECON__IGNORE_FORCE_PM_EN,
    CMU_DPUB_LH_AXI_SI_LD0_DPUB_DPUF0_QCH__QCH_EN,
    CMU_DPUB_LH_AXI_SI_LD0_DPUB_DPUF0_QCH__CLK_REQ,
    CMU_DPUB_LH_AXI_SI_LD0_DPUB_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_LH_AXI_SI_LD1_DPUB_DPUF0_QCH__QCH_EN,
    CMU_DPUB_LH_AXI_SI_LD1_DPUB_DPUF0_QCH__CLK_REQ,
    CMU_DPUB_LH_AXI_SI_LD1_DPUB_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_CMU_DPUB_QCH__QCH_EN,
    CMU_DPUB_CMU_DPUB_QCH__CLK_REQ,
    CMU_DPUB_CMU_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_D_TZPC_DPUB_QCH__QCH_EN,
    CMU_DPUB_D_TZPC_DPUB_QCH__CLK_REQ,
    CMU_DPUB_D_TZPC_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_ECU_DPUB_QCH__QCH_EN,
    CMU_DPUB_ECU_DPUB_QCH__CLK_REQ,
    CMU_DPUB_ECU_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_LH_INT_COMB_DPUB_QCH__QCH_EN,
    CMU_DPUB_LH_INT_COMB_DPUB_QCH__CLK_REQ,
    CMU_DPUB_LH_INT_COMB_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_S2PC_DPUB_QCH__QCH_EN,
    CMU_DPUB_S2PC_DPUB_QCH__CLK_REQ,
    CMU_DPUB_S2PC_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_SLH_AXI_MI_P_DPUB_QCH__QCH_EN,
    CMU_DPUB_SLH_AXI_MI_P_DPUB_QCH__CLK_REQ,
    CMU_DPUB_SLH_AXI_MI_P_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_SPC_DPUB_QCH__QCH_EN,
    CMU_DPUB_SPC_DPUB_QCH__CLK_REQ,
    CMU_DPUB_SPC_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_SYSREG_DPUB_QCH__QCH_EN,
    CMU_DPUB_SYSREG_DPUB_QCH__CLK_REQ,
    CMU_DPUB_SYSREG_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUB_DPUB_QCH_ALV_DSIM0__QCH_EN,
    CMU_DPUB_DPUB_QCH_ALV_DSIM0__CLK_REQ,
    CMU_DPUB_DPUB_QCH_ALV_DSIM0__IGNORE_FORCE_PM_EN,
    CMU_DPUB_DPUB_QCH_ALV_DSIM1__QCH_EN,
    CMU_DPUB_DPUB_QCH_ALV_DSIM1__CLK_REQ,
    CMU_DPUB_DPUB_QCH_ALV_DSIM1__IGNORE_FORCE_PM_EN,
    CMU_DPUB_DPUB_QCH_OSC_DSIM0__QCH_EN,
    CMU_DPUB_DPUB_QCH_OSC_DSIM0__CLK_REQ,
    CMU_DPUB_DPUB_QCH_OSC_DSIM0__IGNORE_FORCE_PM_EN,
    CMU_DPUB_DPUB_QCH_OSC_DSIM1__QCH_EN,
    CMU_DPUB_DPUB_QCH_OSC_DSIM1__CLK_REQ,
    CMU_DPUB_DPUB_QCH_OSC_DSIM1__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_MUX_CLKCMU_DPUF0_NOC_USER__MUX_SEL,
    CMU_DPUF0_MUX_CLKCMU_DPUF0_NOC_USER__MUX_BUSY,
    CMU_DPUF0_MUX_CLKCMU_DPUF0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_CMU_DPUF0_CLKOUT0__BUSY,
    CMU_DPUF0_DIV_CLK_DPUF0_NOCP__DIVRATIO,
    CMU_DPUF0_DIV_CLK_DPUF0_NOCP__BUSY,
    CMU_DPUF0_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU4_DPUF0_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU4_DPUF0_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU4_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU5_DPUF0_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU5_DPUF0_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_AXI_RS_LH_TO_PMMU5_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_DPUF__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_SRAMC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_DPUF0_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUB_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUB_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_MI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D0_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_AXI_SI_D1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_LLCAID_D0_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_LLCAID_D0_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_LLCAID_D0_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_LLCAID_D1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_LLCAID_D1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_LLCAID_D1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SIU_DPUF0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SLH_AST_SI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU4_DPUF_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU4_DPUF_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU4_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU5_DPUF_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU5_DPUF_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSMMU_S0_PMMU5_DPUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_XIU_D0_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_XIU_D1_DPUF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_CMU_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_D_TZPC_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_ECU_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_LH_INT_COMB_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_CLK_DPUF0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_RSTNSYNC_SR_CLK_DPUF0_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_S2PC_DPUF0_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_S2PC_DPUF0_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_S2PC_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SLH_AXI_MI_P_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SLH_AXI_SI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SPC_DPUF0_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SPC_DPUF0_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SPC_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_SYSREG_DPUF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF0_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF0_BLK_DPUF0_UID_BLK_DPUF0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF0_DPUF0_QCH_DPUF__QCH_EN,
    CMU_DPUF0_DPUF0_QCH_DPUF__CLK_REQ,
    CMU_DPUF0_DPUF0_QCH_DPUF__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_DPUF0_QCH_SRAMC__QCH_EN,
    CMU_DPUF0_DPUF0_QCH_SRAMC__CLK_REQ,
    CMU_DPUF0_DPUF0_QCH_SRAMC__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_DPUF0_QCH_VOTF__QCH_EN,
    CMU_DPUF0_DPUF0_QCH_VOTF__CLK_REQ,
    CMU_DPUF0_DPUF0_QCH_VOTF__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_LH_AXI_MI_LD0_DPUB_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_LH_AXI_MI_LD0_DPUB_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_LH_AXI_MI_LD0_DPUB_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_LH_AXI_MI_LD1_DPUB_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_LH_AXI_MI_LD1_DPUB_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_LH_AXI_MI_LD1_DPUB_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_LH_AXI_SI_D0_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_LH_AXI_SI_D0_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_LH_AXI_SI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_LH_AXI_SI_D1_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_LH_AXI_SI_D1_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_LH_AXI_SI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_LLCAID_D0_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_LLCAID_D0_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_LLCAID_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_LLCAID_D1_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_LLCAID_D1_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_LLCAID_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCD_QCH__QCH_EN,
    CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCD_QCH__CLK_REQ,
    CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH__QCH_EN,
    CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH__CLK_REQ,
    CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SIU_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_SIU_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_SIU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SLH_AST_SI_G_PPMU_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_SLH_AST_SI_G_PPMU_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_SLH_AST_SI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SYSMMU_S0_DPUF_QCH_S0__QCH_EN,
    CMU_DPUF0_SYSMMU_S0_DPUF_QCH_S0__CLK_REQ,
    CMU_DPUF0_SYSMMU_S0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU0_DPUF_QCH_S0__QCH_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU0_DPUF_QCH_S0__CLK_REQ,
    CMU_DPUF0_SYSMMU_S0_PMMU0_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU1_DPUF_QCH_S0__QCH_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU1_DPUF_QCH_S0__CLK_REQ,
    CMU_DPUF0_SYSMMU_S0_PMMU1_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU2_DPUF_QCH_S0__QCH_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU2_DPUF_QCH_S0__CLK_REQ,
    CMU_DPUF0_SYSMMU_S0_PMMU2_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU3_DPUF_QCH_S0__QCH_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU3_DPUF_QCH_S0__CLK_REQ,
    CMU_DPUF0_SYSMMU_S0_PMMU3_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU4_DPUF_QCH_S0__QCH_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU4_DPUF_QCH_S0__CLK_REQ,
    CMU_DPUF0_SYSMMU_S0_PMMU4_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU5_DPUF_QCH_S0__QCH_EN,
    CMU_DPUF0_SYSMMU_S0_PMMU5_DPUF_QCH_S0__CLK_REQ,
    CMU_DPUF0_SYSMMU_S0_PMMU5_DPUF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_CMU_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_CMU_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_CMU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_D_TZPC_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_D_TZPC_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_D_TZPC_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_ECU_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_ECU_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_ECU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_LH_INT_COMB_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_LH_INT_COMB_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_LH_INT_COMB_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_PPMU_D0_DPUB_QCH__QCH_EN,
    CMU_DPUF0_PPMU_D0_DPUB_QCH__CLK_REQ,
    CMU_DPUF0_PPMU_D0_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_PPMU_D0_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_PPMU_D0_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_PPMU_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_PPMU_D0_DPUF1_QCH__QCH_EN,
    CMU_DPUF0_PPMU_D0_DPUF1_QCH__CLK_REQ,
    CMU_DPUF0_PPMU_D0_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_PPMU_D1_DPUB_QCH__QCH_EN,
    CMU_DPUF0_PPMU_D1_DPUB_QCH__CLK_REQ,
    CMU_DPUF0_PPMU_D1_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_PPMU_D1_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_PPMU_D1_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_PPMU_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_PPMU_D1_DPUF1_QCH__QCH_EN,
    CMU_DPUF0_PPMU_D1_DPUF1_QCH__CLK_REQ,
    CMU_DPUF0_PPMU_D1_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCP_QCH__QCH_EN,
    CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCP_QCH__CLK_REQ,
    CMU_DPUF0_RSTNSYNC_CLK_DPUF0_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH__QCH_EN,
    CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH__CLK_REQ,
    CMU_DPUF0_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_S2PC_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_S2PC_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_S2PC_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SLH_AXI_MI_P_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_SLH_AXI_MI_P_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_SLH_AXI_MI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__QCH_EN,
    CMU_DPUF0_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__CLK_REQ,
    CMU_DPUF0_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SPC_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_SPC_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_SPC_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF0_SYSREG_DPUF0_QCH__QCH_EN,
    CMU_DPUF0_SYSREG_DPUF0_QCH__CLK_REQ,
    CMU_DPUF0_SYSREG_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_MUX_CLKCMU_DPUF1_NOC_USER__MUX_SEL,
    CMU_DPUF1_MUX_CLKCMU_DPUF1_NOC_USER__MUX_BUSY,
    CMU_DPUF1_MUX_CLKCMU_DPUF1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_CMU_DPUF1_CLKOUT0__BUSY,
    CMU_DPUF1_DIV_CLK_DPUF1_NOCP__DIVRATIO,
    CMU_DPUF1_DIV_CLK_DPUF1_NOCP__BUSY,
    CMU_DPUF1_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_AD_APB_DPUF1_DMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_DPUF__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_SRAMC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_DPUF1_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD0_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_LH_AXI_SI_LD1_DPUF1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_CMU_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_D_TZPC_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_ECU_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_LH_INT_COMB_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_CLK_DPUF1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_RSTNSYNC_SR_CLK_DPUF1_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_S2PC_DPUF1_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_S2PC_DPUF1_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_S2PC_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_SLH_AXI_MI_LP_DPUF0_DPUF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_SPC_DPUF1_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_SPC_DPUF1_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_SPC_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_SYSREG_DPUF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_DPUF1_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_DPUF1_BLK_DPUF1_UID_BLK_DPUF1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DPUF1_DPUF1_QCH_DPUF__QCH_EN,
    CMU_DPUF1_DPUF1_QCH_DPUF__CLK_REQ,
    CMU_DPUF1_DPUF1_QCH_DPUF__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_DPUF1_QCH_SRAMC__QCH_EN,
    CMU_DPUF1_DPUF1_QCH_SRAMC__CLK_REQ,
    CMU_DPUF1_DPUF1_QCH_SRAMC__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_DPUF1_QCH_VOTF__QCH_EN,
    CMU_DPUF1_DPUF1_QCH_VOTF__CLK_REQ,
    CMU_DPUF1_DPUF1_QCH_VOTF__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__QCH_EN,
    CMU_DPUF1_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__CLK_REQ,
    CMU_DPUF1_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__QCH_EN,
    CMU_DPUF1_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__CLK_REQ,
    CMU_DPUF1_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCD_QCH__QCH_EN,
    CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCD_QCH__CLK_REQ,
    CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH__QCH_EN,
    CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH__CLK_REQ,
    CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_CMU_DPUF1_QCH__QCH_EN,
    CMU_DPUF1_CMU_DPUF1_QCH__CLK_REQ,
    CMU_DPUF1_CMU_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_D_TZPC_DPUF1_QCH__QCH_EN,
    CMU_DPUF1_D_TZPC_DPUF1_QCH__CLK_REQ,
    CMU_DPUF1_D_TZPC_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_ECU_DPUF1_QCH__QCH_EN,
    CMU_DPUF1_ECU_DPUF1_QCH__CLK_REQ,
    CMU_DPUF1_ECU_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_LH_INT_COMB_DPUF1_QCH__QCH_EN,
    CMU_DPUF1_LH_INT_COMB_DPUF1_QCH__CLK_REQ,
    CMU_DPUF1_LH_INT_COMB_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCP_QCH__QCH_EN,
    CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCP_QCH__CLK_REQ,
    CMU_DPUF1_RSTNSYNC_CLK_DPUF1_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH__QCH_EN,
    CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH__CLK_REQ,
    CMU_DPUF1_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_S2PC_DPUF1_QCH__QCH_EN,
    CMU_DPUF1_S2PC_DPUF1_QCH__CLK_REQ,
    CMU_DPUF1_S2PC_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__QCH_EN,
    CMU_DPUF1_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__CLK_REQ,
    CMU_DPUF1_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_SPC_DPUF1_QCH__QCH_EN,
    CMU_DPUF1_SPC_DPUF1_QCH__CLK_REQ,
    CMU_DPUF1_SPC_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DPUF1_SYSREG_DPUF1_QCH__QCH_EN,
    CMU_DPUF1_SYSREG_DPUF1_QCH__CLK_REQ,
    CMU_DPUF1_SYSREG_DPUF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_MUX_CLKCMU_DSP_NOC_USER__MUX_SEL,
    CMU_DSP_MUX_CLKCMU_DSP_NOC_USER__MUX_BUSY,
    CMU_DSP_MUX_CLKCMU_DSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_CMU_DSP_CLKOUT0__BUSY,
    CMU_DSP_DIV_CLK_DSP_NOCP__DIVRATIO,
    CMU_DSP_DIV_CLK_DSP_NOCP__BUSY,
    CMU_DSP_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_SPC_DSP_IPCLKPORT_PCLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_SPC_DSP_IPCLKPORT_PCLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_SPC_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_DSP_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_DSP_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DSP_IP_DSP_QCH__QCH_EN,
    CMU_DSP_IP_DSP_QCH__CLK_REQ,
    CMU_DSP_IP_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN,
    CMU_DSP_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ,
    CMU_DSP_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN,
    CMU_DSP_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ,
    CMU_DSP_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN,
    CMU_DSP_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ,
    CMU_DSP_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN,
    CMU_DSP_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ,
    CMU_DSP_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__QCH_EN,
    CMU_DSP_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__CLK_REQ,
    CMU_DSP_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__QCH_EN,
    CMU_DSP_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__CLK_REQ,
    CMU_DSP_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__QCH_EN,
    CMU_DSP_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__CLK_REQ,
    CMU_DSP_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_RSTNSYNC_CLK_DSP_NOCD_QCH__QCH_EN,
    CMU_DSP_RSTNSYNC_CLK_DSP_NOCD_QCH__CLK_REQ,
    CMU_DSP_RSTNSYNC_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCD_QCH__QCH_EN,
    CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCD_QCH__CLK_REQ,
    CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_CMU_DSP_QCH__QCH_EN,
    CMU_DSP_CMU_DSP_QCH__CLK_REQ,
    CMU_DSP_CMU_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_D_TZPC_DSP_QCH__QCH_EN,
    CMU_DSP_D_TZPC_DSP_QCH__CLK_REQ,
    CMU_DSP_D_TZPC_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_ECU_DSP_QCH__QCH_EN,
    CMU_DSP_ECU_DSP_QCH__CLK_REQ,
    CMU_DSP_ECU_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_LH_INT_COMB_DSP_QCH__QCH_EN,
    CMU_DSP_LH_INT_COMB_DSP_QCH__CLK_REQ,
    CMU_DSP_LH_INT_COMB_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_RSTNSYNC_CLK_DSP_NOCP_QCH__QCH_EN,
    CMU_DSP_RSTNSYNC_CLK_DSP_NOCP_QCH__CLK_REQ,
    CMU_DSP_RSTNSYNC_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCP_QCH__QCH_EN,
    CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCP_QCH__CLK_REQ,
    CMU_DSP_RSTNSYNC_SR_CLK_DSP_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_SLH_AXI_MI_LP_DNC_DSP_QCH__QCH_EN,
    CMU_DSP_SLH_AXI_MI_LP_DNC_DSP_QCH__CLK_REQ,
    CMU_DSP_SLH_AXI_MI_LP_DNC_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_SPC_DSP_QCH__QCH_EN,
    CMU_DSP_SPC_DSP_QCH__CLK_REQ,
    CMU_DSP_SPC_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_DSP_SYSREG_DSP_QCH__QCH_EN,
    CMU_DSP_SYSREG_DSP_QCH__CLK_REQ,
    CMU_DSP_SYSREG_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_MUX_CLKCMU_G3D_HTU_USER__MUX_SEL,
    CMU_G3D_MUX_CLKCMU_G3D_HTU_USER__MUX_BUSY,
    CMU_G3D_MUX_CLKCMU_G3D_HTU_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_MUX_CLKCMU_G3D_NOCD_USER__MUX_SEL,
    CMU_G3D_MUX_CLKCMU_G3D_NOCD_USER__MUX_BUSY,
    CMU_G3D_MUX_CLKCMU_G3D_NOCD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_MUX_CLKCMU_G3D_NOCP_USER__MUX_SEL,
    CMU_G3D_MUX_CLKCMU_G3D_NOCP_USER__MUX_BUSY,
    CMU_G3D_MUX_CLKCMU_G3D_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_CMU_G3D_CLKOUT0__BUSY,
    CMU_G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_HTU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_LLCAID_D_SMMU_G3D_IPCLKPORT_PCLKM__CGVAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_LLCAID_D_SMMU_G3D_IPCLKPORT_PCLKM__MANUAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_LLCAID_D_SMMU_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__CGVAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__MANUAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_S2MPU_S0_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__CGVAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__MANUAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D0_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__CGVAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__MANUAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D1_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__CGVAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__MANUAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D2_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__CGVAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__MANUAL,
    CMU_G3D_BLK_G3D_UID_APB_ASYNC_VGEN_D3_G3D_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID0_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID0_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID1_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID1_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID2_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID2_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID2_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID3_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID3_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_MI_ID3_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D2_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_ACEL_SI_D3_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_AST_MI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_AST_MI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_AST_MI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_AST_SI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_AST_SI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_AST_SI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LLCAID_D_SMMU_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LLCAID_D_SMMU_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LLCAID_D_SMMU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_ACLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_ACLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_ACLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_ACLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU1_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU2_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU3_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_SIU_G_PPMU_G3D_IPCLKPORT_I_ACLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_SIU_G_PPMU_G3D_IPCLKPORT_I_ACLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_SIU_G_PPMU_G3D_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_SLH_AST_SI_G_PPMU_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_SLH_AST_SI_G_PPMU_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_SLH_AST_SI_G_PPMU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_ACLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_ACLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_VGEN_D0_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_VGEN_D0_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_VGEN_D0_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_VGEN_D1_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_VGEN_D1_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_VGEN_D1_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_VGEN_D2_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_VGEN_D2_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_VGEN_D2_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_VGEN_D3_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_VGEN_D3_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_VGEN_D3_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__CGVAL,
    CMU_G3D_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__MANUAL,
    CMU_G3D_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__CGVAL,
    CMU_G3D_BLK_G3D_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__MANUAL,
    CMU_G3D_BLK_G3D_UID_BUSIF_DDC_G3D_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_CFM_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_CMU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_ECU_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_HTU_G3D_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_AST_MI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_AST_MI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_AST_MI_ID1_PMMU4_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_AST_SI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_AST_SI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_AST_SI_ID0_PMMU4_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_LH_INT_COMB_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D0_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D1_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D2_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_PPMU_D3_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU4_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU4_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_S2MPU_S0_PMMU4_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_S2PC_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_S2PC_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_S2PC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_SLH_AXI_MI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_SLH_AXI_MI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_SLH_AXI_SI_P_PERIM_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_SLH_AXI_SI_P_PERIM_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_SLH_AXI_SI_P_PERIM_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_SPC_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_SPC_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_SPC_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_TREX_D_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_VGEN_P_G3D_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_VGEN_P_G3D_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_VGEN_P_G3D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_XIU_P_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_G3D_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_G3D_BLK_G3D_UID_OTP_DESERIAL_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3D_HTU_G3D_QCH_CLK__QCH_EN,
    CMU_G3D_HTU_G3D_QCH_CLK__CLK_REQ,
    CMU_G3D_HTU_G3D_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_G3D_RSTNSYNC_CLK_G3D_HTU_QCH__QCH_EN,
    CMU_G3D_RSTNSYNC_CLK_G3D_HTU_QCH__CLK_REQ,
    CMU_G3D_RSTNSYNC_CLK_G3D_HTU_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_HTU_QCH__QCH_EN,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_HTU_QCH__CLK_REQ,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_HTU_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_ACEL_MI_ID0_G3D_QCH__QCH_EN,
    CMU_G3D_LH_ACEL_MI_ID0_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_ACEL_MI_ID0_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_ACEL_MI_ID1_G3D_QCH__QCH_EN,
    CMU_G3D_LH_ACEL_MI_ID1_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_ACEL_MI_ID1_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_ACEL_MI_ID2_G3D_QCH__QCH_EN,
    CMU_G3D_LH_ACEL_MI_ID2_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_ACEL_MI_ID2_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_ACEL_MI_ID3_G3D_QCH__QCH_EN,
    CMU_G3D_LH_ACEL_MI_ID3_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_ACEL_MI_ID3_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_ACEL_SI_D0_G3D_QCH__QCH_EN,
    CMU_G3D_LH_ACEL_SI_D0_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_ACEL_SI_D0_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_ACEL_SI_D1_G3D_QCH__QCH_EN,
    CMU_G3D_LH_ACEL_SI_D1_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_ACEL_SI_D1_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_ACEL_SI_D2_G3D_QCH__QCH_EN,
    CMU_G3D_LH_ACEL_SI_D2_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_ACEL_SI_D2_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_ACEL_SI_D3_G3D_QCH__QCH_EN,
    CMU_G3D_LH_ACEL_SI_D3_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_ACEL_SI_D3_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_AST_MI_ID0_PMMU4_G3D_QCH__QCH_EN,
    CMU_G3D_LH_AST_MI_ID0_PMMU4_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_AST_MI_ID0_PMMU4_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_AST_SI_ID1_PMMU4_G3D_QCH__QCH_EN,
    CMU_G3D_LH_AST_SI_ID1_PMMU4_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_AST_SI_ID1_PMMU4_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LLCAID_D_SMMU_G3D_QCH__QCH_EN,
    CMU_G3D_LLCAID_D_SMMU_G3D_QCH__CLK_REQ,
    CMU_G3D_LLCAID_D_SMMU_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_RSTNSYNC_CLK_G3D_NOCD_QCH__QCH_EN,
    CMU_G3D_RSTNSYNC_CLK_G3D_NOCD_QCH__CLK_REQ,
    CMU_G3D_RSTNSYNC_CLK_G3D_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCD_QCH__QCH_EN,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCD_QCH__CLK_REQ,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_S2MPU_S0_G3D_QCH_S0__QCH_EN,
    CMU_G3D_S2MPU_S0_G3D_QCH_S0__CLK_REQ,
    CMU_G3D_S2MPU_S0_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_G3D_S2MPU_S0_PMMU0_G3D_QCH_S0__QCH_EN,
    CMU_G3D_S2MPU_S0_PMMU0_G3D_QCH_S0__CLK_REQ,
    CMU_G3D_S2MPU_S0_PMMU0_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_G3D_S2MPU_S0_PMMU1_G3D_QCH_S0__QCH_EN,
    CMU_G3D_S2MPU_S0_PMMU1_G3D_QCH_S0__CLK_REQ,
    CMU_G3D_S2MPU_S0_PMMU1_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_G3D_S2MPU_S0_PMMU2_G3D_QCH_S0__QCH_EN,
    CMU_G3D_S2MPU_S0_PMMU2_G3D_QCH_S0__CLK_REQ,
    CMU_G3D_S2MPU_S0_PMMU2_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_G3D_S2MPU_S0_PMMU3_G3D_QCH_S0__QCH_EN,
    CMU_G3D_S2MPU_S0_PMMU3_G3D_QCH_S0__CLK_REQ,
    CMU_G3D_S2MPU_S0_PMMU3_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_G3D_SIU_G_PPMU_G3D_QCH__QCH_EN,
    CMU_G3D_SIU_G_PPMU_G3D_QCH__CLK_REQ,
    CMU_G3D_SIU_G_PPMU_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_SLH_AST_SI_G_PPMU_G3D_QCH__QCH_EN,
    CMU_G3D_SLH_AST_SI_G_PPMU_G3D_QCH__CLK_REQ,
    CMU_G3D_SLH_AST_SI_G_PPMU_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_VGEN_D0_G3D_QCH__QCH_EN,
    CMU_G3D_VGEN_D0_G3D_QCH__CLK_REQ,
    CMU_G3D_VGEN_D0_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_VGEN_D1_G3D_QCH__QCH_EN,
    CMU_G3D_VGEN_D1_G3D_QCH__CLK_REQ,
    CMU_G3D_VGEN_D1_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_VGEN_D2_G3D_QCH__QCH_EN,
    CMU_G3D_VGEN_D2_G3D_QCH__CLK_REQ,
    CMU_G3D_VGEN_D2_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_VGEN_D3_G3D_QCH__QCH_EN,
    CMU_G3D_VGEN_D3_G3D_QCH__CLK_REQ,
    CMU_G3D_VGEN_D3_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_BUSIF_DDC_G3D_QCH__QCH_EN,
    CMU_G3D_BUSIF_DDC_G3D_QCH__CLK_REQ,
    CMU_G3D_BUSIF_DDC_G3D_QCH__IGNORE_FORCE_PM_EN,
	BG3D_PWRCTL_QCH__QCH_EN,
	BG3D_PWRCTL_QCH__CLK_REQ,
	BG3D_PWRCTL_QCH__IGNORE_FORCE_PM_EN,
	BG3D_PWRCTL_QCH__PM_STEP,
    CMU_G3D_CFM_G3D_QCH__QCH_EN,
    CMU_G3D_CFM_G3D_QCH__CLK_REQ,
    CMU_G3D_CFM_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_CMU_G3D_QCH__QCH_EN,
    CMU_G3D_CMU_G3D_QCH__CLK_REQ,
    CMU_G3D_CMU_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_D_TZPC_G3D_QCH__QCH_EN,
    CMU_G3D_D_TZPC_G3D_QCH__CLK_REQ,
    CMU_G3D_D_TZPC_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_ECU_G3D_QCH__QCH_EN,
    CMU_G3D_ECU_G3D_QCH__CLK_REQ,
    CMU_G3D_ECU_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_HTU_G3D_QCH_PCLK__QCH_EN,
    CMU_G3D_HTU_G3D_QCH_PCLK__CLK_REQ,
    CMU_G3D_HTU_G3D_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_AST_MI_ID1_PMMU4_G3D_QCH__QCH_EN,
    CMU_G3D_LH_AST_MI_ID1_PMMU4_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_AST_MI_ID1_PMMU4_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_AST_SI_ID0_PMMU4_G3D_QCH__QCH_EN,
    CMU_G3D_LH_AST_SI_ID0_PMMU4_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_AST_SI_ID0_PMMU4_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_AXI_SI_IP_G3D_QCH__QCH_EN,
    CMU_G3D_LH_AXI_SI_IP_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_AXI_SI_IP_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_LH_INT_COMB_G3D_QCH__QCH_EN,
    CMU_G3D_LH_INT_COMB_G3D_QCH__CLK_REQ,
    CMU_G3D_LH_INT_COMB_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_PPMU_D0_G3D_QCH__QCH_EN,
    CMU_G3D_PPMU_D0_G3D_QCH__CLK_REQ,
    CMU_G3D_PPMU_D0_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_PPMU_D1_G3D_QCH__QCH_EN,
    CMU_G3D_PPMU_D1_G3D_QCH__CLK_REQ,
    CMU_G3D_PPMU_D1_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_PPMU_D2_G3D_QCH__QCH_EN,
    CMU_G3D_PPMU_D2_G3D_QCH__CLK_REQ,
    CMU_G3D_PPMU_D2_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_PPMU_D3_G3D_QCH__QCH_EN,
    CMU_G3D_PPMU_D3_G3D_QCH__CLK_REQ,
    CMU_G3D_PPMU_D3_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_RSTNSYNC_CLK_G3D_NOCP_QCH__QCH_EN,
    CMU_G3D_RSTNSYNC_CLK_G3D_NOCP_QCH__CLK_REQ,
    CMU_G3D_RSTNSYNC_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCP_QCH__QCH_EN,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCP_QCH__CLK_REQ,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_S2MPU_S0_PMMU4_G3D_QCH_S0__QCH_EN,
    CMU_G3D_S2MPU_S0_PMMU4_G3D_QCH_S0__CLK_REQ,
    CMU_G3D_S2MPU_S0_PMMU4_G3D_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_G3D_S2PC_G3D_QCH__QCH_EN,
    CMU_G3D_S2PC_G3D_QCH__CLK_REQ,
    CMU_G3D_S2PC_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_SLH_AXI_MI_P0_G3D_QCH__QCH_EN,
    CMU_G3D_SLH_AXI_MI_P0_G3D_QCH__CLK_REQ,
    CMU_G3D_SLH_AXI_MI_P0_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_SLH_AXI_MI_P1_G3D_QCH__QCH_EN,
    CMU_G3D_SLH_AXI_MI_P1_G3D_QCH__CLK_REQ,
    CMU_G3D_SLH_AXI_MI_P1_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_SLH_AXI_SI_P_PERIM_G3D_QCH__QCH_EN,
    CMU_G3D_SLH_AXI_SI_P_PERIM_G3D_QCH__CLK_REQ,
    CMU_G3D_SLH_AXI_SI_P_PERIM_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_SPC_G3D_QCH__QCH_EN,
    CMU_G3D_SPC_G3D_QCH__CLK_REQ,
    CMU_G3D_SPC_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_SYSREG_G3D_QCH__QCH_EN,
    CMU_G3D_SYSREG_G3D_QCH__CLK_REQ,
    CMU_G3D_SYSREG_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_TREX_D_G3D_QCH__QCH_EN,
    CMU_G3D_TREX_D_G3D_QCH__CLK_REQ,
    CMU_G3D_TREX_D_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_VGEN_P_G3D_QCH__QCH_EN,
    CMU_G3D_VGEN_P_G3D_QCH__CLK_REQ,
    CMU_G3D_VGEN_P_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_RSTNSYNC_CLK_G3D_OSCCLK_QCH__QCH_EN,
    CMU_G3D_RSTNSYNC_CLK_G3D_OSCCLK_QCH__CLK_REQ,
    CMU_G3D_RSTNSYNC_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__QCH_EN,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__CLK_REQ,
    CMU_G3D_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_PLL_G3D__LOCKTIME,
    CMU_G3DCORE_PLL_G3D__ENABLE,
    CMU_G3DCORE_PLL_G3D__MDIV,
    CMU_G3DCORE_PLL_G3D__PDIV,
    CMU_G3DCORE_PLL_G3D__SDIV,
    CMU_G3DCORE_PLL_G3D1__LOCKTIME,
    CMU_G3DCORE_PLL_G3D1__ENABLE,
    CMU_G3DCORE_PLL_G3D1__MDIV,
    CMU_G3DCORE_PLL_G3D1__PDIV,
    CMU_G3DCORE_PLL_G3D1__SDIV,
    CMU_G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_SEL,
    CMU_G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER__MUX_BUSY,
    CMU_G3DCORE_MUX_CLKCMU_G3DCORE_SWITCH_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_CMU_G3DCORE_CLKOUT0__BUSY,
    CMU_G3DCORE_MUX_CLK_G3DCORE_ATB__SELECT,
    CMU_G3DCORE_MUX_CLK_G3DCORE_ATB__BUSY,
    CMU_G3DCORE_MUX_CLK_G3DCORE_ATB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_MUX_CLK_G3DCORE_IDLECLKDOWN__SELECT,
    CMU_G3DCORE_MUX_CLK_G3DCORE_IDLECLKDOWN__BUSY,
    CMU_G3DCORE_MUX_CLK_G3DCORE_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_MUX_CLK_G3DCORE_POWERIP__SELECT,
    CMU_G3DCORE_MUX_CLK_G3DCORE_POWERIP__BUSY,
    CMU_G3DCORE_MUX_CLK_G3DCORE_POWERIP__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_MUX_CLK_G3D_PLL__SELECT,
    CMU_G3DCORE_MUX_CLK_G3D_PLL__BUSY,
    CMU_G3DCORE_MUX_CLK_G3D_PLL__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_DIV_CLK_G3DCORE_ATB__DIVRATIO,
    CMU_G3DCORE_DIV_CLK_G3DCORE_ATB__BUSY,
    CMU_G3DCORE_DIV_CLK_G3DCORE_OSCCLK__DIVRATIO,
    CMU_G3DCORE_DIV_CLK_G3DCORE_OSCCLK__BUSY,
    CMU_G3DCORE_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_ASB_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__CGVAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__MANUAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_CMU_G3DCORE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_G3DCORE_BLK_G3DCORE_UID_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_G3DCORE_ASB_G3D_QCH_LH0__QCH_EN,
    CMU_G3DCORE_ASB_G3D_QCH_LH0__CLK_REQ,
    CMU_G3DCORE_ASB_G3D_QCH_LH0__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_ASB_G3D_QCH_LH1__QCH_EN,
    CMU_G3DCORE_ASB_G3D_QCH_LH1__CLK_REQ,
    CMU_G3DCORE_ASB_G3D_QCH_LH1__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_ASB_G3D_QCH_LH2__QCH_EN,
    CMU_G3DCORE_ASB_G3D_QCH_LH2__CLK_REQ,
    CMU_G3DCORE_ASB_G3D_QCH_LH2__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_ASB_G3D_QCH_LH3__QCH_EN,
    CMU_G3DCORE_ASB_G3D_QCH_LH3__CLK_REQ,
    CMU_G3DCORE_ASB_G3D_QCH_LH3__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_ASB_G3D_QCH_LH_P__QCH_EN,
    CMU_G3DCORE_ASB_G3D_QCH_LH_P__CLK_REQ,
    CMU_G3DCORE_ASB_G3D_QCH_LH_P__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_DDC_G3D_ATB_QCH__QCH_EN,
    CMU_G3DCORE_DDC_G3D_ATB_QCH__CLK_REQ,
    CMU_G3DCORE_DDC_G3D_ATB_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_DDC_QCH_GCPM_G3D__QCH_EN,
    CMU_G3DCORE_DDC_QCH_GCPM_G3D__CLK_REQ,
    CMU_G3DCORE_DDC_QCH_GCPM_G3D__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_LH_ATB_SI_T_DDCG3D_QCH__QCH_EN,
    CMU_G3DCORE_LH_ATB_SI_T_DDCG3D_QCH__CLK_REQ,
    CMU_G3DCORE_LH_ATB_SI_T_DDCG3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_CMU_G3DCORE_QCH__QCH_EN,
    CMU_G3DCORE_CMU_G3DCORE_QCH__CLK_REQ,
    CMU_G3DCORE_CMU_G3DCORE_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_NOCP_QCH__QCH_EN,
    CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_NOCP_QCH__CLK_REQ,
    CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__QCH_EN,
    CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__CLK_REQ,
    CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__QCH_EN,
    CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ,
    CMU_G3DCORE_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__QCH_EN,
    CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__CLK_REQ,
    CMU_G3DCORE_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_MUX_CLKCMU_GNPU_NOC_USER__MUX_SEL,
    CMU_GNPU_MUX_CLKCMU_GNPU_NOC_USER__MUX_BUSY,
    CMU_GNPU_MUX_CLKCMU_GNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_MUX_CLKCMU_GNPU_XMAA_USER__MUX_SEL,
    CMU_GNPU_MUX_CLKCMU_GNPU_XMAA_USER__MUX_BUSY,
    CMU_GNPU_MUX_CLKCMU_GNPU_XMAA_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_CMU_GNPU_CLKOUT0__BUSY,
    CMU_GNPU_MUX_CLK_GNPU_IDLECLKDOWN__SELECT,
    CMU_GNPU_MUX_CLK_GNPU_IDLECLKDOWN__BUSY,
    CMU_GNPU_MUX_CLK_GNPU_IDLECLKDOWN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_DIV_CLK_GNPU_NOC__BUSY,
    CMU_GNPU_DIV_CLK_GNPU_NOCP__DIVRATIO,
    CMU_GNPU_DIV_CLK_GNPU_NOCP__BUSY,
    CMU_GNPU_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_BUSIF_DDC_GNPU_IPCLKPORT_PCLK_S0__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_BUSIF_DDC_GNPU_IPCLKPORT_PCLK_S0__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_BUSIF_DDC_GNPU_IPCLKPORT_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_CMU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_D_TZPC_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_ECU_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_LH_INT_COMB_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_SPC_GNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_SPC_GNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_SPC_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_SYSREG_GNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_HTU_GNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_POWERIP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA0_IPCLKPORT_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA0_IPCLKPORT_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA1_IPCLKPORT_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA1_IPCLKPORT_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_RSTNSYNC_SR_CLK_GNPU_XMAA1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_GNPU_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_GNPU_BLK_GNPU0_UID_BLK_GNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_GNPU_DDC_QCH_GCPM_GNPU__QCH_EN,
    CMU_GNPU_DDC_QCH_GCPM_GNPU__CLK_REQ,
    CMU_GNPU_DDC_QCH_GCPM_GNPU__IGNORE_FORCE_PM_EN,
    CMU_GNPU_IP_NPUCORE_QCH_CORE__QCH_EN,
    CMU_GNPU_IP_NPUCORE_QCH_CORE__CLK_REQ,
    CMU_GNPU_IP_NPUCORE_QCH_CORE__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__QCH_EN,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__CLK_REQ,
    CMU_GNPU_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__QCH_EN,
    CMU_GNPU_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__CLK_REQ,
    CMU_GNPU_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__QCH_EN,
    CMU_GNPU_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__CLK_REQ,
    CMU_GNPU_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__QCH_EN,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__CLK_REQ,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_BUSIF_DDC_GNPU_QCH__QCH_EN,
    CMU_GNPU_BUSIF_DDC_GNPU_QCH__CLK_REQ,
    CMU_GNPU_BUSIF_DDC_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_CMU_GNPU_QCH__QCH_EN,
    CMU_GNPU_CMU_GNPU_QCH__CLK_REQ,
    CMU_GNPU_CMU_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_D_TZPC_GNPU_QCH__QCH_EN,
    CMU_GNPU_D_TZPC_GNPU_QCH__CLK_REQ,
    CMU_GNPU_D_TZPC_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_ECU_GNPU_QCH__QCH_EN,
    CMU_GNPU_ECU_GNPU_QCH__CLK_REQ,
    CMU_GNPU_ECU_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_HTU_GNPU_QCH_PCLK__QCH_EN,
    CMU_GNPU_HTU_GNPU_QCH_PCLK__CLK_REQ,
    CMU_GNPU_HTU_GNPU_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_GNPU_LH_INT_COMB_GNPU_QCH__QCH_EN,
    CMU_GNPU_LH_INT_COMB_GNPU_QCH__CLK_REQ,
    CMU_GNPU_LH_INT_COMB_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_RSTNSYNC_CLK_GNPU_NOCP_QCH__QCH_EN,
    CMU_GNPU_RSTNSYNC_CLK_GNPU_NOCP_QCH__CLK_REQ,
    CMU_GNPU_RSTNSYNC_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__QCH_EN,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__CLK_REQ,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_SLH_AXI_MI_LP_DNC_GNPU_QCH__QCH_EN,
    CMU_GNPU_SLH_AXI_MI_LP_DNC_GNPU_QCH__CLK_REQ,
    CMU_GNPU_SLH_AXI_MI_LP_DNC_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_SPC_GNPU_QCH__QCH_EN,
    CMU_GNPU_SPC_GNPU_QCH__CLK_REQ,
    CMU_GNPU_SPC_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_SYSREG_GNPU_QCH__QCH_EN,
    CMU_GNPU_SYSREG_GNPU_QCH__CLK_REQ,
    CMU_GNPU_SYSREG_GNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_HTU_GNPU_QCH_CLK__QCH_EN,
    CMU_GNPU_HTU_GNPU_QCH_CLK__CLK_REQ,
    CMU_GNPU_HTU_GNPU_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH__QCH_EN,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH__CLK_REQ,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH__IGNORE_FORCE_PM_EN,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH__QCH_EN,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH__CLK_REQ,
    CMU_GNPU_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_MUX_CLKAUD_HSI0_NOC__MUX_SEL,
    CMU_HSI0_MUX_CLKAUD_HSI0_NOC__MUX_BUSY,
    CMU_HSI0_MUX_CLKAUD_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_MUX_CLKCMU_HSI0_DPGTC_USER__MUX_SEL,
    CMU_HSI0_MUX_CLKCMU_HSI0_DPGTC_USER__MUX_BUSY,
    CMU_HSI0_MUX_CLKCMU_HSI0_DPGTC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_MUX_CLKCMU_HSI0_DPOSC_USER__MUX_SEL,
    CMU_HSI0_MUX_CLKCMU_HSI0_DPOSC_USER__MUX_BUSY,
    CMU_HSI0_MUX_CLKCMU_HSI0_DPOSC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_MUX_CLKCMU_HSI0_NOC_USER__MUX_SEL,
    CMU_HSI0_MUX_CLKCMU_HSI0_NOC_USER__MUX_BUSY,
    CMU_HSI0_MUX_CLKCMU_HSI0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_MUX_CLKCMU_HSI0_USB32DRD_USER__MUX_SEL,
    CMU_HSI0_MUX_CLKCMU_HSI0_USB32DRD_USER__MUX_BUSY,
    CMU_HSI0_MUX_CLKCMU_HSI0_USB32DRD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_CMU_HSI0_CLKOUT0__BUSY,
    CMU_HSI0_MUX_CLK_HSI0_NOC__SELECT,
    CMU_HSI0_MUX_CLK_HSI0_NOC__BUSY,
    CMU_HSI0_MUX_CLK_HSI0_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_MUX_CLK_HSI0_RTCCLK__SELECT,
    CMU_HSI0_MUX_CLK_HSI0_RTCCLK__BUSY,
    CMU_HSI0_MUX_CLK_HSI0_RTCCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_MUX_CLK_HSI0_USB32DRD__SELECT,
    CMU_HSI0_MUX_CLK_HSI0_USB32DRD__BUSY,
    CMU_HSI0_MUX_CLK_HSI0_USB32DRD__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_DIV_CLK_HSI0_EUSB__DIVRATIO,
    CMU_HSI0_DIV_CLK_HSI0_EUSB__BUSY,
    CMU_HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_OSC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_AS_APB_EUSBPHY_HSI0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_EUSB_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_APB_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_CMU_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_ECU_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_LH_INT_COMB_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_LLCAID_D_HSI0_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_LLCAID_D_HSI0_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_LLCAID_D_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_S2MPU_HSI0_S0_IPCLKPORT_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_S2MPU_HSI0_S0_IPCLKPORT_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_S2MPU_HSI0_S0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_S2MPU_HSI0_S0_PMMU0_IPCLKPORT_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_S2MPU_HSI0_S0_PMMU0_IPCLKPORT_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_S2MPU_HSI0_S0_PMMU0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_S2PC_HSI0_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_S2PC_HSI0_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_S2PC_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_SLH_ACEL_SI_D_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_SLH_AST_SI_G_PPMU_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_SPC_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_URAM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_EUSB_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_CTRL_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBDPPHY_TCA_APB_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBLINK_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USBSUBCTL_APB_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_SUSPEND_CLK_26__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_USB32DRD_IPCLKPORT_I_USB32DRD_REF_CLK_40__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_BLK_HSI0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI0_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI0_BLK_HSI0_UID_OTP_DESERIAL_DPLINK_HDCP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI0_DP_LINK_QCH_GTC_CLK__QCH_EN,
    CMU_HSI0_DP_LINK_QCH_GTC_CLK__CLK_REQ,
    CMU_HSI0_DP_LINK_QCH_GTC_CLK__IGNORE_FORCE_PM_EN,
    CMU_HSI0_DP_LINK_QCH_OSC_CLK__QCH_EN,
    CMU_HSI0_DP_LINK_QCH_OSC_CLK__CLK_REQ,
    CMU_HSI0_DP_LINK_QCH_OSC_CLK__IGNORE_FORCE_PM_EN,
    CMU_HSI0_DP_LINK_QCH_PCLK__QCH_EN,
    CMU_HSI0_DP_LINK_QCH_PCLK__CLK_REQ,
    CMU_HSI0_DP_LINK_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_HSI0_USB32DRD_QCH_S_EUSBPHY__QCH_EN,
    CMU_HSI0_USB32DRD_QCH_S_EUSBPHY__CLK_REQ,
    CMU_HSI0_USB32DRD_QCH_S_EUSBPHY__IGNORE_FORCE_PM_EN,
    CMU_HSI0_CMU_HSI0_QCH__QCH_EN,
    CMU_HSI0_CMU_HSI0_QCH__CLK_REQ,
    CMU_HSI0_CMU_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_D_TZPC_HSI0_QCH__QCH_EN,
    CMU_HSI0_D_TZPC_HSI0_QCH__CLK_REQ,
    CMU_HSI0_D_TZPC_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_ECU_HSI0_QCH__QCH_EN,
    CMU_HSI0_ECU_HSI0_QCH__CLK_REQ,
    CMU_HSI0_ECU_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_LH_INT_COMB_HSI0_QCH__QCH_EN,
    CMU_HSI0_LH_INT_COMB_HSI0_QCH__CLK_REQ,
    CMU_HSI0_LH_INT_COMB_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_LLCAID_D_HSI0_QCH__QCH_EN,
    CMU_HSI0_LLCAID_D_HSI0_QCH__CLK_REQ,
    CMU_HSI0_LLCAID_D_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_PPMU_HSI0_BUS1_QCH__QCH_EN,
    CMU_HSI0_PPMU_HSI0_BUS1_QCH__CLK_REQ,
    CMU_HSI0_PPMU_HSI0_BUS1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_S2MPU_HSI0_S0_QCH_S0__QCH_EN,
    CMU_HSI0_S2MPU_HSI0_S0_QCH_S0__CLK_REQ,
    CMU_HSI0_S2MPU_HSI0_S0_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_HSI0_S2MPU_HSI0_S0_PMMU0_QCH_S0__QCH_EN,
    CMU_HSI0_S2MPU_HSI0_S0_PMMU0_QCH_S0__CLK_REQ,
    CMU_HSI0_S2MPU_HSI0_S0_PMMU0_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_HSI0_S2PC_HSI0_QCH__QCH_EN,
    CMU_HSI0_S2PC_HSI0_QCH__CLK_REQ,
    CMU_HSI0_S2PC_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_SLH_ACEL_SI_D_HSI0_QCH__QCH_EN,
    CMU_HSI0_SLH_ACEL_SI_D_HSI0_QCH__CLK_REQ,
    CMU_HSI0_SLH_ACEL_SI_D_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_SLH_AST_SI_G_PPMU_HSI0_QCH__QCH_EN,
    CMU_HSI0_SLH_AST_SI_G_PPMU_HSI0_QCH__CLK_REQ,
    CMU_HSI0_SLH_AST_SI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_SLH_AXI_MI_P_HSI0_QCH__QCH_EN,
    CMU_HSI0_SLH_AXI_MI_P_HSI0_QCH__CLK_REQ,
    CMU_HSI0_SLH_AXI_MI_P_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_SPC_HSI0_QCH__QCH_EN,
    CMU_HSI0_SPC_HSI0_QCH__CLK_REQ,
    CMU_HSI0_SPC_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_SYSREG_HSI0_QCH__QCH_EN,
    CMU_HSI0_SYSREG_HSI0_QCH__CLK_REQ,
    CMU_HSI0_SYSREG_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI0_USB32DRD_QCH_S_CTRL__QCH_EN,
    CMU_HSI0_USB32DRD_QCH_S_CTRL__CLK_REQ,
    CMU_HSI0_USB32DRD_QCH_S_CTRL__IGNORE_FORCE_PM_EN,
    CMU_HSI0_USB32DRD_QCH_S_EUSBCTL__QCH_EN,
    CMU_HSI0_USB32DRD_QCH_S_EUSBCTL__CLK_REQ,
    CMU_HSI0_USB32DRD_QCH_S_EUSBCTL__IGNORE_FORCE_PM_EN,
    CMU_HSI0_USB32DRD_QCH_S_LINK__QCH_EN,
    CMU_HSI0_USB32DRD_QCH_S_LINK__CLK_REQ,
    CMU_HSI0_USB32DRD_QCH_S_LINK__IGNORE_FORCE_PM_EN,
    CMU_HSI0_USB32DRD_QCH_S_SUBCTRL__QCH_EN,
    CMU_HSI0_USB32DRD_QCH_S_SUBCTRL__CLK_REQ,
    CMU_HSI0_USB32DRD_QCH_S_SUBCTRL__IGNORE_FORCE_PM_EN,
    CMU_HSI0_USB32DRD_QCH_S_TCA__QCH_EN,
    CMU_HSI0_USB32DRD_QCH_S_TCA__CLK_REQ,
    CMU_HSI0_USB32DRD_QCH_S_TCA__IGNORE_FORCE_PM_EN,
    CMU_HSI0_VGEN_LITE_HSI0_QCH__QCH_EN,
    CMU_HSI0_VGEN_LITE_HSI0_QCH__CLK_REQ,
    CMU_HSI0_VGEN_LITE_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER__MUX_SEL,
    CMU_HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER__MUX_BUSY,
    CMU_HSI1_MUX_CLKCMU_HSI1_NOC_PCIE_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_MUX_CLKCMU_HSI1_NOC_USER__MUX_SEL,
    CMU_HSI1_MUX_CLKCMU_HSI1_NOC_USER__MUX_BUSY,
    CMU_HSI1_MUX_CLKCMU_HSI1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_CMU_HSI1_CLKOUT0__BUSY,
    CMU_HSI1_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_CMU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_ECU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_LH_INT_COMB_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_LLCAID_D_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_LLCAID_D_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_LLCAID_D_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_S2PC_HSI1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_S2PC_HSI1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_S2PC_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_SLH_AST_SI_G_PPMU_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_SPC_HSI1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_SPC_HSI1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_SPC_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_XIU_MMU_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SOC_CTRL_G4X2_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_DBI_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_MSTR_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_SS_G4X2_SLV_ACLK_UG__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_MCU_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_MCU_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_MCU_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PCS_I_IP1_S_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PCS_I_IP1_S_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PCS_I_IP1_S_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PMA_I_IP0_S_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PMA_I_IP0_S_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_PMA_I_IP0_S_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_SRAM_I_IP3_S_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_SRAM_I_IP3_S_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_SRAM_I_IP3_S_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_IP2_S_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_IP2_S_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_GEN4_2L_0_IPCLKPORT_PCIE_PHY_TOP_INST_0_PHY_UDBG_I_IP2_S_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_PCIE_IA__DEBUG_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_PCIE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_XIU_P0_HSI1_PCIE_IPCLKPORT_ACLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_XIU_P0_HSI1_PCIE_IPCLKPORT_ACLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_XIU_P0_HSI1_PCIE_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_BLK_HSI1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_HSI1_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_HSI1_CMU_HSI1_QCH__QCH_EN,
    CMU_HSI1_CMU_HSI1_QCH__CLK_REQ,
    CMU_HSI1_CMU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_D_TZPC_HSI1_QCH__QCH_EN,
    CMU_HSI1_D_TZPC_HSI1_QCH__CLK_REQ,
    CMU_HSI1_D_TZPC_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_ECU_HSI1_QCH__QCH_EN,
    CMU_HSI1_ECU_HSI1_QCH__CLK_REQ,
    CMU_HSI1_ECU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_GPIO_HSI1_QCH__QCH_EN,
    CMU_HSI1_GPIO_HSI1_QCH__CLK_REQ,
    CMU_HSI1_GPIO_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_LH_ACEL_SI_D_HSI1_QCH__QCH_EN,
    CMU_HSI1_LH_ACEL_SI_D_HSI1_QCH__CLK_REQ,
    CMU_HSI1_LH_ACEL_SI_D_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN,
    CMU_HSI1_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ,
    CMU_HSI1_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN,
    CMU_HSI1_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ,
    CMU_HSI1_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_LH_INT_COMB_HSI1_QCH__QCH_EN,
    CMU_HSI1_LH_INT_COMB_HSI1_QCH__CLK_REQ,
    CMU_HSI1_LH_INT_COMB_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_LLCAID_D_HSI1_QCH__QCH_EN,
    CMU_HSI1_LLCAID_D_HSI1_QCH__CLK_REQ,
    CMU_HSI1_LLCAID_D_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PPMU_HSI1_QCH__QCH_EN,
    CMU_HSI1_PPMU_HSI1_QCH__CLK_REQ,
    CMU_HSI1_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_S2PC_HSI1_QCH__QCH_EN,
    CMU_HSI1_S2PC_HSI1_QCH__CLK_REQ,
    CMU_HSI1_S2PC_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_SLH_AST_SI_G_PPMU_HSI1_QCH__QCH_EN,
    CMU_HSI1_SLH_AST_SI_G_PPMU_HSI1_QCH__CLK_REQ,
    CMU_HSI1_SLH_AST_SI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_SLH_AXI_MI_P_HSI1_QCH__QCH_EN,
    CMU_HSI1_SLH_AXI_MI_P_HSI1_QCH__CLK_REQ,
    CMU_HSI1_SLH_AXI_MI_P_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_SPC_HSI1_QCH__QCH_EN,
    CMU_HSI1_SPC_HSI1_QCH__CLK_REQ,
    CMU_HSI1_SPC_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_SYSMMU_S0_HSI1_QCH_S0__QCH_EN,
    CMU_HSI1_SYSMMU_S0_HSI1_QCH_S0__CLK_REQ,
    CMU_HSI1_SYSMMU_S0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_HSI1_SYSMMU_S0_PMMU0_HSI1_QCH_S0__QCH_EN,
    CMU_HSI1_SYSMMU_S0_PMMU0_HSI1_QCH_S0__CLK_REQ,
    CMU_HSI1_SYSMMU_S0_PMMU0_HSI1_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_HSI1_SYSREG_HSI1_QCH__QCH_EN,
    CMU_HSI1_SYSREG_HSI1_QCH__CLK_REQ,
    CMU_HSI1_SYSREG_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__QCH_EN,
    CMU_HSI1_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__CLK_REQ,
    CMU_HSI1_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__QCH_EN,
    CMU_HSI1_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__CLK_REQ,
    CMU_HSI1_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_APB__QCH_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_APB__CLK_REQ,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_APB__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_AXI__QCH_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_AXI__CLK_REQ,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_AXI__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_DBI__QCH_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_DBI__CLK_REQ,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_DBI__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_FPHYCON__QCH_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_FPHYCON__CLK_REQ,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_FPHYCON__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_PCS_APB__QCH_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_PCS_APB__CLK_REQ,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_PCS_APB__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_PMA_IF__QCH_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_PMA_IF__CLK_REQ,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_PMA_IF__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_SRAM_APB__QCH_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_SRAM_APB__CLK_REQ,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_SRAM_APB__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_UDBG_APB__QCH_EN,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_UDBG_APB__CLK_REQ,
    CMU_HSI1_PCIE_GEN4_2L_0_QCH_UDBG_APB__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_IA__DEBUG_0_QCH__QCH_EN,
    CMU_HSI1_PCIE_IA__DEBUG_0_QCH__CLK_REQ,
    CMU_HSI1_PCIE_IA__DEBUG_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_IA__DEBUG_1_QCH__QCH_EN,
    CMU_HSI1_PCIE_IA__DEBUG_1_QCH__CLK_REQ,
    CMU_HSI1_PCIE_IA__DEBUG_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_PCIE_IA__DEBUG_2_QCH__QCH_EN,
    CMU_HSI1_PCIE_IA__DEBUG_2_QCH__CLK_REQ,
    CMU_HSI1_PCIE_IA__DEBUG_2_QCH__IGNORE_FORCE_PM_EN,
    CMU_HSI1_VGEN_LITE_HSI1_QCH__QCH_EN,
    CMU_HSI1_VGEN_LITE_HSI1_QCH__CLK_REQ,
    CMU_HSI1_VGEN_LITE_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_MUX_CLKCMU_ICPU_NOC0_USER__MUX_SEL,
    CMU_ICPU_MUX_CLKCMU_ICPU_NOC0_USER__MUX_BUSY,
    CMU_ICPU_MUX_CLKCMU_ICPU_NOC0_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_MUX_CLKCMU_ICPU_NOC1_USER__MUX_SEL,
    CMU_ICPU_MUX_CLKCMU_ICPU_NOC1_USER__MUX_BUSY,
    CMU_ICPU_MUX_CLKCMU_ICPU_NOC1_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_CMU_ICPU_CLKOUT0__BUSY,
    CMU_ICPU_DIV_CLK_ICPU_NOCD2__DIVRATIO,
    CMU_ICPU_DIV_CLK_ICPU_NOCD2__BUSY,
    CMU_ICPU_DIV_CLK_ICPU_NOCP__DIVRATIO,
    CMU_ICPU_DIV_CLK_ICPU_NOCP__BUSY,
    CMU_ICPU_DIV_CLK_ICPU_PCLKDBG__DIVRATIO,
    CMU_ICPU_DIV_CLK_ICPU_PCLKDBG__BUSY,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_AD_APB_ICPU_CORE_MI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CORE_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_CPU_SI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE0_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE0_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE1_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE1_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CORE1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUP1_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUP1_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUP1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPUPO_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_CPU_DBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_PERI_MI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_MI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_SI_ID_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_AD_APB_ICTRL_IPCLKPORT_PCLKM__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_AD_APB_ICTRL_IPCLKPORT_PCLKM__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_AD_APB_ICTRL_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_ICTRL_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_ICTRL_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_ICTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_LH_ACEL_SI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_MI_ID_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_LLCAID_D_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_LLCAID_D_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_LLCAID_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCD2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCD2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_SLH_AST_SI_G_PPMU_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_SYSMMU_S0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_SYSMMU_S0_PMMU0_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_VGEN_LITE_ICPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_XIU_D_ICPU_IPCLKPORT_ACLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_XIU_D_ICPU_IPCLKPORT_ACLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_XIU_D_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_XIU_MMU_ICPU_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_CMU_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_D_TZPC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_LH_AXI_SI_IP_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_LH_INT_COMB_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_PPMU_D_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_S2PC_ICPU_IPCLKPORT_PCLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_S2PC_ICPU_IPCLKPORT_PCLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_S2PC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_SLH_AXI_MI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_SPC_ICPU_IPCLKPORT_PCLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_SPC_ICPU_IPCLKPORT_PCLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_SPC_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_SYSREG_ICPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_SR_CLK_ICPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_ICPU_IPCLKPORT_DAP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_RSTNSYNC_CLK_ICPU_PCLKDBG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_ICPU_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_ICPU_BLK_ICPU_UID_BLK_ICPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_ICPU_ICPU_QCH_CPU0__QCH_EN,
    CMU_ICPU_ICPU_QCH_CPU0__CLK_REQ,
    CMU_ICPU_ICPU_QCH_CPU0__IGNORE_FORCE_PM_EN,
    CMU_ICPU_ICPU_QCH_CPU1__QCH_EN,
    CMU_ICPU_ICPU_QCH_CPU1__CLK_REQ,
    CMU_ICPU_ICPU_QCH_CPU1__IGNORE_FORCE_PM_EN,
    CMU_ICPU_ICPU_QCH_CPU_SI__QCH_EN,
    CMU_ICPU_ICPU_QCH_CPU_SI__CLK_REQ,
    CMU_ICPU_ICPU_QCH_CPU_SI__IGNORE_FORCE_PM_EN,
    CMU_ICPU_ICPU_QCH_L2__QCH_EN,
    CMU_ICPU_ICPU_QCH_L2__CLK_REQ,
    CMU_ICPU_ICPU_QCH_L2__IGNORE_FORCE_PM_EN,
    CMU_ICPU_ICPU_QCH_NEON0__QCH_EN,
    CMU_ICPU_ICPU_QCH_NEON0__CLK_REQ,
    CMU_ICPU_ICPU_QCH_NEON0__IGNORE_FORCE_PM_EN,
    CMU_ICPU_ICPU_QCH_NEON1__QCH_EN,
    CMU_ICPU_ICPU_QCH_NEON1__CLK_REQ,
    CMU_ICPU_ICPU_QCH_NEON1__IGNORE_FORCE_PM_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE0_QCH__QCH_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE0_QCH__CLK_REQ,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE0_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE1_QCH__QCH_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE1_QCH__CLK_REQ,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CORE1_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUP1_QCH__QCH_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUP1_QCH__CLK_REQ,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUP1_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUPO_QCH__QCH_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUPO_QCH__CLK_REQ,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CPUPO_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__QCH_EN,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__CLK_REQ,
    CMU_ICPU_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_ICPU_QCH_PERI__QCH_EN,
    CMU_ICPU_ICPU_QCH_PERI__CLK_REQ,
    CMU_ICPU_ICPU_QCH_PERI__IGNORE_FORCE_PM_EN,
    CMU_ICPU_ICPU_QCH_PERI_MI__QCH_EN,
    CMU_ICPU_ICPU_QCH_PERI_MI__CLK_REQ,
    CMU_ICPU_ICPU_QCH_PERI_MI__IGNORE_FORCE_PM_EN,
    CMU_ICPU_LH_AXI_MI_IP_ICPU_QCH__QCH_EN,
    CMU_ICPU_LH_AXI_MI_IP_ICPU_QCH__CLK_REQ,
    CMU_ICPU_LH_AXI_MI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_LH_AXI_SI_ID_ICPU_QCH__QCH_EN,
    CMU_ICPU_LH_AXI_SI_ID_ICPU_QCH__CLK_REQ,
    CMU_ICPU_LH_AXI_SI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_ICTRL_QCH__QCH_EN,
    CMU_ICPU_ICTRL_QCH__CLK_REQ,
    CMU_ICPU_ICTRL_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_LH_ACEL_SI_D_ICPU_QCH__QCH_EN,
    CMU_ICPU_LH_ACEL_SI_D_ICPU_QCH__CLK_REQ,
    CMU_ICPU_LH_ACEL_SI_D_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_LH_AXI_MI_ID_ICPU_QCH__QCH_EN,
    CMU_ICPU_LH_AXI_MI_ID_ICPU_QCH__CLK_REQ,
    CMU_ICPU_LH_AXI_MI_ID_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_LLCAID_D_ICPU_QCH__QCH_EN,
    CMU_ICPU_LLCAID_D_ICPU_QCH__CLK_REQ,
    CMU_ICPU_LLCAID_D_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_SLH_AST_SI_G_PPMU_ICPU_QCH__QCH_EN,
    CMU_ICPU_SLH_AST_SI_G_PPMU_ICPU_QCH__CLK_REQ,
    CMU_ICPU_SLH_AST_SI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_SYSMMU_S0_ICPU_QCH_S0__QCH_EN,
    CMU_ICPU_SYSMMU_S0_ICPU_QCH_S0__CLK_REQ,
    CMU_ICPU_SYSMMU_S0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_ICPU_SYSMMU_S0_PMMU0_ICPU_QCH_S0__QCH_EN,
    CMU_ICPU_SYSMMU_S0_PMMU0_ICPU_QCH_S0__CLK_REQ,
    CMU_ICPU_SYSMMU_S0_PMMU0_ICPU_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_ICPU_VGEN_LITE_ICPU_QCH__QCH_EN,
    CMU_ICPU_VGEN_LITE_ICPU_QCH__CLK_REQ,
    CMU_ICPU_VGEN_LITE_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_CMU_ICPU_QCH__QCH_EN,
    CMU_ICPU_CMU_ICPU_QCH__CLK_REQ,
    CMU_ICPU_CMU_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_D_TZPC_ICPU_QCH__QCH_EN,
    CMU_ICPU_D_TZPC_ICPU_QCH__CLK_REQ,
    CMU_ICPU_D_TZPC_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_LH_AXI_SI_IP_ICPU_QCH__QCH_EN,
    CMU_ICPU_LH_AXI_SI_IP_ICPU_QCH__CLK_REQ,
    CMU_ICPU_LH_AXI_SI_IP_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_LH_INT_COMB_ICPU_QCH__QCH_EN,
    CMU_ICPU_LH_INT_COMB_ICPU_QCH__CLK_REQ,
    CMU_ICPU_LH_INT_COMB_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_PPMU_D_ICPU_QCH__QCH_EN,
    CMU_ICPU_PPMU_D_ICPU_QCH__CLK_REQ,
    CMU_ICPU_PPMU_D_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_S2PC_ICPU_QCH__QCH_EN,
    CMU_ICPU_S2PC_ICPU_QCH__CLK_REQ,
    CMU_ICPU_S2PC_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_SLH_AXI_MI_P_ICPU_QCH__QCH_EN,
    CMU_ICPU_SLH_AXI_MI_P_ICPU_QCH__CLK_REQ,
    CMU_ICPU_SLH_AXI_MI_P_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_SPC_ICPU_QCH__QCH_EN,
    CMU_ICPU_SPC_ICPU_QCH__CLK_REQ,
    CMU_ICPU_SPC_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_ICPU_SYSREG_ICPU_QCH__QCH_EN,
    CMU_ICPU_SYSREG_ICPU_QCH__CLK_REQ,
    CMU_ICPU_SYSREG_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_MUX_CLKCMU_DOF_NOC_USER__MUX_SEL,
    CMU_DOF_MUX_CLKCMU_DOF_NOC_USER__MUX_BUSY,
    CMU_DOF_MUX_CLKCMU_DOF_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_CMU_DOF_CLKOUT0__BUSY,
    CMU_DOF_DIV_CLK_DOF_NOCP__DIVRATIO,
    CMU_DOF_DIV_CLK_DOF_NOCP__BUSY,
    CMU_DOF_BLK_DOF_UID_AD_APB_DOF_IPCLKPORT_PCLKM__CGVAL,
    CMU_DOF_BLK_DOF_UID_AD_APB_DOF_IPCLKPORT_PCLKM__MANUAL,
    CMU_DOF_BLK_DOF_UID_AD_APB_DOF_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_DOF_IPCLKPORT_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_DOF_IPCLKPORT_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_DOF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_LH_ACEL_SI_D_DOF_IPCLKPORT_I_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_LH_ACEL_SI_D_DOF_IPCLKPORT_I_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_LH_ACEL_SI_D_DOF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_LLCAID_D_DOF_IPCLKPORT_I_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_LLCAID_D_DOF_IPCLKPORT_I_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_LLCAID_D_DOF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_ACLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_ACLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_SLH_AST_SI_G_PPMU_DOF_IPCLKPORT_I_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_SLH_AST_SI_G_PPMU_DOF_IPCLKPORT_I_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_SLH_AST_SI_G_PPMU_DOF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_SYSMMU_S0_DOF_IPCLKPORT_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_SYSMMU_S0_DOF_IPCLKPORT_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_SYSMMU_S0_DOF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_SYSMMU_S0_PMMU0_DOF_IPCLKPORT_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_SYSMMU_S0_PMMU0_DOF_IPCLKPORT_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_SYSMMU_S0_PMMU0_DOF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_US_AXI_D1_DOF_IPCLKPORT_MAINCLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_US_AXI_D1_DOF_IPCLKPORT_MAINCLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_US_AXI_D1_DOF_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_VGEN_LITE_D_DOF_IPCLKPORT_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_VGEN_LITE_D_DOF_IPCLKPORT_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_VGEN_LITE_D_DOF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_XIU_D_DOF_IPCLKPORT_ACLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_XIU_D_DOF_IPCLKPORT_ACLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_XIU_D_DOF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_XIU_MMU_DOF_IPCLKPORT_ACLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_XIU_MMU_DOF_IPCLKPORT_ACLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_XIU_MMU_DOF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_CMU_DOF_IPCLKPORT_PCLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_CMU_DOF_IPCLKPORT_PCLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_CMU_DOF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_D_TZPC_DOF_IPCLKPORT_PCLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_D_TZPC_DOF_IPCLKPORT_PCLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_D_TZPC_DOF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_LH_INT_COMB_DOF_IPCLKPORT_PCLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_LH_INT_COMB_DOF_IPCLKPORT_PCLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_LH_INT_COMB_DOF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_PCLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_PCLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_PPMU_D_DOF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_CLK_DOF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_RSTNSYNC_SR_CLK_DOF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_S2PC_DOF_IPCLKPORT_PCLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_S2PC_DOF_IPCLKPORT_PCLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_S2PC_DOF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_SLH_AXI_MI_P_DOF_IPCLKPORT_I_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_SLH_AXI_MI_P_DOF_IPCLKPORT_I_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_SLH_AXI_MI_P_DOF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_SPC_DOF_IPCLKPORT_PCLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_SPC_DOF_IPCLKPORT_PCLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_SPC_DOF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_SYSREG_DOF_IPCLKPORT_PCLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_SYSREG_DOF_IPCLKPORT_PCLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_SYSREG_DOF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_BLK_DOF_UID_BLK_DOF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_DOF_BLK_DOF_UID_BLK_DOF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_DOF_BLK_DOF_UID_BLK_DOF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_DOF_DOF_QCH_0__QCH_EN,
    CMU_DOF_DOF_QCH_0__CLK_REQ,
    CMU_DOF_DOF_QCH_0__IGNORE_FORCE_PM_EN,
    CMU_DOF_LH_ACEL_SI_D_DOF_QCH__QCH_EN,
    CMU_DOF_LH_ACEL_SI_D_DOF_QCH__CLK_REQ,
    CMU_DOF_LH_ACEL_SI_D_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_LLCAID_D_DOF_QCH__QCH_EN,
    CMU_DOF_LLCAID_D_DOF_QCH__CLK_REQ,
    CMU_DOF_LLCAID_D_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_SLH_AST_SI_G_PPMU_DOF_QCH__QCH_EN,
    CMU_DOF_SLH_AST_SI_G_PPMU_DOF_QCH__CLK_REQ,
    CMU_DOF_SLH_AST_SI_G_PPMU_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_SYSMMU_S0_DOF_QCH_S0__QCH_EN,
    CMU_DOF_SYSMMU_S0_DOF_QCH_S0__CLK_REQ,
    CMU_DOF_SYSMMU_S0_DOF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DOF_SYSMMU_S0_PMMU0_DOF_QCH_S0__QCH_EN,
    CMU_DOF_SYSMMU_S0_PMMU0_DOF_QCH_S0__CLK_REQ,
    CMU_DOF_SYSMMU_S0_PMMU0_DOF_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_DOF_VGEN_LITE_D_DOF_QCH__QCH_EN,
    CMU_DOF_VGEN_LITE_D_DOF_QCH__CLK_REQ,
    CMU_DOF_VGEN_LITE_D_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_CMU_DOF_QCH__QCH_EN,
    CMU_DOF_CMU_DOF_QCH__CLK_REQ,
    CMU_DOF_CMU_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_D_TZPC_DOF_QCH__QCH_EN,
    CMU_DOF_D_TZPC_DOF_QCH__CLK_REQ,
    CMU_DOF_D_TZPC_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_LH_INT_COMB_DOF_QCH__QCH_EN,
    CMU_DOF_LH_INT_COMB_DOF_QCH__CLK_REQ,
    CMU_DOF_LH_INT_COMB_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_PPMU_D_DOF_QCH__QCH_EN,
    CMU_DOF_PPMU_D_DOF_QCH__CLK_REQ,
    CMU_DOF_PPMU_D_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_S2PC_DOF_QCH__QCH_EN,
    CMU_DOF_S2PC_DOF_QCH__CLK_REQ,
    CMU_DOF_S2PC_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_SLH_AXI_MI_P_DOF_QCH__QCH_EN,
    CMU_DOF_SLH_AXI_MI_P_DOF_QCH__CLK_REQ,
    CMU_DOF_SLH_AXI_MI_P_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_SPC_DOF_QCH__QCH_EN,
    CMU_DOF_SPC_DOF_QCH__CLK_REQ,
    CMU_DOF_SPC_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_DOF_SYSREG_DOF_QCH__QCH_EN,
    CMU_DOF_SYSREG_DOF_QCH__CLK_REQ,
    CMU_DOF_SYSREG_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_MUX_CLKCMU_LME_NOC_USER__MUX_SEL,
    CMU_LME_MUX_CLKCMU_LME_NOC_USER__MUX_BUSY,
    CMU_LME_MUX_CLKCMU_LME_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_CMU_LME_CLKOUT0__BUSY,
    CMU_LME_DIV_CLK_LME_NOCP__DIVRATIO,
    CMU_LME_DIV_CLK_LME_NOCP__BUSY,
    CMU_LME_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__CGVAL,
    CMU_LME_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__MANUAL,
    CMU_LME_BLK_LME_UID_AD_APB_LME_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__CGVAL,
    CMU_LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__MANUAL,
    CMU_LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_M__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__CGVAL,
    CMU_LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__MANUAL,
    CMU_LME_BLK_LME_UID_GDC_M_IPCLKPORT_C2CLK_S__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_GDC_M_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_GDC_M_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_GDC_M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__CGVAL,
    CMU_LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__MANUAL,
    CMU_LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_M__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__CGVAL,
    CMU_LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__MANUAL,
    CMU_LME_BLK_LME_UID_GDC_O_IPCLKPORT_C2CLK_S__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_GDC_O_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_GDC_O_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_GDC_O_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_LH_ACEL_SI_D0_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_LH_ACEL_SI_D1_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LH_ACEL_SI_D2_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_LH_ACEL_SI_D2_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_LH_ACEL_SI_D2_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_LH_AST_SI_OTF0_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_LH_AST_SI_OTF1_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LLCAID_D0_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_LLCAID_D0_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_LLCAID_D0_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LLCAID_D1_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_LLCAID_D1_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_LLCAID_D1_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LLCAID_D2_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_LLCAID_D2_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_LLCAID_D2_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LME_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_LME_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__CGVAL,
    CMU_LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__MANUAL,
    CMU_LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__CGVAL,
    CMU_LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__MANUAL,
    CMU_LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__CGVAL,
    CMU_LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__MANUAL,
    CMU_LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__CGVAL,
    CMU_LME_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__MANUAL,
    CMU_LME_BLK_LME_UID_SIU_G_PPMU_LME_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_SLH_AST_SI_G_PPMU_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_PMMU0_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_PMMU1_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_SYSMMU_S0_PMMU2_LME_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_VGEN_LITE_LME0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_VGEN_LITE_LME1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_VGEN_LITE_LME2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__CGVAL,
    CMU_LME_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__MANUAL,
    CMU_LME_BLK_LME_UID_XIU_D0_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__CGVAL,
    CMU_LME_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__MANUAL,
    CMU_LME_BLK_LME_UID_XIU_D1_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__CGVAL,
    CMU_LME_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__MANUAL,
    CMU_LME_BLK_LME_UID_XIU_D2_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__CGVAL,
    CMU_LME_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__MANUAL,
    CMU_LME_BLK_LME_UID_XIU_MMU_LME_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__CGVAL,
    CMU_LME_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__MANUAL,
    CMU_LME_BLK_LME_UID_CMU_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__CGVAL,
    CMU_LME_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__MANUAL,
    CMU_LME_BLK_LME_UID_D_TZPC_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK__CGVAL,
    CMU_LME_BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK__MANUAL,
    CMU_LME_BLK_LME_UID_LH_INT_COMB_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__CGVAL,
    CMU_LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__MANUAL,
    CMU_LME_BLK_LME_UID_PPMU_D0_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__CGVAL,
    CMU_LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__MANUAL,
    CMU_LME_BLK_LME_UID_PPMU_D1_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__CGVAL,
    CMU_LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__MANUAL,
    CMU_LME_BLK_LME_UID_PPMU_D2_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_RSTNSYNC_CLK_LME_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_RSTNSYNC_SR_CLK_LME_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_S2PC_LME_IPCLKPORT_PCLK__CGVAL,
    CMU_LME_BLK_LME_UID_S2PC_LME_IPCLKPORT_PCLK__MANUAL,
    CMU_LME_BLK_LME_UID_S2PC_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_SLH_AXI_MI_P_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_SPC_LME_IPCLKPORT_PCLK__CGVAL,
    CMU_LME_BLK_LME_UID_SPC_LME_IPCLKPORT_PCLK__MANUAL,
    CMU_LME_BLK_LME_UID_SPC_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__CGVAL,
    CMU_LME_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__MANUAL,
    CMU_LME_BLK_LME_UID_SYSREG_LME_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_LME_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_LME_BLK_LME_UID_BLK_LME_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_LME_GDC_M_QCH__QCH_EN,
    CMU_LME_GDC_M_QCH__CLK_REQ,
    CMU_LME_GDC_M_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_GDC_M_QCH_C2_M__QCH_EN,
    CMU_LME_GDC_M_QCH_C2_M__CLK_REQ,
    CMU_LME_GDC_M_QCH_C2_M__IGNORE_FORCE_PM_EN,
    CMU_LME_GDC_M_QCH_C2_S__QCH_EN,
    CMU_LME_GDC_M_QCH_C2_S__CLK_REQ,
    CMU_LME_GDC_M_QCH_C2_S__IGNORE_FORCE_PM_EN,
    CMU_LME_GDC_O_QCH__QCH_EN,
    CMU_LME_GDC_O_QCH__CLK_REQ,
    CMU_LME_GDC_O_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_GDC_O_QCH_C2_M__QCH_EN,
    CMU_LME_GDC_O_QCH_C2_M__CLK_REQ,
    CMU_LME_GDC_O_QCH_C2_M__IGNORE_FORCE_PM_EN,
    CMU_LME_GDC_O_QCH_C2_S__QCH_EN,
    CMU_LME_GDC_O_QCH_C2_S__CLK_REQ,
    CMU_LME_GDC_O_QCH_C2_S__IGNORE_FORCE_PM_EN,
    CMU_LME_LH_ACEL_SI_D0_LME_QCH__QCH_EN,
    CMU_LME_LH_ACEL_SI_D0_LME_QCH__CLK_REQ,
    CMU_LME_LH_ACEL_SI_D0_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_LH_ACEL_SI_D1_LME_QCH__QCH_EN,
    CMU_LME_LH_ACEL_SI_D1_LME_QCH__CLK_REQ,
    CMU_LME_LH_ACEL_SI_D1_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_LH_ACEL_SI_D2_LME_QCH__QCH_EN,
    CMU_LME_LH_ACEL_SI_D2_LME_QCH__CLK_REQ,
    CMU_LME_LH_ACEL_SI_D2_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_LH_AST_SI_OTF0_LME_MFC_QCH__QCH_EN,
    CMU_LME_LH_AST_SI_OTF0_LME_MFC_QCH__CLK_REQ,
    CMU_LME_LH_AST_SI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_LH_AST_SI_OTF1_LME_MFC_QCH__QCH_EN,
    CMU_LME_LH_AST_SI_OTF1_LME_MFC_QCH__CLK_REQ,
    CMU_LME_LH_AST_SI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_LLCAID_D0_LME_QCH__QCH_EN,
    CMU_LME_LLCAID_D0_LME_QCH__CLK_REQ,
    CMU_LME_LLCAID_D0_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_LLCAID_D1_LME_QCH__QCH_EN,
    CMU_LME_LLCAID_D1_LME_QCH__CLK_REQ,
    CMU_LME_LLCAID_D1_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_LLCAID_D2_LME_QCH__QCH_EN,
    CMU_LME_LLCAID_D2_LME_QCH__CLK_REQ,
    CMU_LME_LLCAID_D2_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_LME_QCH_0__QCH_EN,
    CMU_LME_LME_QCH_0__CLK_REQ,
    CMU_LME_LME_QCH_0__IGNORE_FORCE_PM_EN,
    CMU_LME_SIU_G_PPMU_LME_QCH__QCH_EN,
    CMU_LME_SIU_G_PPMU_LME_QCH__CLK_REQ,
    CMU_LME_SIU_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_SLH_AST_SI_G_PPMU_LME_QCH__QCH_EN,
    CMU_LME_SLH_AST_SI_G_PPMU_LME_QCH__CLK_REQ,
    CMU_LME_SLH_AST_SI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_SYSMMU_S0_LME_QCH_S0__QCH_EN,
    CMU_LME_SYSMMU_S0_LME_QCH_S0__CLK_REQ,
    CMU_LME_SYSMMU_S0_LME_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_LME_SYSMMU_S0_PMMU0_LME_QCH_S0__QCH_EN,
    CMU_LME_SYSMMU_S0_PMMU0_LME_QCH_S0__CLK_REQ,
    CMU_LME_SYSMMU_S0_PMMU0_LME_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_LME_SYSMMU_S0_PMMU1_LME_QCH_S0__QCH_EN,
    CMU_LME_SYSMMU_S0_PMMU1_LME_QCH_S0__CLK_REQ,
    CMU_LME_SYSMMU_S0_PMMU1_LME_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_LME_SYSMMU_S0_PMMU2_LME_QCH_S0__QCH_EN,
    CMU_LME_SYSMMU_S0_PMMU2_LME_QCH_S0__CLK_REQ,
    CMU_LME_SYSMMU_S0_PMMU2_LME_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_LME_VGEN_LITE_LME0_QCH__QCH_EN,
    CMU_LME_VGEN_LITE_LME0_QCH__CLK_REQ,
    CMU_LME_VGEN_LITE_LME0_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_VGEN_LITE_LME1_QCH__QCH_EN,
    CMU_LME_VGEN_LITE_LME1_QCH__CLK_REQ,
    CMU_LME_VGEN_LITE_LME1_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_VGEN_LITE_LME2_QCH__QCH_EN,
    CMU_LME_VGEN_LITE_LME2_QCH__CLK_REQ,
    CMU_LME_VGEN_LITE_LME2_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_CMU_LME_QCH__QCH_EN,
    CMU_LME_CMU_LME_QCH__CLK_REQ,
    CMU_LME_CMU_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_D_TZPC_LME_QCH__QCH_EN,
    CMU_LME_D_TZPC_LME_QCH__CLK_REQ,
    CMU_LME_D_TZPC_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_LH_INT_COMB_LME_QCH__QCH_EN,
    CMU_LME_LH_INT_COMB_LME_QCH__CLK_REQ,
    CMU_LME_LH_INT_COMB_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_PPMU_D0_LME_QCH__QCH_EN,
    CMU_LME_PPMU_D0_LME_QCH__CLK_REQ,
    CMU_LME_PPMU_D0_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_PPMU_D1_LME_QCH__QCH_EN,
    CMU_LME_PPMU_D1_LME_QCH__CLK_REQ,
    CMU_LME_PPMU_D1_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_PPMU_D2_LME_QCH__QCH_EN,
    CMU_LME_PPMU_D2_LME_QCH__CLK_REQ,
    CMU_LME_PPMU_D2_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_S2PC_LME_QCH__QCH_EN,
    CMU_LME_S2PC_LME_QCH__CLK_REQ,
    CMU_LME_S2PC_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_SLH_AXI_MI_P_LME_QCH__QCH_EN,
    CMU_LME_SLH_AXI_MI_P_LME_QCH__CLK_REQ,
    CMU_LME_SLH_AXI_MI_P_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_SPC_LME_QCH__QCH_EN,
    CMU_LME_SPC_LME_QCH__CLK_REQ,
    CMU_LME_SPC_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_LME_SYSREG_LME_QCH__QCH_EN,
    CMU_LME_SYSREG_LME_QCH__CLK_REQ,
    CMU_LME_SYSREG_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_MUX_CLKCMU_M2M_JPEG_USER__MUX_SEL,
    CMU_M2M_MUX_CLKCMU_M2M_JPEG_USER__MUX_BUSY,
    CMU_M2M_MUX_CLKCMU_M2M_JPEG_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_MUX_CLKCMU_M2M_JSQZ_USER__MUX_SEL,
    CMU_M2M_MUX_CLKCMU_M2M_JSQZ_USER__MUX_BUSY,
    CMU_M2M_MUX_CLKCMU_M2M_JSQZ_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_MUX_CLKCMU_M2M_NOC_USER__MUX_SEL,
    CMU_M2M_MUX_CLKCMU_M2M_NOC_USER__MUX_BUSY,
    CMU_M2M_MUX_CLKCMU_M2M_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_CMU_M2M_CLKOUT0__BUSY,
    CMU_M2M_DIV_CLK_M2M_NOCP__DIVRATIO,
    CMU_M2M_DIV_CLK_M2M_NOCP__BUSY,
    CMU_M2M_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__CGVAL,
    CMU_M2M_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__MANUAL,
    CMU_M2M_BLK_M2M_UID_AS_APB_JPEG0_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_JPEG0_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_JPEG1_IPCLKPORT_I_SMFC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__CGVAL,
    CMU_M2M_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__MANUAL,
    CMU_M2M_BLK_M2M_UID_AS_APB_JSQZ_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_FRC_MC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_JSQZ_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JSQZ_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JSQZ_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_AS_APB_FG_M2M_IPCLKPORT_PCLKM__CGVAL,
    CMU_M2M_BLK_M2M_UID_AS_APB_FG_M2M_IPCLKPORT_PCLKM__MANUAL,
    CMU_M2M_BLK_M2M_UID_AS_APB_FG_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__CGVAL,
    CMU_M2M_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__MANUAL,
    CMU_M2M_BLK_M2M_UID_AS_APB_M2M_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_FG_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_FG_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_FG_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_FRCMC_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_JPEG1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_MI_ID_JSQZ_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_AXI_SI_D1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LLCAID_D0_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LLCAID_D0_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LLCAID_D0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LLCAID_D1_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LLCAID_D1_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LLCAID_D1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__CGVAL,
    CMU_M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__MANUAL,
    CMU_M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_2X1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__CGVAL,
    CMU_M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__MANUAL,
    CMU_M2M_BLK_M2M_UID_M2M_IPCLKPORT_ACLK_VOTF__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_SIU_G_PPMU_M2M_IPCLKPORT_I_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_SIU_G_PPMU_M2M_IPCLKPORT_I_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_SIU_G_PPMU_M2M_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_SLH_AST_SI_G_PPMU_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S1_M2M_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S1_M2M_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S1_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S1_PMMU0_M2M_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S1_PMMU0_M2M_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_SYSMMU_S1_PMMU0_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_VGEN_LITE_M2M_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_XIU_D_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_XIU_MMU1_M2M_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_XIU_MMU1_M2M_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_XIU_MMU1_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_XIU_MMU_M2M_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_CMU_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_LH_INT_COMB_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D1_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_PPMU_D2_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_FRC_MC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_JPEG0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_JPEG1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_JSQZ_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_QE_VOTF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_S2PC_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_S2PC_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_S2PC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_SPC_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_SPC_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_SPC_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_M2M_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_M2M_BLK_M2M_UID_BLK_M2M_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_M2M_JPEG0_QCH__QCH_EN,
    CMU_M2M_JPEG0_QCH__CLK_REQ,
    CMU_M2M_JPEG0_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_JPEG1_QCH__QCH_EN,
    CMU_M2M_JPEG1_QCH__CLK_REQ,
    CMU_M2M_JPEG1_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_AXI_SI_ID_JPEG0_M2M_QCH__QCH_EN,
    CMU_M2M_LH_AXI_SI_ID_JPEG0_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_AXI_SI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_AXI_SI_ID_JPEG1_M2M_QCH__QCH_EN,
    CMU_M2M_LH_AXI_SI_ID_JPEG1_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_AXI_SI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_FRC_MC_QCH__QCH_EN,
    CMU_M2M_FRC_MC_QCH__CLK_REQ,
    CMU_M2M_FRC_MC_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_JSQZ_QCH__QCH_EN,
    CMU_M2M_JSQZ_QCH__CLK_REQ,
    CMU_M2M_JSQZ_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_AXI_SI_ID_FRCMC_M2M_QCH__QCH_EN,
    CMU_M2M_LH_AXI_SI_ID_FRCMC_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_AXI_SI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_AXI_SI_ID_JSQZ_M2M_QCH__QCH_EN,
    CMU_M2M_LH_AXI_SI_ID_JSQZ_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_AXI_SI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_FG_QCH__QCH_EN,
    CMU_M2M_FG_QCH__CLK_REQ,
    CMU_M2M_FG_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_ACEL_SI_D0_M2M_QCH__QCH_EN,
    CMU_M2M_LH_ACEL_SI_D0_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_ACEL_SI_D0_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_AXI_MI_ID_FRCMC_M2M_QCH__QCH_EN,
    CMU_M2M_LH_AXI_MI_ID_FRCMC_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_AXI_MI_ID_FRCMC_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_AXI_MI_ID_JPEG0_M2M_QCH__QCH_EN,
    CMU_M2M_LH_AXI_MI_ID_JPEG0_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_AXI_MI_ID_JPEG0_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_AXI_MI_ID_JPEG1_M2M_QCH__QCH_EN,
    CMU_M2M_LH_AXI_MI_ID_JPEG1_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_AXI_MI_ID_JPEG1_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_AXI_MI_ID_JSQZ_M2M_QCH__QCH_EN,
    CMU_M2M_LH_AXI_MI_ID_JSQZ_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_AXI_MI_ID_JSQZ_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_AXI_SI_D1_M2M_QCH__QCH_EN,
    CMU_M2M_LH_AXI_SI_D1_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_AXI_SI_D1_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LLCAID_D0_M2M_QCH__QCH_EN,
    CMU_M2M_LLCAID_D0_M2M_QCH__CLK_REQ,
    CMU_M2M_LLCAID_D0_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LLCAID_D1_M2M_QCH__QCH_EN,
    CMU_M2M_LLCAID_D1_M2M_QCH__CLK_REQ,
    CMU_M2M_LLCAID_D1_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_M2M_QCH__QCH_EN,
    CMU_M2M_M2M_QCH__CLK_REQ,
    CMU_M2M_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_M2M_QCH_VOTF__QCH_EN,
    CMU_M2M_M2M_QCH_VOTF__CLK_REQ,
    CMU_M2M_M2M_QCH_VOTF__IGNORE_FORCE_PM_EN,
    CMU_M2M_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH__QCH_EN,
    CMU_M2M_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH__CLK_REQ,
    CMU_M2M_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_SIU_G_PPMU_M2M_QCH__QCH_EN,
    CMU_M2M_SIU_G_PPMU_M2M_QCH__CLK_REQ,
    CMU_M2M_SIU_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_SLH_AST_SI_G_PPMU_M2M_QCH__QCH_EN,
    CMU_M2M_SLH_AST_SI_G_PPMU_M2M_QCH__CLK_REQ,
    CMU_M2M_SLH_AST_SI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_SYSMMU_S0_M2M_QCH_S0__QCH_EN,
    CMU_M2M_SYSMMU_S0_M2M_QCH_S0__CLK_REQ,
    CMU_M2M_SYSMMU_S0_M2M_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_M2M_SYSMMU_S0_PMMU0_M2M_QCH_S0__QCH_EN,
    CMU_M2M_SYSMMU_S0_PMMU0_M2M_QCH_S0__CLK_REQ,
    CMU_M2M_SYSMMU_S0_PMMU0_M2M_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_M2M_SYSMMU_S1_M2M_QCH_S0__QCH_EN,
    CMU_M2M_SYSMMU_S1_M2M_QCH_S0__CLK_REQ,
    CMU_M2M_SYSMMU_S1_M2M_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_M2M_SYSMMU_S1_PMMU0_M2M_QCH_S0__QCH_EN,
    CMU_M2M_SYSMMU_S1_PMMU0_M2M_QCH_S0__CLK_REQ,
    CMU_M2M_SYSMMU_S1_PMMU0_M2M_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_M2M_VGEN_LITE_M2M_QCH__QCH_EN,
    CMU_M2M_VGEN_LITE_M2M_QCH__CLK_REQ,
    CMU_M2M_VGEN_LITE_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_CMU_M2M_QCH__QCH_EN,
    CMU_M2M_CMU_M2M_QCH__CLK_REQ,
    CMU_M2M_CMU_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_D_TZPC_M2M_QCH__QCH_EN,
    CMU_M2M_D_TZPC_M2M_QCH__CLK_REQ,
    CMU_M2M_D_TZPC_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_LH_INT_COMB_M2M_QCH__QCH_EN,
    CMU_M2M_LH_INT_COMB_M2M_QCH__CLK_REQ,
    CMU_M2M_LH_INT_COMB_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_PPMU_D0_M2M_QCH__QCH_EN,
    CMU_M2M_PPMU_D0_M2M_QCH__CLK_REQ,
    CMU_M2M_PPMU_D0_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_PPMU_D1_M2M_QCH__QCH_EN,
    CMU_M2M_PPMU_D1_M2M_QCH__CLK_REQ,
    CMU_M2M_PPMU_D1_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_PPMU_D2_M2M_QCH__QCH_EN,
    CMU_M2M_PPMU_D2_M2M_QCH__CLK_REQ,
    CMU_M2M_PPMU_D2_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_QE_FRC_MC_QCH__QCH_EN,
    CMU_M2M_QE_FRC_MC_QCH__CLK_REQ,
    CMU_M2M_QE_FRC_MC_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_QE_JPEG0_QCH__QCH_EN,
    CMU_M2M_QE_JPEG0_QCH__CLK_REQ,
    CMU_M2M_QE_JPEG0_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_QE_JPEG1_QCH__QCH_EN,
    CMU_M2M_QE_JPEG1_QCH__CLK_REQ,
    CMU_M2M_QE_JPEG1_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_QE_JSQZ_QCH__QCH_EN,
    CMU_M2M_QE_JSQZ_QCH__CLK_REQ,
    CMU_M2M_QE_JSQZ_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_QE_M2M_QCH__QCH_EN,
    CMU_M2M_QE_M2M_QCH__CLK_REQ,
    CMU_M2M_QE_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_QE_VOTF_QCH__QCH_EN,
    CMU_M2M_QE_VOTF_QCH__CLK_REQ,
    CMU_M2M_QE_VOTF_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_S2PC_M2M_QCH__QCH_EN,
    CMU_M2M_S2PC_M2M_QCH__CLK_REQ,
    CMU_M2M_S2PC_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_SLH_AXI_MI_P_M2M_QCH__QCH_EN,
    CMU_M2M_SLH_AXI_MI_P_M2M_QCH__CLK_REQ,
    CMU_M2M_SLH_AXI_MI_P_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_SPC_M2M_QCH__QCH_EN,
    CMU_M2M_SPC_M2M_QCH__CLK_REQ,
    CMU_M2M_SPC_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_M2M_SYSREG_M2M_QCH__QCH_EN,
    CMU_M2M_SYSREG_M2M_QCH__CLK_REQ,
    CMU_M2M_SYSREG_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_MUX_CLKCMU_MCSC_NOC_USER__MUX_SEL,
    CMU_MCSC_MUX_CLKCMU_MCSC_NOC_USER__MUX_BUSY,
    CMU_MCSC_MUX_CLKCMU_MCSC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_CMU_MCSC_CLKOUT0__BUSY,
    CMU_MCSC_DIV_CLK_MCSC_NOCP__DIVRATIO,
    CMU_MCSC_DIV_CLK_MCSC_NOCP__BUSY,
    CMU_MCSC_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LH_ACEL_SI_D0_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LH_ACEL_SI_D0_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LH_ACEL_SI_D0_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LH_ACEL_SI_D1_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LH_ACEL_SI_D1_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LH_ACEL_SI_D1_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LH_ACEL_SI_D2_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LH_ACEL_SI_D2_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LH_ACEL_SI_D2_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_MI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_SI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_SI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LH_AST_SI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LLCAID_D0_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LLCAID_D0_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LLCAID_D0_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LLCAID_D1_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LLCAID_D1_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LLCAID_D1_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LLCAID_D2_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LLCAID_D2_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LLCAID_D2_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_C2W_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_MTNR0_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_MTNR0_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_MTNR0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_SIU_G_PPMU_MCSC_IPCLKPORT_I_ACLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_SIU_G_PPMU_MCSC_IPCLKPORT_I_ACLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_SIU_G_PPMU_MCSC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_SLH_AST_SI_G_PPMU_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_SLH_AST_SI_G_PPMU_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_SLH_AST_SI_G_PPMU_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_PMMU0_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_PMMU1_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_PMMU2_MCSC_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_PMMU2_MCSC_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_SYSMMU_S0_PMMU2_MCSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC0_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC0_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC1_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC1_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC2_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC2_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_VGEN_LITE_MCSC2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_XIU_D2_MCSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_XIU_MMU_MCSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_XIU_MMU_MCSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_XIU_MMU_MCSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_CMU_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_ECU_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_ECU_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_ECU_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_LH_INT_COMB_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D0_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D1_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_PPMU_D2_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_RSTNSYNC_SR_CLK_MCSC_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_S2PC_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_S2PC_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_S2PC_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_SLH_AXI_MI_P_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_SPC_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_SPC_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_SPC_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_MCSC_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_MCSC_BLK_MCSC_UID_BLK_MCSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MCSC_LH_ACEL_SI_D0_MCSC_QCH__QCH_EN,
    CMU_MCSC_LH_ACEL_SI_D0_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LH_ACEL_SI_D0_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LH_ACEL_SI_D1_MCSC_QCH__QCH_EN,
    CMU_MCSC_LH_ACEL_SI_D1_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LH_ACEL_SI_D1_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LH_ACEL_SI_D2_MCSC_QCH__QCH_EN,
    CMU_MCSC_LH_ACEL_SI_D2_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LH_ACEL_SI_D2_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LH_AST_MI_OTF_MSNR_MCSC_QCH__QCH_EN,
    CMU_MCSC_LH_AST_MI_OTF_MSNR_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LH_AST_MI_OTF_MSNR_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LH_AST_MI_OTF_MTNR_MCSC_QCH__QCH_EN,
    CMU_MCSC_LH_AST_MI_OTF_MTNR_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LH_AST_MI_OTF_MTNR_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LH_AST_MI_OTF_YUVP_MCSC_QCH__QCH_EN,
    CMU_MCSC_LH_AST_MI_OTF_YUVP_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LH_AST_MI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LH_AST_SI_OTF_MCSC_MSNR_QCH__QCH_EN,
    CMU_MCSC_LH_AST_SI_OTF_MCSC_MSNR_QCH__CLK_REQ,
    CMU_MCSC_LH_AST_SI_OTF_MCSC_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LLCAID_D0_MCSC_QCH__QCH_EN,
    CMU_MCSC_LLCAID_D0_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LLCAID_D0_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LLCAID_D1_MCSC_QCH__QCH_EN,
    CMU_MCSC_LLCAID_D1_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LLCAID_D1_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LLCAID_D2_MCSC_QCH__QCH_EN,
    CMU_MCSC_LLCAID_D2_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LLCAID_D2_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_MCSC_QCH__QCH_EN,
    CMU_MCSC_MCSC_QCH__CLK_REQ,
    CMU_MCSC_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_MCSC_QCH_C2W__QCH_EN,
    CMU_MCSC_MCSC_QCH_C2W__CLK_REQ,
    CMU_MCSC_MCSC_QCH_C2W__IGNORE_FORCE_PM_EN,
    CMU_MCSC_MTNR0_QCH__QCH_EN,
    CMU_MCSC_MTNR0_QCH__CLK_REQ,
    CMU_MCSC_MTNR0_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCD_QCH__QCH_EN,
    CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCD_QCH__CLK_REQ,
    CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH__QCH_EN,
    CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH__CLK_REQ,
    CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_SIU_G_PPMU_MCSC_QCH__QCH_EN,
    CMU_MCSC_SIU_G_PPMU_MCSC_QCH__CLK_REQ,
    CMU_MCSC_SIU_G_PPMU_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_SLH_AST_SI_G_PPMU_MCSC_QCH__QCH_EN,
    CMU_MCSC_SLH_AST_SI_G_PPMU_MCSC_QCH__CLK_REQ,
    CMU_MCSC_SLH_AST_SI_G_PPMU_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_SYSMMU_S0_MCSC_QCH_S0__QCH_EN,
    CMU_MCSC_SYSMMU_S0_MCSC_QCH_S0__CLK_REQ,
    CMU_MCSC_SYSMMU_S0_MCSC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MCSC_SYSMMU_S0_PMMU0_MCSC_QCH_S0__QCH_EN,
    CMU_MCSC_SYSMMU_S0_PMMU0_MCSC_QCH_S0__CLK_REQ,
    CMU_MCSC_SYSMMU_S0_PMMU0_MCSC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MCSC_SYSMMU_S0_PMMU1_MCSC_QCH_S0__QCH_EN,
    CMU_MCSC_SYSMMU_S0_PMMU1_MCSC_QCH_S0__CLK_REQ,
    CMU_MCSC_SYSMMU_S0_PMMU1_MCSC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MCSC_SYSMMU_S0_PMMU2_MCSC_QCH_S0__QCH_EN,
    CMU_MCSC_SYSMMU_S0_PMMU2_MCSC_QCH_S0__CLK_REQ,
    CMU_MCSC_SYSMMU_S0_PMMU2_MCSC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MCSC_VGEN_LITE_MCSC0_QCH__QCH_EN,
    CMU_MCSC_VGEN_LITE_MCSC0_QCH__CLK_REQ,
    CMU_MCSC_VGEN_LITE_MCSC0_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_VGEN_LITE_MCSC1_QCH__QCH_EN,
    CMU_MCSC_VGEN_LITE_MCSC1_QCH__CLK_REQ,
    CMU_MCSC_VGEN_LITE_MCSC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_VGEN_LITE_MCSC2_QCH__QCH_EN,
    CMU_MCSC_VGEN_LITE_MCSC2_QCH__CLK_REQ,
    CMU_MCSC_VGEN_LITE_MCSC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_CMU_MCSC_QCH__QCH_EN,
    CMU_MCSC_CMU_MCSC_QCH__CLK_REQ,
    CMU_MCSC_CMU_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_D_TZPC_MCSC_QCH__QCH_EN,
    CMU_MCSC_D_TZPC_MCSC_QCH__CLK_REQ,
    CMU_MCSC_D_TZPC_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_ECU_MCSC_QCH__QCH_EN,
    CMU_MCSC_ECU_MCSC_QCH__CLK_REQ,
    CMU_MCSC_ECU_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_LH_INT_COMB_MCSC_QCH__QCH_EN,
    CMU_MCSC_LH_INT_COMB_MCSC_QCH__CLK_REQ,
    CMU_MCSC_LH_INT_COMB_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_PPMU_D0_MCSC_QCH__QCH_EN,
    CMU_MCSC_PPMU_D0_MCSC_QCH__CLK_REQ,
    CMU_MCSC_PPMU_D0_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_PPMU_D1_MCSC_QCH__QCH_EN,
    CMU_MCSC_PPMU_D1_MCSC_QCH__CLK_REQ,
    CMU_MCSC_PPMU_D1_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_PPMU_D2_MCSC_QCH__QCH_EN,
    CMU_MCSC_PPMU_D2_MCSC_QCH__CLK_REQ,
    CMU_MCSC_PPMU_D2_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCP_QCH__QCH_EN,
    CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCP_QCH__CLK_REQ,
    CMU_MCSC_RSTNSYNC_CLK_MCSC_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH__QCH_EN,
    CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH__CLK_REQ,
    CMU_MCSC_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_S2PC_MCSC_QCH__QCH_EN,
    CMU_MCSC_S2PC_MCSC_QCH__CLK_REQ,
    CMU_MCSC_S2PC_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_SLH_AXI_MI_P_MCSC_QCH__QCH_EN,
    CMU_MCSC_SLH_AXI_MI_P_MCSC_QCH__CLK_REQ,
    CMU_MCSC_SLH_AXI_MI_P_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_SPC_MCSC_QCH__QCH_EN,
    CMU_MCSC_SPC_MCSC_QCH__CLK_REQ,
    CMU_MCSC_SPC_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MCSC_SYSREG_MCSC_QCH__QCH_EN,
    CMU_MCSC_SYSREG_MCSC_QCH__CLK_REQ,
    CMU_MCSC_SYSREG_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_MUX_CLKCMU_MFC_MFC_USER__MUX_SEL,
    CMU_MFC_MUX_CLKCMU_MFC_MFC_USER__MUX_BUSY,
    CMU_MFC_MUX_CLKCMU_MFC_MFC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_MUX_CLKCMU_MFC_WFD_USER__MUX_SEL,
    CMU_MFC_MUX_CLKCMU_MFC_WFD_USER__MUX_BUSY,
    CMU_MFC_MUX_CLKCMU_MFC_WFD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_CMU_MFC_CLKOUT0__BUSY,
    CMU_MFC_DIV_CLK_MFC_NOCP__DIVRATIO,
    CMU_MFC_DIV_CLK_MFC_NOCP__BUSY,
    CMU_MFC_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__CGVAL,
    CMU_MFC_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__MANUAL,
    CMU_MFC_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF0_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF1_LME_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_MI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AST_SI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LLCAID_D0_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LLCAID_D0_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LLCAID_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LLCAID_D1_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LLCAID_D1_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LLCAID_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_MFC_IPCLKPORT_ACLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_MFC_IPCLKPORT_ACLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_SIU_G_PPMU_MFC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_SLH_AST_SI_G_PPMU_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_SLH_AXI_SI_LP_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_SLH_AXI_SI_LP_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_SLH_AXI_SI_LP_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_XIU_MMU_MFC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__CGVAL,
    CMU_MFC_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__MANUAL,
    CMU_MFC_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_WFD_IPCLKPORT_ACLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_WFD_IPCLKPORT_ACLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_WFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_CMU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_ECU_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_LH_INT_COMB_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_S2PC_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_S2PC_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_S2PC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_SPC_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_SPC_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_SPC_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFC_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFC_BLK_MFC_UID_BLK_MFC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFC_LH_AST_MI_OTF0_LME_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AST_MI_OTF0_LME_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AST_MI_OTF0_LME_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AST_MI_OTF0_MFD_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AST_MI_OTF0_MFD_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AST_MI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AST_MI_OTF1_LME_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AST_MI_OTF1_LME_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AST_MI_OTF1_LME_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AST_MI_OTF1_MFD_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AST_MI_OTF1_MFD_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AST_MI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AST_MI_OTF2_MFD_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AST_MI_OTF2_MFD_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AST_MI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AST_MI_OTF3_MFD_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AST_MI_OTF3_MFD_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AST_MI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AST_SI_OTF0_MFC_MFD_QCH__QCH_EN,
    CMU_MFC_LH_AST_SI_OTF0_MFC_MFD_QCH__CLK_REQ,
    CMU_MFC_LH_AST_SI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AST_SI_OTF1_MFC_MFD_QCH__QCH_EN,
    CMU_MFC_LH_AST_SI_OTF1_MFC_MFD_QCH__CLK_REQ,
    CMU_MFC_LH_AST_SI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AST_SI_OTF2_MFC_MFD_QCH__QCH_EN,
    CMU_MFC_LH_AST_SI_OTF2_MFC_MFD_QCH__CLK_REQ,
    CMU_MFC_LH_AST_SI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AST_SI_OTF3_MFC_MFD_QCH__QCH_EN,
    CMU_MFC_LH_AST_SI_OTF3_MFC_MFD_QCH__CLK_REQ,
    CMU_MFC_LH_AST_SI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_ATB_SI_IT_MFC_QCH__QCH_EN,
    CMU_MFC_LH_ATB_SI_IT_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_ATB_SI_IT_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AXI_MI_ID_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AXI_MI_ID_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AXI_MI_ID_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AXI_SI_D0_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AXI_SI_D0_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AXI_SI_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AXI_SI_D1_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AXI_SI_D1_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AXI_SI_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LLCAID_D0_MFC_QCH__QCH_EN,
    CMU_MFC_LLCAID_D0_MFC_QCH__CLK_REQ,
    CMU_MFC_LLCAID_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LLCAID_D1_MFC_QCH__QCH_EN,
    CMU_MFC_LLCAID_D1_MFC_QCH__CLK_REQ,
    CMU_MFC_LLCAID_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_MFC_QCH__QCH_EN,
    CMU_MFC_MFC_QCH__CLK_REQ,
    CMU_MFC_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_MFC_QCH_VOTF__QCH_EN,
    CMU_MFC_MFC_QCH_VOTF__CLK_REQ,
    CMU_MFC_MFC_QCH_VOTF__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_SIU_G_PPMU_MFC_QCH__QCH_EN,
    CMU_MFC_SIU_G_PPMU_MFC_QCH__CLK_REQ,
    CMU_MFC_SIU_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_SLH_AST_SI_G_PPMU_MFC_QCH__QCH_EN,
    CMU_MFC_SLH_AST_SI_G_PPMU_MFC_QCH__CLK_REQ,
    CMU_MFC_SLH_AST_SI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_SLH_AXI_SI_LP_MFC_MFD_QCH__QCH_EN,
    CMU_MFC_SLH_AXI_SI_LP_MFC_MFD_QCH__CLK_REQ,
    CMU_MFC_SLH_AXI_SI_LP_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_SYSMMU_S0_MFC_QCH_S0__QCH_EN,
    CMU_MFC_SYSMMU_S0_MFC_QCH_S0__CLK_REQ,
    CMU_MFC_SYSMMU_S0_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MFC_SYSMMU_S0_PMMU0_MFC_QCH_S0__QCH_EN,
    CMU_MFC_SYSMMU_S0_PMMU0_MFC_QCH_S0__CLK_REQ,
    CMU_MFC_SYSMMU_S0_PMMU0_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MFC_SYSMMU_S0_PMMU1_MFC_QCH_S0__QCH_EN,
    CMU_MFC_SYSMMU_S0_PMMU1_MFC_QCH_S0__CLK_REQ,
    CMU_MFC_SYSMMU_S0_PMMU1_MFC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MFC_VGEN_LITE_MFC_QCH__QCH_EN,
    CMU_MFC_VGEN_LITE_MFC_QCH__CLK_REQ,
    CMU_MFC_VGEN_LITE_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_ATB_MI_IT_MFC_QCH__QCH_EN,
    CMU_MFC_LH_ATB_MI_IT_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_ATB_MI_IT_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_AXI_SI_ID_MFC_QCH__QCH_EN,
    CMU_MFC_LH_AXI_SI_ID_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_AXI_SI_ID_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_WFD_QCH__QCH_EN,
    CMU_MFC_WFD_QCH__CLK_REQ,
    CMU_MFC_WFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_CMU_MFC_QCH__QCH_EN,
    CMU_MFC_CMU_MFC_QCH__CLK_REQ,
    CMU_MFC_CMU_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_D_TZPC_MFC_QCH__QCH_EN,
    CMU_MFC_D_TZPC_MFC_QCH__CLK_REQ,
    CMU_MFC_D_TZPC_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_ECU_MFC_QCH__QCH_EN,
    CMU_MFC_ECU_MFC_QCH__CLK_REQ,
    CMU_MFC_ECU_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_LH_INT_COMB_MFC_QCH__QCH_EN,
    CMU_MFC_LH_INT_COMB_MFC_QCH__CLK_REQ,
    CMU_MFC_LH_INT_COMB_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_PPMU_D0_MFC_QCH__QCH_EN,
    CMU_MFC_PPMU_D0_MFC_QCH__CLK_REQ,
    CMU_MFC_PPMU_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_PPMU_D1_MFC_QCH__QCH_EN,
    CMU_MFC_PPMU_D1_MFC_QCH__CLK_REQ,
    CMU_MFC_PPMU_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_PPMU_D2_MFC_QCH__QCH_EN,
    CMU_MFC_PPMU_D2_MFC_QCH__CLK_REQ,
    CMU_MFC_PPMU_D2_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCP_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCP_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_CLK_MFC_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCP_QCH__QCH_EN,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCP_QCH__CLK_REQ,
    CMU_MFC_RSTNSYNC_SR_CLK_MFC_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_S2PC_MFC_QCH__QCH_EN,
    CMU_MFC_S2PC_MFC_QCH__CLK_REQ,
    CMU_MFC_S2PC_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_SLH_AXI_MI_P_MFC_QCH__QCH_EN,
    CMU_MFC_SLH_AXI_MI_P_MFC_QCH__CLK_REQ,
    CMU_MFC_SLH_AXI_MI_P_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_SPC_MFC_QCH__QCH_EN,
    CMU_MFC_SPC_MFC_QCH__CLK_REQ,
    CMU_MFC_SPC_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFC_SYSREG_MFC_QCH__QCH_EN,
    CMU_MFC_SYSREG_MFC_QCH__CLK_REQ,
    CMU_MFC_SYSREG_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_MUX_CLKCMU_MFD_MFD_USER__MUX_SEL,
    CMU_MFD_MUX_CLKCMU_MFD_MFD_USER__MUX_BUSY,
    CMU_MFD_MUX_CLKCMU_MFD_MFD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_CMU_MFD_CLKOUT0__BUSY,
    CMU_MFD_DIV_CLK_MFD_NOCP__DIVRATIO,
    CMU_MFD_DIV_CLK_MFD_NOCP__BUSY,
    CMU_MFD_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__CGVAL,
    CMU_MFD_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__MANUAL,
    CMU_MFD_BLK_MFD_UID_AS_APB_MFD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_AS_APB_RISC_MFD_IPCLKPORT_PCLKM__CGVAL,
    CMU_MFD_BLK_MFD_UID_AS_APB_RISC_MFD_IPCLKPORT_PCLKM__MANUAL,
    CMU_MFD_BLK_MFD_UID_AS_APB_RISC_MFD_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF0_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF1_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF2_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_MI_OTF3_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF0_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF1_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF2_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AST_SI_OTF3_MFD_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AXI_SI_D0_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_AXI_SI_D1_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LLCAID_D0_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LLCAID_D0_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LLCAID_D0_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LLCAID_D1_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LLCAID_D1_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LLCAID_D1_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_MFD_IPCLKPORT_ACLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_MFD_IPCLKPORT_ACLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_MFD_IPCLKPORT_C2CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_MFD_IPCLKPORT_C2CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_MFD_IPCLKPORT_C2CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_SIU_G0_PPMU_MFD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_SLH_AST_SI_G_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_SLH_AXI_MI_LP_MFC_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_SLH_AXI_MI_LP_MFC_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_SLH_AXI_MI_LP_MFC_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_SYSMMU_S0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_SYSMMU_S0_PMMU0_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_SYSMMU_S0_PMMU1_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_VGEN_LITE_MFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_XIU_D_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_XIU_MMU0_MFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_CMU_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_D_TZPC_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_ECU_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_LH_INT_COMB_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_PPMU_D0_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_PPMU_D1_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_CLK_MFD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_RSTNSYNC_SR_CLK_MFD_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_S2PC_MFD_IPCLKPORT_PCLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_S2PC_MFD_IPCLKPORT_PCLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_S2PC_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_SLH_AXI_MI_P_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_SPC_MFD_IPCLKPORT_PCLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_SPC_MFD_IPCLKPORT_PCLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_SPC_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_SYSREG_MFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_MFD_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_MFD_BLK_MFD_UID_BLK_MFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MFD_LH_AST_MI_OTF0_MFC_MFD_QCH__QCH_EN,
    CMU_MFD_LH_AST_MI_OTF0_MFC_MFD_QCH__CLK_REQ,
    CMU_MFD_LH_AST_MI_OTF0_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_AST_MI_OTF1_MFC_MFD_QCH__QCH_EN,
    CMU_MFD_LH_AST_MI_OTF1_MFC_MFD_QCH__CLK_REQ,
    CMU_MFD_LH_AST_MI_OTF1_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_AST_MI_OTF2_MFC_MFD_QCH__QCH_EN,
    CMU_MFD_LH_AST_MI_OTF2_MFC_MFD_QCH__CLK_REQ,
    CMU_MFD_LH_AST_MI_OTF2_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_AST_MI_OTF3_MFC_MFD_QCH__QCH_EN,
    CMU_MFD_LH_AST_MI_OTF3_MFC_MFD_QCH__CLK_REQ,
    CMU_MFD_LH_AST_MI_OTF3_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_AST_SI_OTF0_MFD_MFC_QCH__QCH_EN,
    CMU_MFD_LH_AST_SI_OTF0_MFD_MFC_QCH__CLK_REQ,
    CMU_MFD_LH_AST_SI_OTF0_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_AST_SI_OTF1_MFD_MFC_QCH__QCH_EN,
    CMU_MFD_LH_AST_SI_OTF1_MFD_MFC_QCH__CLK_REQ,
    CMU_MFD_LH_AST_SI_OTF1_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_AST_SI_OTF2_MFD_MFC_QCH__QCH_EN,
    CMU_MFD_LH_AST_SI_OTF2_MFD_MFC_QCH__CLK_REQ,
    CMU_MFD_LH_AST_SI_OTF2_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_AST_SI_OTF3_MFD_MFC_QCH__QCH_EN,
    CMU_MFD_LH_AST_SI_OTF3_MFD_MFC_QCH__CLK_REQ,
    CMU_MFD_LH_AST_SI_OTF3_MFD_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_AXI_SI_D0_MFD_QCH__QCH_EN,
    CMU_MFD_LH_AXI_SI_D0_MFD_QCH__CLK_REQ,
    CMU_MFD_LH_AXI_SI_D0_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_AXI_SI_D1_MFD_QCH__QCH_EN,
    CMU_MFD_LH_AXI_SI_D1_MFD_QCH__CLK_REQ,
    CMU_MFD_LH_AXI_SI_D1_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LLCAID_D0_MFD_QCH__QCH_EN,
    CMU_MFD_LLCAID_D0_MFD_QCH__CLK_REQ,
    CMU_MFD_LLCAID_D0_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LLCAID_D1_MFD_QCH__QCH_EN,
    CMU_MFD_LLCAID_D1_MFD_QCH__CLK_REQ,
    CMU_MFD_LLCAID_D1_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_MFD_QCH__QCH_EN,
    CMU_MFD_MFD_QCH__CLK_REQ,
    CMU_MFD_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_MFD_QCH_VOTF__QCH_EN,
    CMU_MFD_MFD_QCH_VOTF__CLK_REQ,
    CMU_MFD_MFD_QCH_VOTF__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_SIU_G0_PPMU_MFD_QCH__QCH_EN,
    CMU_MFD_SIU_G0_PPMU_MFD_QCH__CLK_REQ,
    CMU_MFD_SIU_G0_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_SLH_AST_SI_G_PPMU_MFD_QCH__QCH_EN,
    CMU_MFD_SLH_AST_SI_G_PPMU_MFD_QCH__CLK_REQ,
    CMU_MFD_SLH_AST_SI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_SLH_AXI_MI_LP_MFC_MFD_QCH__QCH_EN,
    CMU_MFD_SLH_AXI_MI_LP_MFC_MFD_QCH__CLK_REQ,
    CMU_MFD_SLH_AXI_MI_LP_MFC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_SYSMMU_S0_MFD_QCH_S0__QCH_EN,
    CMU_MFD_SYSMMU_S0_MFD_QCH_S0__CLK_REQ,
    CMU_MFD_SYSMMU_S0_MFD_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MFD_SYSMMU_S0_PMMU0_MFD_QCH_S0__QCH_EN,
    CMU_MFD_SYSMMU_S0_PMMU0_MFD_QCH_S0__CLK_REQ,
    CMU_MFD_SYSMMU_S0_PMMU0_MFD_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MFD_SYSMMU_S0_PMMU1_MFD_QCH_S0__QCH_EN,
    CMU_MFD_SYSMMU_S0_PMMU1_MFD_QCH_S0__CLK_REQ,
    CMU_MFD_SYSMMU_S0_PMMU1_MFD_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MFD_VGEN_LITE_MFD_QCH__QCH_EN,
    CMU_MFD_VGEN_LITE_MFD_QCH__CLK_REQ,
    CMU_MFD_VGEN_LITE_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_CMU_MFD_QCH__QCH_EN,
    CMU_MFD_CMU_MFD_QCH__CLK_REQ,
    CMU_MFD_CMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_D_TZPC_MFD_QCH__QCH_EN,
    CMU_MFD_D_TZPC_MFD_QCH__CLK_REQ,
    CMU_MFD_D_TZPC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_ECU_MFD_QCH__QCH_EN,
    CMU_MFD_ECU_MFD_QCH__CLK_REQ,
    CMU_MFD_ECU_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_LH_INT_COMB_MFD_QCH__QCH_EN,
    CMU_MFD_LH_INT_COMB_MFD_QCH__CLK_REQ,
    CMU_MFD_LH_INT_COMB_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_PPMU_D0_MFD_QCH__QCH_EN,
    CMU_MFD_PPMU_D0_MFD_QCH__CLK_REQ,
    CMU_MFD_PPMU_D0_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_PPMU_D1_MFD_QCH__QCH_EN,
    CMU_MFD_PPMU_D1_MFD_QCH__CLK_REQ,
    CMU_MFD_PPMU_D1_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_CLK_MFD_NOCP_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_CLK_MFD_NOCP_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_CLK_MFD_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCP_QCH__QCH_EN,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCP_QCH__CLK_REQ,
    CMU_MFD_RSTNSYNC_SR_CLK_MFD_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_S2PC_MFD_QCH__QCH_EN,
    CMU_MFD_S2PC_MFD_QCH__CLK_REQ,
    CMU_MFD_S2PC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_SLH_AXI_MI_P_MFD_QCH__QCH_EN,
    CMU_MFD_SLH_AXI_MI_P_MFD_QCH__CLK_REQ,
    CMU_MFD_SLH_AXI_MI_P_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_SPC_MFD_QCH__QCH_EN,
    CMU_MFD_SPC_MFD_QCH__CLK_REQ,
    CMU_MFD_SPC_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MFD_SYSREG_MFD_QCH__QCH_EN,
    CMU_MFD_SYSREG_MFD_QCH__CLK_REQ,
    CMU_MFD_SYSREG_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_PLL_MIF_MAIN__LOCKTIME,
    CMU_MIF_PLL_MIF_MAIN__ENABLE,
    CMU_MIF_PLL_MIF_MAIN__MDIV,
    CMU_MIF_PLL_MIF_MAIN__PDIV,
    CMU_MIF_PLL_MIF_MAIN__SDIV,
    CMU_MIF_PLL_MIF_SUB__LOCKTIME,
    CMU_MIF_PLL_MIF_SUB__ENABLE,
    CMU_MIF_PLL_MIF_SUB__MDIV,
    CMU_MIF_PLL_MIF_SUB__PDIV,
    CMU_MIF_PLL_MIF_SUB__SDIV,
    CMU_MIF_CLKMUX_MIF_DDRPHY2X__MUX_SEL,
    CMU_MIF_CLKMUX_MIF_DDRPHY2X__MUX_BUSY,
    CMU_MIF_CLKMUX_MIF_DDRPHY2X__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_MUX_CLKCMU_MIF_NOCP_USER__MUX_SEL,
    CMU_MIF_MUX_CLKCMU_MIF_NOCP_USER__MUX_BUSY,
    CMU_MIF_MUX_CLKCMU_MIF_NOCP_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_CMU_MIF_CLKOUT0__BUSY,
    CMU_MIF_MUX_MIF_CMUREF__SELECT,
    CMU_MIF_MUX_MIF_CMUREF__BUSY,
    CMU_MIF_MUX_MIF_CMUREF__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_DIV_CLK_MIF_NOCD__DIVRATIO,
    CMU_MIF_DIV_CLK_MIF_NOCD__BUSY,
    CMU_MIF_DIV_CLK_MIF_OSCCLK__DIVRATIO,
    CMU_MIF_DIV_CLK_MIF_OSCCLK__BUSY,
    CMU_MIF_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_DMC_IPCLKPORT_SOC_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_PPC_DEBUG_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_SLH_AST_SI_G_PPMU_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_CMU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_D_TZPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_ECU_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_LH_INT_COMB_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_QCH_ADAPTER_DDRPHY_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_QCH_ADAPTER_DMC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_SPC_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_SYSREG_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_SYSREG_PRIVATE_MIF_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_MIF_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_MIF_BLK_MIF0_UID_BLK_MIF_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MIF_DMC_QCH__QCH_EN,
    CMU_MIF_DMC_QCH__CLK_REQ,
    CMU_MIF_DMC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_SLH_AST_SI_G_PPMU_MIF_QCH__QCH_EN,
    CMU_MIF_SLH_AST_SI_G_PPMU_MIF_QCH__CLK_REQ,
    CMU_MIF_SLH_AST_SI_G_PPMU_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_CMU_MIF_QCH__QCH_EN,
    CMU_MIF_CMU_MIF_QCH__CLK_REQ,
    CMU_MIF_CMU_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_D_TZPC_MIF_QCH__QCH_EN,
    CMU_MIF_D_TZPC_MIF_QCH__CLK_REQ,
    CMU_MIF_D_TZPC_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_ECU_MIF_QCH__QCH_EN,
    CMU_MIF_ECU_MIF_QCH__CLK_REQ,
    CMU_MIF_ECU_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_LH_INT_COMB_MIF_QCH__QCH_EN,
    CMU_MIF_LH_INT_COMB_MIF_QCH__CLK_REQ,
    CMU_MIF_LH_INT_COMB_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_QCH_ADAPTER_DDRPHY_QCH__QCH_EN,
    CMU_MIF_QCH_ADAPTER_DDRPHY_QCH__CLK_REQ,
    CMU_MIF_QCH_ADAPTER_DDRPHY_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_QCH_ADAPTER_DMC_QCH__QCH_EN,
    CMU_MIF_QCH_ADAPTER_DMC_QCH__CLK_REQ,
    CMU_MIF_QCH_ADAPTER_DMC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_QCH_ADAPTER_PPC_DEBUG_QCH__QCH_EN,
    CMU_MIF_QCH_ADAPTER_PPC_DEBUG_QCH__CLK_REQ,
    CMU_MIF_QCH_ADAPTER_PPC_DEBUG_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_SLH_AXI_MI_P_MIF_QCH__QCH_EN,
    CMU_MIF_SLH_AXI_MI_P_MIF_QCH__CLK_REQ,
    CMU_MIF_SLH_AXI_MI_P_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_SPC_MIF_QCH__QCH_EN,
    CMU_MIF_SPC_MIF_QCH__CLK_REQ,
    CMU_MIF_SPC_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_SYSREG_MIF_QCH__QCH_EN,
    CMU_MIF_SYSREG_MIF_QCH__CLK_REQ,
    CMU_MIF_SYSREG_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MIF_SYSREG_PRIVATE_MIF_QCH__QCH_EN,
    CMU_MIF_SYSREG_PRIVATE_MIF_QCH__CLK_REQ,
    CMU_MIF_SYSREG_PRIVATE_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_S2D_PLL_MIF_S2D__LOCKTIME,
    CMU_S2D_PLL_MIF_S2D__ENABLE,
    CMU_S2D_PLL_MIF_S2D__MDIV,
    CMU_S2D_PLL_MIF_S2D__PDIV,
    CMU_S2D_PLL_MIF_S2D__SDIV,
    CMU_S2D_CLKMUX_MIF_DDRPHY2X_S2D__MUX_SEL,
    CMU_S2D_CLKMUX_MIF_DDRPHY2X_S2D__MUX_BUSY,
    CMU_S2D_CLKMUX_MIF_DDRPHY2X_S2D__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_MUX_CLK_S2D_CORE__SELECT,
    CMU_S2D_MUX_CLK_S2D_CORE__BUSY,
    CMU_S2D_MUX_CLK_S2D_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_DIV_CLK_MIF_NOCD_S2D__DIVRATIO,
    CMU_S2D_DIV_CLK_MIF_NOCD_S2D__BUSY,
    CMU_S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__CGVAL,
    CMU_S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__MANUAL,
    CMU_S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__CGVAL,
    CMU_S2D_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__MANUAL,
    CMU_S2D_BLK_S2D_UID_CMU_S2D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL,
    CMU_S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL,
    CMU_S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__CGVAL,
    CMU_S2D_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__MANUAL,
    CMU_S2D_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__CGVAL,
    CMU_S2D_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__MANUAL,
    CMU_S2D_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__CGVAL,
    CMU_S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__MANUAL,
    CMU_S2D_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__CGVAL,
    CMU_S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__MANUAL,
    CMU_S2D_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_S2D_CMU_S2D_QCH__QCH_EN,
    CMU_S2D_CMU_S2D_QCH__CLK_REQ,
    CMU_S2D_CMU_S2D_QCH__IGNORE_FORCE_PM_EN,
    CMU_S2D_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__QCH_EN,
    CMU_S2D_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__CLK_REQ,
    CMU_S2D_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_MUX_CLKCMU_MLSC_NOC_USER__MUX_SEL,
    CMU_MLSC_MUX_CLKCMU_MLSC_NOC_USER__MUX_BUSY,
    CMU_MLSC_MUX_CLKCMU_MLSC_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_CMU_MLSC_CLKOUT0__BUSY,
    CMU_MLSC_DIV_CLK_MLSC_NOCP__DIVRATIO,
    CMU_MLSC_DIV_CLK_MLSC_NOCP__BUSY,
    CMU_MLSC_BLK_MLSC_UID_AD_APB_C0_MLSC_IPCLKPORT_PCLKM__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_AD_APB_C0_MLSC_IPCLKPORT_PCLKM__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_AD_APB_C0_MLSC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_LH_ACEL_SI_D0_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_LH_ACEL_SI_D0_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_LH_ACEL_SI_D0_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_LH_ACEL_SI_D1_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_LH_ACEL_SI_D1_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_LH_ACEL_SI_D1_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF0_CSIS_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF1_CSIS_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF2_CSIS_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_LH_AST_MI_OTF3_CSIS_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_LLCAID_D0_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_LLCAID_D0_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_LLCAID_D0_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_LLCAID_D1_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_LLCAID_D1_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_LLCAID_D1_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_R0__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_R0__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_R0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W0__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W0__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W1__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W1__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W2__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W2__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W3__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W3__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_MLSC_IPCLKPORT_CLK_VOTF_W3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_SIU_G_PPMU_MLSC_IPCLKPORT_I_ACLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_SIU_G_PPMU_MLSC_IPCLKPORT_I_ACLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_SIU_G_PPMU_MLSC_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_SLH_AST_SI_G_PPMU_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_SLH_AST_SI_G_PPMU_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_SLH_AST_SI_G_PPMU_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_SYSMMU_S0_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_SYSMMU_S0_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_SYSMMU_S0_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_SYSMMU_S0_PMMU0_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_SYSMMU_S0_PMMU0_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_SYSMMU_S0_PMMU0_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_SYSMMU_S0_PMMU1_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_SYSMMU_S0_PMMU1_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_SYSMMU_S0_PMMU1_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_US_AXI_D00_MLSC_IPCLKPORT_MAINCLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_US_AXI_D00_MLSC_IPCLKPORT_MAINCLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_US_AXI_D00_MLSC_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D0_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D0_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D0_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D10_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D10_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D10_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D11_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D11_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D11_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D12_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D12_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D12_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D13_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D13_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D13_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D14_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D14_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D14_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D15_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D15_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D15_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D16_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D16_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D16_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D17_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D17_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D17_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D18_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D18_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D18_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D19_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D19_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D19_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D1_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D1_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D1_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D2_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D2_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D2_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D3_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D3_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D3_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D4_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D4_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D4_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D5_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D5_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D5_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D6_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D6_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D6_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D7_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D7_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D7_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D8_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D8_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D8_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D9_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D9_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_D9_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_VGEN_LITE_G_MLSC_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_LITE_G_MLSC_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_VGEN_LITE_G_MLSC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_XIU_D00_MLSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_XIU_D00_MLSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_XIU_D00_MLSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_XIU_D0_MLSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_XIU_D0_MLSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_XIU_D0_MLSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_XIU_D1_MLSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_XIU_D1_MLSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_XIU_D1_MLSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_XIU_MMU_MLSC_IPCLKPORT_ACLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_XIU_MMU_MLSC_IPCLKPORT_ACLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_XIU_MMU_MLSC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_CMU_MLSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_CMU_MLSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_CMU_MLSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_D_TZPC_MLSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_D_TZPC_MLSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_D_TZPC_MLSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_LH_INT_COMB_MLSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_LH_INT_COMB_MLSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_LH_INT_COMB_MLSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D0_MLSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_PPMU_D1_MLSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_CLK_MLSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_RSTNSYNC_SR_CLK_MLSC_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_S2PC_MLSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_S2PC_MLSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_S2PC_MLSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_SLH_AXI_MI_P_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_SLH_AXI_MI_P_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_SLH_AXI_MI_P_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_SPC_MLSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_SPC_MLSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_SPC_MLSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_SYSREG_MLSC_IPCLKPORT_PCLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_SYSREG_MLSC_IPCLKPORT_PCLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_SYSREG_MLSC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_BLK_MLSC_UID_BLK_MLSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_MLSC_BLK_MLSC_UID_BLK_MLSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_MLSC_BLK_MLSC_UID_BLK_MLSC_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MLSC_LH_ACEL_SI_D0_MLSC_QCH__QCH_EN,
    CMU_MLSC_LH_ACEL_SI_D0_MLSC_QCH__CLK_REQ,
    CMU_MLSC_LH_ACEL_SI_D0_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_LH_ACEL_SI_D1_MLSC_QCH__QCH_EN,
    CMU_MLSC_LH_ACEL_SI_D1_MLSC_QCH__CLK_REQ,
    CMU_MLSC_LH_ACEL_SI_D1_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_LH_AST_MI_OTF0_CSIS_MLSC_QCH__QCH_EN,
    CMU_MLSC_LH_AST_MI_OTF0_CSIS_MLSC_QCH__CLK_REQ,
    CMU_MLSC_LH_AST_MI_OTF0_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_LH_AST_MI_OTF1_CSIS_MLSC_QCH__QCH_EN,
    CMU_MLSC_LH_AST_MI_OTF1_CSIS_MLSC_QCH__CLK_REQ,
    CMU_MLSC_LH_AST_MI_OTF1_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_LH_AST_MI_OTF2_CSIS_MLSC_QCH__QCH_EN,
    CMU_MLSC_LH_AST_MI_OTF2_CSIS_MLSC_QCH__CLK_REQ,
    CMU_MLSC_LH_AST_MI_OTF2_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_LH_AST_MI_OTF3_CSIS_MLSC_QCH__QCH_EN,
    CMU_MLSC_LH_AST_MI_OTF3_CSIS_MLSC_QCH__CLK_REQ,
    CMU_MLSC_LH_AST_MI_OTF3_CSIS_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_LLCAID_D0_MLSC_QCH__QCH_EN,
    CMU_MLSC_LLCAID_D0_MLSC_QCH__CLK_REQ,
    CMU_MLSC_LLCAID_D0_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_LLCAID_D1_MLSC_QCH__QCH_EN,
    CMU_MLSC_LLCAID_D1_MLSC_QCH__CLK_REQ,
    CMU_MLSC_LLCAID_D1_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_MLSC_QCH__QCH_EN,
    CMU_MLSC_MLSC_QCH__CLK_REQ,
    CMU_MLSC_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_MLSC_QCH_VOTF_R0__QCH_EN,
    CMU_MLSC_MLSC_QCH_VOTF_R0__CLK_REQ,
    CMU_MLSC_MLSC_QCH_VOTF_R0__IGNORE_FORCE_PM_EN,
    CMU_MLSC_MLSC_QCH_VOTF_W0__QCH_EN,
    CMU_MLSC_MLSC_QCH_VOTF_W0__CLK_REQ,
    CMU_MLSC_MLSC_QCH_VOTF_W0__IGNORE_FORCE_PM_EN,
    CMU_MLSC_MLSC_QCH_VOTF_W1__QCH_EN,
    CMU_MLSC_MLSC_QCH_VOTF_W1__CLK_REQ,
    CMU_MLSC_MLSC_QCH_VOTF_W1__IGNORE_FORCE_PM_EN,
    CMU_MLSC_MLSC_QCH_VOTF_W2__QCH_EN,
    CMU_MLSC_MLSC_QCH_VOTF_W2__CLK_REQ,
    CMU_MLSC_MLSC_QCH_VOTF_W2__IGNORE_FORCE_PM_EN,
    CMU_MLSC_MLSC_QCH_VOTF_W3__QCH_EN,
    CMU_MLSC_MLSC_QCH_VOTF_W3__CLK_REQ,
    CMU_MLSC_MLSC_QCH_VOTF_W3__IGNORE_FORCE_PM_EN,
    CMU_MLSC_SIU_G_PPMU_MLSC_QCH__QCH_EN,
    CMU_MLSC_SIU_G_PPMU_MLSC_QCH__CLK_REQ,
    CMU_MLSC_SIU_G_PPMU_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_SLH_AST_SI_G_PPMU_MLSC_QCH__QCH_EN,
    CMU_MLSC_SLH_AST_SI_G_PPMU_MLSC_QCH__CLK_REQ,
    CMU_MLSC_SLH_AST_SI_G_PPMU_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_SYSMMU_S0_MLSC_QCH_S0__QCH_EN,
    CMU_MLSC_SYSMMU_S0_MLSC_QCH_S0__CLK_REQ,
    CMU_MLSC_SYSMMU_S0_MLSC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MLSC_SYSMMU_S0_PMMU0_MLSC_QCH_S0__QCH_EN,
    CMU_MLSC_SYSMMU_S0_PMMU0_MLSC_QCH_S0__CLK_REQ,
    CMU_MLSC_SYSMMU_S0_PMMU0_MLSC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MLSC_SYSMMU_S0_PMMU1_MLSC_QCH_S0__QCH_EN,
    CMU_MLSC_SYSMMU_S0_PMMU1_MLSC_QCH_S0__CLK_REQ,
    CMU_MLSC_SYSMMU_S0_PMMU1_MLSC_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D0_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D0_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D0_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D10_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D10_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D10_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D11_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D11_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D11_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D12_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D12_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D12_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D13_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D13_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D13_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D14_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D14_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D14_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D15_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D15_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D15_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D16_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D16_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D16_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D17_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D17_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D17_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D18_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D18_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D18_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D19_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D19_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D19_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D1_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D1_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D1_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D2_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D2_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D2_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D3_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D3_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D3_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D4_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D4_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D4_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D5_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D5_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D5_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D6_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D6_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D6_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D7_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D7_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D7_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D8_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D8_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D8_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_D9_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_D9_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_D9_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_VGEN_LITE_G_MLSC_QCH__QCH_EN,
    CMU_MLSC_VGEN_LITE_G_MLSC_QCH__CLK_REQ,
    CMU_MLSC_VGEN_LITE_G_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_CMU_MLSC_QCH__QCH_EN,
    CMU_MLSC_CMU_MLSC_QCH__CLK_REQ,
    CMU_MLSC_CMU_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_D_TZPC_MLSC_QCH__QCH_EN,
    CMU_MLSC_D_TZPC_MLSC_QCH__CLK_REQ,
    CMU_MLSC_D_TZPC_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_LH_INT_COMB_MLSC_QCH__QCH_EN,
    CMU_MLSC_LH_INT_COMB_MLSC_QCH__CLK_REQ,
    CMU_MLSC_LH_INT_COMB_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_PPMU_D0_MLSC_QCH__QCH_EN,
    CMU_MLSC_PPMU_D0_MLSC_QCH__CLK_REQ,
    CMU_MLSC_PPMU_D0_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_PPMU_D1_MLSC_QCH__QCH_EN,
    CMU_MLSC_PPMU_D1_MLSC_QCH__CLK_REQ,
    CMU_MLSC_PPMU_D1_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_S2PC_MLSC_QCH__QCH_EN,
    CMU_MLSC_S2PC_MLSC_QCH__CLK_REQ,
    CMU_MLSC_S2PC_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_SLH_AXI_MI_P_MLSC_QCH__QCH_EN,
    CMU_MLSC_SLH_AXI_MI_P_MLSC_QCH__CLK_REQ,
    CMU_MLSC_SLH_AXI_MI_P_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_SPC_MLSC_QCH__QCH_EN,
    CMU_MLSC_SPC_MLSC_QCH__CLK_REQ,
    CMU_MLSC_SPC_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MLSC_SYSREG_MLSC_QCH__QCH_EN,
    CMU_MLSC_SYSREG_MLSC_QCH__CLK_REQ,
    CMU_MLSC_SYSREG_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_MUX_CLKCMU_MSNR_NOC_USER__MUX_SEL,
    CMU_MSNR_MUX_CLKCMU_MSNR_NOC_USER__MUX_BUSY,
    CMU_MSNR_MUX_CLKCMU_MSNR_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_CMU_MSNR_CLKOUT0__BUSY,
    CMU_MSNR_DIV_CLK_MSNR_NOCP__DIVRATIO,
    CMU_MSNR_DIV_CLK_MSNR_NOCP__BUSY,
    CMU_MSNR_BLK_MSNR_UID_AD_APB_MSNR_IPCLKPORT_PCLKM__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_AD_APB_MSNR_IPCLKPORT_PCLKM__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_AD_APB_MSNR_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_MI_OTF_MCSC_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AST_SI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_AXI_SI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AXI_SI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AXI_SI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_AXI_SI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AXI_SI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_AXI_SI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_MSNR_IPCLKPORT_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_MSNR_IPCLKPORT_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_MSNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_VGEN_LITE_MSNR_IPCLKPORT_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_VGEN_LITE_MSNR_IPCLKPORT_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_VGEN_LITE_MSNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_CMU_MSNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_CMU_MSNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_CMU_MSNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_D_TZPC_MSNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_D_TZPC_MSNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_D_TZPC_MSNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_ECU_MSNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_ECU_MSNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_ECU_MSNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_LH_INT_COMB_MSNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_LH_INT_COMB_MSNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_LH_INT_COMB_MSNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_CLK_MSNR_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_RSTNSYNC_SR_CLK_MSNR_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_S2PC_MSNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_S2PC_MSNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_S2PC_MSNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_SLH_AXI_MI_P_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_SLH_AXI_MI_P_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_SLH_AXI_MI_P_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_SPC_MSNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_SPC_MSNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_SPC_MSNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_SYSREG_MSNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_SYSREG_MSNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_SYSREG_MSNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_BLK_MSNR_UID_BLK_MSNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_MSNR_BLK_MSNR_UID_BLK_MSNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_MSNR_BLK_MSNR_UID_BLK_MSNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MSNR_LH_AST_MI_OTF0_MTNR_MSNR_QCH__QCH_EN,
    CMU_MSNR_LH_AST_MI_OTF0_MTNR_MSNR_QCH__CLK_REQ,
    CMU_MSNR_LH_AST_MI_OTF0_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_LH_AST_MI_OTF1_MTNR_MSNR_QCH__QCH_EN,
    CMU_MSNR_LH_AST_MI_OTF1_MTNR_MSNR_QCH__CLK_REQ,
    CMU_MSNR_LH_AST_MI_OTF1_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_LH_AST_MI_OTF2_MTNR_MSNR_QCH__QCH_EN,
    CMU_MSNR_LH_AST_MI_OTF2_MTNR_MSNR_QCH__CLK_REQ,
    CMU_MSNR_LH_AST_MI_OTF2_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_LH_AST_MI_OTF3_MTNR_MSNR_QCH__QCH_EN,
    CMU_MSNR_LH_AST_MI_OTF3_MTNR_MSNR_QCH__CLK_REQ,
    CMU_MSNR_LH_AST_MI_OTF3_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_LH_AST_MI_OTF_MCSC_MSNR_QCH__QCH_EN,
    CMU_MSNR_LH_AST_MI_OTF_MCSC_MSNR_QCH__CLK_REQ,
    CMU_MSNR_LH_AST_MI_OTF_MCSC_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_LH_AST_SI_OTF_MSNR_MCSC_QCH__QCH_EN,
    CMU_MSNR_LH_AST_SI_OTF_MSNR_MCSC_QCH__CLK_REQ,
    CMU_MSNR_LH_AST_SI_OTF_MSNR_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_LH_AST_SI_OTF_MSNR_YUVP_QCH__QCH_EN,
    CMU_MSNR_LH_AST_SI_OTF_MSNR_YUVP_QCH__CLK_REQ,
    CMU_MSNR_LH_AST_SI_OTF_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_LH_AXI_SI_LD0_MSNR_YUVP_QCH__QCH_EN,
    CMU_MSNR_LH_AXI_SI_LD0_MSNR_YUVP_QCH__CLK_REQ,
    CMU_MSNR_LH_AXI_SI_LD0_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_LH_AXI_SI_LD1_MSNR_YUVP_QCH__QCH_EN,
    CMU_MSNR_LH_AXI_SI_LD1_MSNR_YUVP_QCH__CLK_REQ,
    CMU_MSNR_LH_AXI_SI_LD1_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_MSNR_QCH__QCH_EN,
    CMU_MSNR_MSNR_QCH__CLK_REQ,
    CMU_MSNR_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCD_QCH__QCH_EN,
    CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCD_QCH__CLK_REQ,
    CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH__QCH_EN,
    CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH__CLK_REQ,
    CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_VGEN_LITE_MSNR_QCH__QCH_EN,
    CMU_MSNR_VGEN_LITE_MSNR_QCH__CLK_REQ,
    CMU_MSNR_VGEN_LITE_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_CMU_MSNR_QCH__QCH_EN,
    CMU_MSNR_CMU_MSNR_QCH__CLK_REQ,
    CMU_MSNR_CMU_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_D_TZPC_MSNR_QCH__QCH_EN,
    CMU_MSNR_D_TZPC_MSNR_QCH__CLK_REQ,
    CMU_MSNR_D_TZPC_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_ECU_MSNR_QCH__QCH_EN,
    CMU_MSNR_ECU_MSNR_QCH__CLK_REQ,
    CMU_MSNR_ECU_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_LH_INT_COMB_MSNR_QCH__QCH_EN,
    CMU_MSNR_LH_INT_COMB_MSNR_QCH__CLK_REQ,
    CMU_MSNR_LH_INT_COMB_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCP_QCH__QCH_EN,
    CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCP_QCH__CLK_REQ,
    CMU_MSNR_RSTNSYNC_CLK_MSNR_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH__QCH_EN,
    CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH__CLK_REQ,
    CMU_MSNR_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_S2PC_MSNR_QCH__QCH_EN,
    CMU_MSNR_S2PC_MSNR_QCH__CLK_REQ,
    CMU_MSNR_S2PC_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_SLH_AXI_MI_P_MSNR_QCH__QCH_EN,
    CMU_MSNR_SLH_AXI_MI_P_MSNR_QCH__CLK_REQ,
    CMU_MSNR_SLH_AXI_MI_P_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_SPC_MSNR_QCH__QCH_EN,
    CMU_MSNR_SPC_MSNR_QCH__CLK_REQ,
    CMU_MSNR_SPC_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MSNR_SYSREG_MSNR_QCH__QCH_EN,
    CMU_MSNR_SYSREG_MSNR_QCH__CLK_REQ,
    CMU_MSNR_SYSREG_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_MUX_CLKCMU_MTNR_NOC_USER__MUX_SEL,
    CMU_MTNR_MUX_CLKCMU_MTNR_NOC_USER__MUX_BUSY,
    CMU_MTNR_MUX_CLKCMU_MTNR_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_CMU_MTNR_CLKOUT0__BUSY,
    CMU_MTNR_DIV_CLK_MTNR_NOCP__DIVRATIO,
    CMU_MTNR_DIV_CLK_MTNR_NOCP__BUSY,
    CMU_MTNR_BLK_MTNR_UID_AD_APB_MTNR_IPCLKPORT_PCLKM__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_AD_APB_MTNR_IPCLKPORT_PCLKM__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_AD_APB_MTNR_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_ACEL_SI_D0_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_ACEL_SI_D0_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_ACEL_SI_D0_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_ACEL_SI_D1_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_ACEL_SI_D1_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_ACEL_SI_D1_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_MI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_MI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_MI_OTF_DLFE_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF0_MTNR_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF1_MTNR_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF2_MTNR_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF3_MTNR_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AST_SI_OTF_MTNR_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AXI_MI_LD_DLFE_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AXI_MI_LD_DLFE_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AXI_MI_LD_DLFE_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AXI_SI_D2_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AXI_SI_D2_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AXI_SI_D2_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_AXI_SI_D3_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AXI_SI_D3_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_AXI_SI_D3_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D0_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D0_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D0_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D1_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D1_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D1_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D2_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D2_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D2_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D3_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D3_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LLCAID_D3_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SIU_G_PPMU_MTNR_IPCLKPORT_I_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SIU_G_PPMU_MTNR_IPCLKPORT_I_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SIU_G_PPMU_MTNR_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SLH_AST_SI_G_PPMU_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SLH_AST_SI_G_PPMU_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SLH_AST_SI_G_PPMU_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU0_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU0_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU0_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU1_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU1_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU1_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU2_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU2_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU2_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU3_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU3_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SYSMMU_S0_PMMU3_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D0_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D0_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D0_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D1_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D1_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D1_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D2_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D2_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D2_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D3_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D3_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D3_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D4_MTNR_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D4_MTNR_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_VGEN_LITE_D4_MTNR_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_XIU_D01_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D01_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D01_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_XIU_D02_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D02_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D02_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_XIU_D03_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D03_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D03_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_XIU_D04_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D04_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D04_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_XIU_D0_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D0_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D0_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_XIU_D1_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D1_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D1_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_XIU_D2_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D2_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D2_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_XIU_D3_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D3_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_D3_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_XIU_MMU_MTNR_IPCLKPORT_ACLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_MMU_MTNR_IPCLKPORT_ACLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_XIU_MMU_MTNR_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_CMU_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_CMU_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_CMU_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_D_TZPC_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_D_TZPC_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_D_TZPC_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_ECU_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_ECU_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_ECU_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_LH_INT_COMB_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_LH_INT_COMB_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_LH_INT_COMB_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D0_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D1_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D2_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_PPMU_D3_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_CLK_MTNR_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_RSTNSYNC_SR_CLK_MTNR_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_S2PC_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_S2PC_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_S2PC_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SLH_AXI_MI_P_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SLH_AXI_MI_P_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SLH_AXI_MI_P_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SPC_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SPC_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SPC_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_SYSREG_MTNR_IPCLKPORT_PCLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_SYSREG_MTNR_IPCLKPORT_PCLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_SYSREG_MTNR_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_BLK_MTNR_UID_BLK_MTNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_MTNR_BLK_MTNR_UID_BLK_MTNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_MTNR_BLK_MTNR_UID_BLK_MTNR_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_MTNR_LH_ACEL_SI_D0_MTNR_QCH__QCH_EN,
    CMU_MTNR_LH_ACEL_SI_D0_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LH_ACEL_SI_D0_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_ACEL_SI_D1_MTNR_QCH__QCH_EN,
    CMU_MTNR_LH_ACEL_SI_D1_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LH_ACEL_SI_D1_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AST_MI_OTF_DLFE_MTNR_QCH__QCH_EN,
    CMU_MTNR_LH_AST_MI_OTF_DLFE_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LH_AST_MI_OTF_DLFE_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AST_SI_OTF0_MTNR_DLFE_QCH__QCH_EN,
    CMU_MTNR_LH_AST_SI_OTF0_MTNR_DLFE_QCH__CLK_REQ,
    CMU_MTNR_LH_AST_SI_OTF0_MTNR_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AST_SI_OTF0_MTNR_MSNR_QCH__QCH_EN,
    CMU_MTNR_LH_AST_SI_OTF0_MTNR_MSNR_QCH__CLK_REQ,
    CMU_MTNR_LH_AST_SI_OTF0_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AST_SI_OTF1_MTNR_DLFE_QCH__QCH_EN,
    CMU_MTNR_LH_AST_SI_OTF1_MTNR_DLFE_QCH__CLK_REQ,
    CMU_MTNR_LH_AST_SI_OTF1_MTNR_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AST_SI_OTF1_MTNR_MSNR_QCH__QCH_EN,
    CMU_MTNR_LH_AST_SI_OTF1_MTNR_MSNR_QCH__CLK_REQ,
    CMU_MTNR_LH_AST_SI_OTF1_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AST_SI_OTF2_MTNR_MSNR_QCH__QCH_EN,
    CMU_MTNR_LH_AST_SI_OTF2_MTNR_MSNR_QCH__CLK_REQ,
    CMU_MTNR_LH_AST_SI_OTF2_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AST_SI_OTF3_MTNR_MSNR_QCH__QCH_EN,
    CMU_MTNR_LH_AST_SI_OTF3_MTNR_MSNR_QCH__CLK_REQ,
    CMU_MTNR_LH_AST_SI_OTF3_MTNR_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AST_SI_OTF_MTNR_MCSC_QCH__QCH_EN,
    CMU_MTNR_LH_AST_SI_OTF_MTNR_MCSC_QCH__CLK_REQ,
    CMU_MTNR_LH_AST_SI_OTF_MTNR_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AXI_MI_LD_DLFE_MTNR_QCH__QCH_EN,
    CMU_MTNR_LH_AXI_MI_LD_DLFE_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LH_AXI_MI_LD_DLFE_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AXI_SI_D2_MTNR_QCH__QCH_EN,
    CMU_MTNR_LH_AXI_SI_D2_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LH_AXI_SI_D2_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_AXI_SI_D3_MTNR_QCH__QCH_EN,
    CMU_MTNR_LH_AXI_SI_D3_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LH_AXI_SI_D3_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LLCAID_D0_MTNR_QCH__QCH_EN,
    CMU_MTNR_LLCAID_D0_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LLCAID_D0_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LLCAID_D1_MTNR_QCH__QCH_EN,
    CMU_MTNR_LLCAID_D1_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LLCAID_D1_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LLCAID_D2_MTNR_QCH__QCH_EN,
    CMU_MTNR_LLCAID_D2_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LLCAID_D2_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LLCAID_D3_MTNR_QCH__QCH_EN,
    CMU_MTNR_LLCAID_D3_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LLCAID_D3_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_MTNR_QCH__QCH_EN,
    CMU_MTNR_MTNR_QCH__CLK_REQ,
    CMU_MTNR_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCD_QCH__QCH_EN,
    CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCD_QCH__CLK_REQ,
    CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH__QCH_EN,
    CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH__CLK_REQ,
    CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SIU_G_PPMU_MTNR_QCH__QCH_EN,
    CMU_MTNR_SIU_G_PPMU_MTNR_QCH__CLK_REQ,
    CMU_MTNR_SIU_G_PPMU_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SLH_AST_SI_G_PPMU_MTNR_QCH__QCH_EN,
    CMU_MTNR_SLH_AST_SI_G_PPMU_MTNR_QCH__CLK_REQ,
    CMU_MTNR_SLH_AST_SI_G_PPMU_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SYSMMU_S0_MTNR_QCH_S0__QCH_EN,
    CMU_MTNR_SYSMMU_S0_MTNR_QCH_S0__CLK_REQ,
    CMU_MTNR_SYSMMU_S0_MTNR_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SYSMMU_S0_PMMU0_MTNR_QCH_S0__QCH_EN,
    CMU_MTNR_SYSMMU_S0_PMMU0_MTNR_QCH_S0__CLK_REQ,
    CMU_MTNR_SYSMMU_S0_PMMU0_MTNR_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SYSMMU_S0_PMMU1_MTNR_QCH_S0__QCH_EN,
    CMU_MTNR_SYSMMU_S0_PMMU1_MTNR_QCH_S0__CLK_REQ,
    CMU_MTNR_SYSMMU_S0_PMMU1_MTNR_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SYSMMU_S0_PMMU2_MTNR_QCH_S0__QCH_EN,
    CMU_MTNR_SYSMMU_S0_PMMU2_MTNR_QCH_S0__CLK_REQ,
    CMU_MTNR_SYSMMU_S0_PMMU2_MTNR_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SYSMMU_S0_PMMU3_MTNR_QCH_S0__QCH_EN,
    CMU_MTNR_SYSMMU_S0_PMMU3_MTNR_QCH_S0__CLK_REQ,
    CMU_MTNR_SYSMMU_S0_PMMU3_MTNR_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_MTNR_VGEN_LITE_D0_MTNR_QCH__QCH_EN,
    CMU_MTNR_VGEN_LITE_D0_MTNR_QCH__CLK_REQ,
    CMU_MTNR_VGEN_LITE_D0_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_VGEN_LITE_D1_MTNR_QCH__QCH_EN,
    CMU_MTNR_VGEN_LITE_D1_MTNR_QCH__CLK_REQ,
    CMU_MTNR_VGEN_LITE_D1_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_VGEN_LITE_D2_MTNR_QCH__QCH_EN,
    CMU_MTNR_VGEN_LITE_D2_MTNR_QCH__CLK_REQ,
    CMU_MTNR_VGEN_LITE_D2_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_VGEN_LITE_D3_MTNR_QCH__QCH_EN,
    CMU_MTNR_VGEN_LITE_D3_MTNR_QCH__CLK_REQ,
    CMU_MTNR_VGEN_LITE_D3_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_VGEN_LITE_D4_MTNR_QCH__QCH_EN,
    CMU_MTNR_VGEN_LITE_D4_MTNR_QCH__CLK_REQ,
    CMU_MTNR_VGEN_LITE_D4_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_CMU_MTNR_QCH__QCH_EN,
    CMU_MTNR_CMU_MTNR_QCH__CLK_REQ,
    CMU_MTNR_CMU_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_D_TZPC_MTNR_QCH__QCH_EN,
    CMU_MTNR_D_TZPC_MTNR_QCH__CLK_REQ,
    CMU_MTNR_D_TZPC_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_ECU_MTNR_QCH__QCH_EN,
    CMU_MTNR_ECU_MTNR_QCH__CLK_REQ,
    CMU_MTNR_ECU_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_LH_INT_COMB_MTNR_QCH__QCH_EN,
    CMU_MTNR_LH_INT_COMB_MTNR_QCH__CLK_REQ,
    CMU_MTNR_LH_INT_COMB_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_PPMU_D0_MTNR_QCH__QCH_EN,
    CMU_MTNR_PPMU_D0_MTNR_QCH__CLK_REQ,
    CMU_MTNR_PPMU_D0_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_PPMU_D1_MTNR_QCH__QCH_EN,
    CMU_MTNR_PPMU_D1_MTNR_QCH__CLK_REQ,
    CMU_MTNR_PPMU_D1_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_PPMU_D2_MTNR_QCH__QCH_EN,
    CMU_MTNR_PPMU_D2_MTNR_QCH__CLK_REQ,
    CMU_MTNR_PPMU_D2_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_PPMU_D3_MTNR_QCH__QCH_EN,
    CMU_MTNR_PPMU_D3_MTNR_QCH__CLK_REQ,
    CMU_MTNR_PPMU_D3_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCP_QCH__QCH_EN,
    CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCP_QCH__CLK_REQ,
    CMU_MTNR_RSTNSYNC_CLK_MTNR_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH__QCH_EN,
    CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH__CLK_REQ,
    CMU_MTNR_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_S2PC_MTNR_QCH__QCH_EN,
    CMU_MTNR_S2PC_MTNR_QCH__CLK_REQ,
    CMU_MTNR_S2PC_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SLH_AXI_MI_P_MTNR_QCH__QCH_EN,
    CMU_MTNR_SLH_AXI_MI_P_MTNR_QCH__CLK_REQ,
    CMU_MTNR_SLH_AXI_MI_P_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SPC_MTNR_QCH__QCH_EN,
    CMU_MTNR_SPC_MTNR_QCH__CLK_REQ,
    CMU_MTNR_SPC_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_MTNR_SYSREG_MTNR_QCH__QCH_EN,
    CMU_MTNR_SYSREG_MTNR_QCH__CLK_REQ,
    CMU_MTNR_SYSREG_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_MUX_CLKCMU_NOCL0_NOC_USER__MUX_SEL,
    CMU_NOCL0_MUX_CLKCMU_NOCL0_NOC_USER__MUX_BUSY,
    CMU_NOCL0_MUX_CLKCMU_NOCL0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_CMU_NOCL0_CLKOUT0__BUSY,
    CMU_NOCL0_MUX_CLK_NOCL0_BOOST__SELECT,
    CMU_NOCL0_MUX_CLK_NOCL0_BOOST__BUSY,
    CMU_NOCL0_MUX_CLK_NOCL0_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_DIV_CLK_NOCL0_NOCP__DIVRATIO,
    CMU_NOCL0_DIV_CLK_NOCL0_NOCP__BUSY,
    CMU_NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D0_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D0_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D0_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D1_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D1_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D1_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D2_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D2_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D2_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D3_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D3_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_CHI_MI_D3_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_ALO_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_ALO_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_ALO_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G0_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G1_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G2_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SIU_G3_PPMU_NOCL0_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_MI_G_PPMU_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_CMU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_ECU_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_LH_INT_COMB_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_NOCIF_CMUTOPC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPC_SCI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D0_IRPS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D1_IRPS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D2_IRPS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D3_IRPS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_PPMU_D_MIF3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SLH_AXI_MI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SPC_NOCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SPC_NOCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SPC_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D0_IRPS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D1_IRPS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D2_IRPS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D3_IRPS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_D_MIF3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_WOW_DVFS_NOCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK_OSC__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK_OSC__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_CLK_OSC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_BLK_NOCL0_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM0_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM1_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM2_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__CGVAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__MANUAL,
    CMU_NOCL0_BLK_NOCL0_UID_CCI_IPCLKPORT_FRC_CCM3_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL0_LH_ACEL_MI_D0_G3D_QCH__QCH_EN,
    CMU_NOCL0_LH_ACEL_MI_D0_G3D_QCH__CLK_REQ,
    CMU_NOCL0_LH_ACEL_MI_D0_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_ACEL_MI_D1_G3D_QCH__QCH_EN,
    CMU_NOCL0_LH_ACEL_MI_D1_G3D_QCH__CLK_REQ,
    CMU_NOCL0_LH_ACEL_MI_D1_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_ACEL_MI_D2_G3D_QCH__QCH_EN,
    CMU_NOCL0_LH_ACEL_MI_D2_G3D_QCH__CLK_REQ,
    CMU_NOCL0_LH_ACEL_MI_D2_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_ACEL_MI_D3_G3D_QCH__QCH_EN,
    CMU_NOCL0_LH_ACEL_MI_D3_G3D_QCH__CLK_REQ,
    CMU_NOCL0_LH_ACEL_MI_D3_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_AST_MI_G_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_AST_MI_G_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_AST_MI_G_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_AST_MI_G_NOCL2A_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_AST_MI_G_NOCL2A_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_AST_MI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_AST_MI_G_NOCL2B_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_AST_MI_G_NOCL2B_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_AST_MI_G_NOCL2B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_ATB_SI_T_BDU_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_ATB_SI_T_BDU_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_ATB_SI_T_BDU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_CHI_MI_D0_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_CHI_MI_D0_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_CHI_MI_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_CHI_MI_D1_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_CHI_MI_D1_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_CHI_MI_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_CHI_MI_D2_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_CHI_MI_D2_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_CHI_MI_D2_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_CHI_MI_D3_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_CHI_MI_D3_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_CHI_MI_D3_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCD_QCH__QCH_EN,
    CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCD_QCH__CLK_REQ,
    CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCD_QCH__QCH_EN,
    CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCD_QCH__CLK_REQ,
    CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SIU_G0_PPMU_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_SIU_G0_PPMU_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_SIU_G0_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SIU_G1_PPMU_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_SIU_G1_PPMU_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_SIU_G1_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SIU_G2_PPMU_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_SIU_G2_PPMU_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_SIU_G2_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SIU_G3_PPMU_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_SIU_G3_PPMU_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_SIU_G3_PPMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_G3D_QCH__QCH_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_G3D_QCH__CLK_REQ,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF0_QCH__QCH_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF0_QCH__CLK_REQ,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF1_QCH__QCH_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF1_QCH__CLK_REQ,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF2_QCH__QCH_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF2_QCH__CLK_REQ,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF2_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF3_QCH__QCH_EN,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF3_QCH__CLK_REQ,
    CMU_NOCL0_SLH_AST_MI_G_PPMU_MIF3_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_QCH__QCH_EN,
    CMU_NOCL0_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_QCH__CLK_REQ,
    CMU_NOCL0_SLH_AST_SI_G_PPMU_NOCL0_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_BDU_QCH__QCH_EN,
    CMU_NOCL0_BDU_QCH__CLK_REQ,
    CMU_NOCL0_BDU_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_CMU_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_CMU_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_CMU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_D_TZPC_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_D_TZPC_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_D_TZPC_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_ECU_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_ECU_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_ECU_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_LH_INT_COMB_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_LH_INT_COMB_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_LH_INT_COMB_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_NOCIF_CMUTOPC_QCH__QCH_EN,
    CMU_NOCL0_NOCIF_CMUTOPC_QCH__CLK_REQ,
    CMU_NOCL0_NOCIF_CMUTOPC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_PPC_SCI_QCH__QCH_EN,
    CMU_NOCL0_PPC_SCI_QCH__CLK_REQ,
    CMU_NOCL0_PPC_SCI_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_PPMU_D0_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_PPMU_D0_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_PPMU_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_PPMU_D0_IRPS_QCH__QCH_EN,
    CMU_NOCL0_PPMU_D0_IRPS_QCH__CLK_REQ,
    CMU_NOCL0_PPMU_D0_IRPS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_PPMU_D1_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_PPMU_D1_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_PPMU_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_PPMU_D1_IRPS_QCH__QCH_EN,
    CMU_NOCL0_PPMU_D1_IRPS_QCH__CLK_REQ,
    CMU_NOCL0_PPMU_D1_IRPS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_PPMU_D2_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_PPMU_D2_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_PPMU_D2_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_PPMU_D2_IRPS_QCH__QCH_EN,
    CMU_NOCL0_PPMU_D2_IRPS_QCH__CLK_REQ,
    CMU_NOCL0_PPMU_D2_IRPS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_PPMU_D3_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_PPMU_D3_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_PPMU_D3_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_PPMU_D3_IRPS_QCH__QCH_EN,
    CMU_NOCL0_PPMU_D3_IRPS_QCH__CLK_REQ,
    CMU_NOCL0_PPMU_D3_IRPS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCP_QCH__QCH_EN,
    CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCP_QCH__CLK_REQ,
    CMU_NOCL0_RSTNSYNC_CLK_NOCL0_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCP_QCH__QCH_EN,
    CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCP_QCH__CLK_REQ,
    CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SLH_AXI_MI_P_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_SLH_AXI_MI_P_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_SLH_AXI_MI_P_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SPC_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_SPC_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_SPC_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_SYSREG_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_SYSREG_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_SYSREG_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_TREX_D_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_TREX_D_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_TREX_D_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D0_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D0_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D0_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D0_G3D_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D0_G3D_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D0_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D0_IRPS_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D0_IRPS_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D0_IRPS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D1_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D1_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D1_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D1_IRPS_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D1_IRPS_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D1_IRPS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D2_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D2_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D2_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D2_IRPS_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D2_IRPS_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D2_IRPS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D3_CPUCL0_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D3_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D3_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D3_IRPS_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D3_IRPS_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D3_IRPS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D_MIF0_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D_MIF0_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D_MIF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D_MIF1_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D_MIF1_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D_MIF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D_MIF2_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D_MIF2_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D_MIF2_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_D_MIF3_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_D_MIF3_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_D_MIF3_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_WOW_DVFS_NOCL0_QCH__QCH_EN,
    CMU_NOCL0_WOW_DVFS_NOCL0_QCH__CLK_REQ,
    CMU_NOCL0_WOW_DVFS_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_CCI_QCH__QCH_EN,
    CMU_NOCL0_CCI_QCH__CLK_REQ,
    CMU_NOCL0_CCI_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_RSTNSYNC_CLK_NOCL0_OSCCLK_QCH__QCH_EN,
    CMU_NOCL0_RSTNSYNC_CLK_NOCL0_OSCCLK_QCH__CLK_REQ,
    CMU_NOCL0_RSTNSYNC_CLK_NOCL0_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_QCH__QCH_EN,
    CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_QCH__CLK_REQ,
    CMU_NOCL0_RSTNSYNC_SR_CLK_NOCL0_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_MUX_CLKCMU_NOCL1_NOC_USER__MUX_SEL,
    CMU_NOCL1_MUX_CLKCMU_NOCL1_NOC_USER__MUX_BUSY,
    CMU_NOCL1_MUX_CLKCMU_NOCL1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_CMU_NOCL1_CLKOUT0__BUSY,
    CMU_NOCL1_MUX_CLK_NOCL1_BOOST__SELECT,
    CMU_NOCL1_MUX_CLK_NOCL1_BOOST__BUSY,
    CMU_NOCL1_MUX_CLK_NOCL1_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_DIV_CLK_NOCL1_NOCP__DIVRATIO,
    CMU_NOCL1_DIV_CLK_NOCL1_NOCP__BUSY,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D0_MODEM_IPCLKPORT_PCLKM__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D0_MODEM_IPCLKPORT_PCLKM__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D0_MODEM_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D1_MODEM_IPCLKPORT_PCLKM__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D1_MODEM_IPCLKPORT_PCLKM__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D1_MODEM_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D2_MODEM_IPCLKPORT_PCLKM__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D2_MODEM_IPCLKPORT_PCLKM__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_LLCAID_D2_MODEM_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_NS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S1_S_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_APB_ASYNC_SYSMMU_S0_MODEM_S2_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_DOF_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_DOF_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_DOF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ACEL_MI_D_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_DP_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_DP_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_DP_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_MI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ATB_SI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ATB_SI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_ATB_SI_T_PPMU_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D1_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D1_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_D_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_G_ETR_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_G_ETR_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_G_ETR_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_SI_IDP_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_SI_IDP_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_SI_IDP_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_MI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LLCAID_D0_MODEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LLCAID_D0_MODEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LLCAID_D0_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LLCAID_D1_MODEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LLCAID_D1_MODEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LLCAID_D1_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LLCAID_D2_MODEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LLCAID_D2_MODEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LLCAID_D2_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G0_PPMU_NOCL1_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G0_PPMU_NOCL1_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G0_PPMU_NOCL1_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G1_PPMU_NOCL1_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G1_PPMU_NOCL1_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G1_PPMU_NOCL1_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G2_PPMU_NOCL1_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G2_PPMU_NOCL1_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G2_PPMU_NOCL1_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G3_PPMU_NOCL1_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G3_PPMU_NOCL1_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SIU_G3_PPMU_NOCL1_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_ACEL_MI_D_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DOF_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DOF_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DOF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AST_MI_G_PPMU_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_D0_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_D2_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SYSMMU_S0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SYSMMU_S0_PMMU0_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_XIU_D2_MODEM_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_BARAC_P_MODEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_BARAC_P_MODEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_BARAC_P_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_CMU_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_CMU_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_CMU_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_ECU_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_ECU_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_ECU_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_DEBUGMUX_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_DP_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_DP_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_DP_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AST_SI_IG_G3DPPMU_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_IDP_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_IDP_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_MI_IDP_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_AXI_SI_P_MODEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_INT_COMB_NOCL1_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_LH_TAXI_SI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PBHA_GEN_D0_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PBHA_GEN_D1_MODEM_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_DP_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_CPUCL0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_P_PERIM_G3D_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S0_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S1_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S2_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_S3_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_SYNC_GEN_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D0_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D1_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_PPMU_TREX_D2_MODEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_S2PC_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_S2PC_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_S2PC_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_MI_P_PERIM_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P0_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P1_G3D_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_DOF_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_DOF_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_DOF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_ICPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_MIF3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_NOCL1_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SLH_AXI_SI_P_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SPC_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SPC_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SPC_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_VGEN_LITE_MODEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_BLK_NOCL1_UID_BLK_NOCL1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL1_BLK_NOCL1_UID_BLK_NOCL1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL1_BLK_NOCL1_UID_BLK_NOCL1_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL1_LH_ACEL_MI_D0_M2M_QCH__QCH_EN,
    CMU_NOCL1_LH_ACEL_MI_D0_M2M_QCH__CLK_REQ,
    CMU_NOCL1_LH_ACEL_MI_D0_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_ACEL_MI_D_AUD_QCH__QCH_EN,
    CMU_NOCL1_LH_ACEL_MI_D_AUD_QCH__CLK_REQ,
    CMU_NOCL1_LH_ACEL_MI_D_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_ACEL_MI_D_DOF_QCH__QCH_EN,
    CMU_NOCL1_LH_ACEL_MI_D_DOF_QCH__CLK_REQ,
    CMU_NOCL1_LH_ACEL_MI_D_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_ACEL_MI_D_ICPU_QCH__QCH_EN,
    CMU_NOCL1_LH_ACEL_MI_D_ICPU_QCH__CLK_REQ,
    CMU_NOCL1_LH_ACEL_MI_D_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_ACEL_MI_D_PSP_QCH__QCH_EN,
    CMU_NOCL1_LH_ACEL_MI_D_PSP_QCH__CLK_REQ,
    CMU_NOCL1_LH_ACEL_MI_D_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_ACEL_MI_D_UFS_QCH__QCH_EN,
    CMU_NOCL1_LH_ACEL_MI_D_UFS_QCH__CLK_REQ,
    CMU_NOCL1_LH_ACEL_MI_D_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AST_MI_IG_CPUCL0PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AST_MI_IG_DEBUGMUX_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AST_MI_IG_DEBUGMUX_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AST_MI_IG_DEBUGMUX_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AST_MI_IG_DP_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AST_MI_IG_DP_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AST_MI_IG_DP_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AST_MI_IG_G3DPPMU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AST_MI_IG_G3DPPMU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AST_MI_IG_G3DPPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AST_SI_G_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL1_LH_AST_SI_G_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL1_LH_AST_SI_G_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_ATB_SI_T_PPMU_CPUCL0_QCH__QCH_EN,
    CMU_NOCL1_LH_ATB_SI_T_PPMU_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL1_LH_ATB_SI_T_PPMU_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_MI_D0_DPUF0_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_MI_D0_DPUF0_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_MI_D0_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_MI_D1_DPUF0_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_MI_D1_DPUF0_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_MI_D1_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_MI_D1_M2M_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_MI_D1_M2M_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_MI_D1_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_MI_D1_MODEM_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_MI_D1_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_MI_D1_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_MI_D_PERIS_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_MI_D_PERIS_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_MI_D_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_MI_G_CSSYS_CPUCL0_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_MI_G_CSSYS_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_MI_G_CSSYS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_MI_G_ETR_CPUCL0_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_MI_G_ETR_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_MI_G_ETR_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_SI_IDP_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_SI_IDP_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_SI_IDP_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_MI_D0_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_MI_D0_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_MI_D0_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_MI_D0_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_MI_D0_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_MI_D0_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_MI_D1_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_MI_D1_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_MI_D1_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_MI_D1_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_MI_D1_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_MI_D1_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_MI_D2_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_MI_D2_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_MI_D2_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_MI_D2_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_MI_D2_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_MI_D2_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_MI_D3_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_MI_D3_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_MI_D3_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_MI_D3_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_MI_D3_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_MI_D3_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LLCAID_D0_MODEM_QCH__QCH_EN,
    CMU_NOCL1_LLCAID_D0_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_LLCAID_D0_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LLCAID_D1_MODEM_QCH__QCH_EN,
    CMU_NOCL1_LLCAID_D1_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_LLCAID_D1_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LLCAID_D2_MODEM_QCH__QCH_EN,
    CMU_NOCL1_LLCAID_D2_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_LLCAID_D2_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCD_QCH__QCH_EN,
    CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCD_QCH__CLK_REQ,
    CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCD_QCH__QCH_EN,
    CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCD_QCH__CLK_REQ,
    CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SIU_G0_PPMU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_SIU_G0_PPMU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_SIU_G0_PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SIU_G1_PPMU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_SIU_G1_PPMU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_SIU_G1_PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SIU_G2_PPMU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_SIU_G2_PPMU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_SIU_G2_PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SIU_G3_PPMU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_SIU_G3_PPMU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_SIU_G3_PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_ACEL_MI_D_HSI0_QCH__QCH_EN,
    CMU_NOCL1_SLH_ACEL_MI_D_HSI0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_ACEL_MI_D_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_AUD_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_AUD_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_DOF_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_DOF_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_DPUF0_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_DPUF0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_HSI0_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_HSI0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_ICPU_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_ICPU_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_M2M_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_M2M_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_MODEM_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL0_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_PERIS_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_PERIS_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_PSP_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_PSP_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_UFS_QCH__QCH_EN,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_UFS_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AST_MI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_MI_D0_MODEM_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_MI_D0_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_MI_D0_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_MI_D2_MODEM_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_MI_D2_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_MI_D2_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SYSMMU_S0_MODEM_QCH_S0__QCH_EN,
    CMU_NOCL1_SYSMMU_S0_MODEM_QCH_S0__CLK_REQ,
    CMU_NOCL1_SYSMMU_S0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SYSMMU_S0_PMMU0_MODEM_QCH_S0__QCH_EN,
    CMU_NOCL1_SYSMMU_S0_PMMU0_MODEM_QCH_S0__CLK_REQ,
    CMU_NOCL1_SYSMMU_S0_PMMU0_MODEM_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_BARAC_P_MODEM_QCH__QCH_EN,
    CMU_NOCL1_BARAC_P_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_BARAC_P_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_CMU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_CMU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_CMU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_D_TZPC_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_D_TZPC_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_D_TZPC_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_ECU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_ECU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_ECU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AST_SI_IG_CPUCL0PPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AST_SI_IG_DEBUGMUX_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AST_SI_IG_DEBUGMUX_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AST_SI_IG_DEBUGMUX_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AST_SI_IG_DP_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AST_SI_IG_DP_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AST_SI_IG_DP_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AST_SI_IG_G3DPPMU_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AST_SI_IG_G3DPPMU_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AST_SI_IG_G3DPPMU_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_MI_IDP_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_MI_IDP_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_MI_IDP_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_AXI_SI_P_MODEM_QCH__QCH_EN,
    CMU_NOCL1_LH_AXI_SI_P_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_LH_AXI_SI_P_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_INT_COMB_NOCL1_0_QCH__QCH_EN,
    CMU_NOCL1_LH_INT_COMB_NOCL1_0_QCH__CLK_REQ,
    CMU_NOCL1_LH_INT_COMB_NOCL1_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_INT_COMB_NOCL1_1_QCH__QCH_EN,
    CMU_NOCL1_LH_INT_COMB_NOCL1_1_QCH__CLK_REQ,
    CMU_NOCL1_LH_INT_COMB_NOCL1_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2A_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2B_QCH__QCH_EN,
    CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL1_LH_TAXI_SI_P_NOCL1_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PBHA_GEN_D0_MODEM_QCH__QCH_EN,
    CMU_NOCL1_PBHA_GEN_D0_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_PBHA_GEN_D0_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PBHA_GEN_D1_MODEM_QCH__QCH_EN,
    CMU_NOCL1_PBHA_GEN_D1_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_PBHA_GEN_D1_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_DP_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_PPMU_DP_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_DP_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_P_PERIM_CPUCL0_QCH__QCH_EN,
    CMU_NOCL1_PPMU_P_PERIM_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_P_PERIM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_P_PERIM_G3D_QCH__QCH_EN,
    CMU_NOCL1_PPMU_P_PERIM_G3D_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_P_PERIM_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_S0_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_PPMU_S0_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_S0_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_S1_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_PPMU_S1_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_S1_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_S2_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_PPMU_S2_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_S2_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_S3_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_PPMU_S3_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_S3_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_TREX_D0_MODEM_QCH__QCH_EN,
    CMU_NOCL1_PPMU_TREX_D0_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_TREX_D0_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_TREX_D1_MODEM_QCH__QCH_EN,
    CMU_NOCL1_PPMU_TREX_D1_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_TREX_D1_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_PPMU_TREX_D2_MODEM_QCH__QCH_EN,
    CMU_NOCL1_PPMU_TREX_D2_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_PPMU_TREX_D2_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCP_QCH__QCH_EN,
    CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCP_QCH__CLK_REQ,
    CMU_NOCL1_RSTNSYNC_CLK_NOCL1_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCP_QCH__QCH_EN,
    CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCP_QCH__CLK_REQ,
    CMU_NOCL1_RSTNSYNC_SR_CLK_NOCL1_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_S2PC_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_S2PC_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_S2PC_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_MI_P_PERIM_CPUCL0_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_MI_P_PERIM_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_MI_P_PERIM_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_MI_P_PERIM_G3D_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_MI_P_PERIM_G3D_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_MI_P_PERIM_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P0_G3D_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P0_G3D_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P0_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P1_G3D_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P1_G3D_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P1_G3D_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_AUD_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_AUD_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_AUD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_CPUCL0_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_CPUCL0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_DOF_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_DOF_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_DOF_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_DPUB_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_DPUB_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_DPUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_DPUF0_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_DPUF0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_DPUF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_GIC_PERIS_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_GIC_PERIS_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_HSI0_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_HSI0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_HSI0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_ICPU_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_ICPU_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_ICPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_M2M_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_M2M_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_M2M_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_MIF0_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_MIF0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_MIF0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_MIF1_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_MIF1_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_MIF1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_MIF2_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_MIF2_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_MIF2_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_MIF3_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_MIF3_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_MIF3_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_NOCL1_NOCL0_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_NOCL1_NOCL0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_NOCL1_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PERIC0_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PERIC0_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PERIC1_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PERIC1_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PERIC2_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PERIC2_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PERIS_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PERIS_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PSP_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_PSP_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SLH_AXI_SI_P_UFS_QCH__QCH_EN,
    CMU_NOCL1_SLH_AXI_SI_P_UFS_QCH__CLK_REQ,
    CMU_NOCL1_SLH_AXI_SI_P_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SPC_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_SPC_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_SPC_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_SYSREG_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_SYSREG_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_SYSREG_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_TREX_D_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_TREX_D_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_TREX_D_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_TREX_P_NOCL1_QCH__QCH_EN,
    CMU_NOCL1_TREX_P_NOCL1_QCH__CLK_REQ,
    CMU_NOCL1_TREX_P_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_VGEN_LITE_MODEM_QCH__QCH_EN,
    CMU_NOCL1_VGEN_LITE_MODEM_QCH__CLK_REQ,
    CMU_NOCL1_VGEN_LITE_MODEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL1_RSTNSYNC_CLK_NOCL1_OSCCLK_QCH__QCH_EN,
    CMU_NOCL1_RSTNSYNC_CLK_NOCL1_OSCCLK_QCH__CLK_REQ,
    CMU_NOCL1_RSTNSYNC_CLK_NOCL1_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER__MUX_SEL,
    CMU_NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER__MUX_BUSY,
    CMU_NOCL2A_MUX_CLKCMU_NOCL2A_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_CMU_NOCL2A_CLKOUT0__BUSY,
    CMU_NOCL2A_DIV_CLK_NOCL2A_NOCP__DIVRATIO,
    CMU_NOCL2A_DIV_CLK_NOCL2A_NOCP__BUSY,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D0_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D1_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D2_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D2_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D2_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D2_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D2_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D2_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AST_MI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_G_NOCL2A_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D0_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D1_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D2_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D2_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D2_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D3_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D3_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AXI_MI_D3_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D0_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D1_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D2_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_SI_D3_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SIU_G0_NOCL2A_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SIU_G0_NOCL2A_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SIU_G0_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SIU_G1_NOCL2A_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SIU_G1_NOCL2A_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SIU_G1_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SIU_G2_NOCL2A_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SIU_G2_NOCL2A_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SIU_G2_NOCL2A_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_MI_G_PPMU_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_MI_D_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_CMU_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_D_TZPC_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_ECU_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_AST_SI_IG_DEBUGMUX_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_0_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_0_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_1_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_1_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_INT_COMB_NOCL2A_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_LH_TAXI_MI_P_NOCL1_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S0_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S1_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S2_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_PPMU_TREX_S3_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_RSTNSYNC_SR_CLK_NOCL2A_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_BYRP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_BYRP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_BYRP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DLFE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MLSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MLSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MLSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MSNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MSNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MSNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MTNR_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MTNR_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_MTNR_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SLH_AXI_SI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SPC_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SPC_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SPC_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_SYSREG_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_D_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK_NOCL2A__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_TREX_P_NOCL2A_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_BLK_NOCL2A_UID_BLK_NOCL2A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_BLK_NOCL2A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2A_BLK_NOCL2A_UID_BLK_NOCL2A_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2A_LH_ACEL_MI_D0_MCSC_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D0_MCSC_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D0_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D0_MLSC_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D0_MLSC_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D0_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D0_MTNR_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D0_MTNR_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D0_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D0_RGBP_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D0_RGBP_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D0_YUVP_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D0_YUVP_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_MCSC_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_MCSC_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D1_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_MLSC_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_MLSC_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D1_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_MTNR_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_MTNR_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D1_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_RGBP_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_RGBP_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_YUVP_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D1_YUVP_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D2_CSIS_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D2_CSIS_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D2_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D2_MCSC_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D2_MCSC_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D2_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D_BYRP_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D_BYRP_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_ACEL_MI_D_HSI1_QCH__QCH_EN,
    CMU_NOCL2A_LH_ACEL_MI_D_HSI1_QCH__CLK_REQ,
    CMU_NOCL2A_LH_ACEL_MI_D_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_LH_AST_MI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_AST_SI_G_NOCL2A_NOCL0_QCH__QCH_EN,
    CMU_NOCL2A_LH_AST_SI_G_NOCL2A_NOCL0_QCH__CLK_REQ,
    CMU_NOCL2A_LH_AST_SI_G_NOCL2A_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_AXI_MI_D0_CSIS_QCH__QCH_EN,
    CMU_NOCL2A_LH_AXI_MI_D0_CSIS_QCH__CLK_REQ,
    CMU_NOCL2A_LH_AXI_MI_D0_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_AXI_MI_D1_CSIS_QCH__QCH_EN,
    CMU_NOCL2A_LH_AXI_MI_D1_CSIS_QCH__CLK_REQ,
    CMU_NOCL2A_LH_AXI_MI_D1_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_AXI_MI_D2_MTNR_QCH__QCH_EN,
    CMU_NOCL2A_LH_AXI_MI_D2_MTNR_QCH__CLK_REQ,
    CMU_NOCL2A_LH_AXI_MI_D2_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_AXI_MI_D3_MTNR_QCH__QCH_EN,
    CMU_NOCL2A_LH_AXI_MI_D3_MTNR_QCH__CLK_REQ,
    CMU_NOCL2A_LH_AXI_MI_D3_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_TAXI_MI_D0_SDMA_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_LH_TAXI_MI_D0_SDMA_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_LH_TAXI_MI_D0_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_TAXI_MI_D1_SDMA_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_LH_TAXI_MI_D1_SDMA_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_LH_TAXI_MI_D1_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_TAXI_MI_D2_SDMA_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_LH_TAXI_MI_D2_SDMA_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_LH_TAXI_MI_D2_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_TAXI_MI_D3_SDMA_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_LH_TAXI_MI_D3_SDMA_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_LH_TAXI_MI_D3_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_TAXI_SI_D0_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL2A_LH_TAXI_SI_D0_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2A_LH_TAXI_SI_D0_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_TAXI_SI_D1_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL2A_LH_TAXI_SI_D1_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2A_LH_TAXI_SI_D1_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_TAXI_SI_D2_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL2A_LH_TAXI_SI_D2_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2A_LH_TAXI_SI_D2_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_TAXI_SI_D3_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL2A_LH_TAXI_SI_D3_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2A_LH_TAXI_SI_D3_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCD_QCH__QCH_EN,
    CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCD_QCH__CLK_REQ,
    CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SIU_G0_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_SIU_G0_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_SIU_G0_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SIU_G1_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_SIU_G1_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_SIU_G1_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SIU_G2_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_SIU_G2_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_SIU_G2_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_BYRP_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_BYRP_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_CSIS_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_CSIS_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_HSI1_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_HSI1_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_MCSC_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_MCSC_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_MLSC_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_MLSC_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_MTNR_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_MTNR_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_RGBP_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_RGBP_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_SDMA_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_SDMA_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_UFD_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_UFD_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_YUVP_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_YUVP_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_MI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AST_SI_G_PPMU_NOCL2A_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_MI_D_UFD_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_MI_D_UFD_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_MI_D_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_CMU_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_CMU_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_CMU_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_D_TZPC_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_D_TZPC_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_D_TZPC_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_ECU_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_ECU_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_ECU_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_LH_AST_SI_IG_DEBUGMUX_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_INT_COMB_NOCL2A_0_QCH__QCH_EN,
    CMU_NOCL2A_LH_INT_COMB_NOCL2A_0_QCH__CLK_REQ,
    CMU_NOCL2A_LH_INT_COMB_NOCL2A_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_INT_COMB_NOCL2A_1_QCH__QCH_EN,
    CMU_NOCL2A_LH_INT_COMB_NOCL2A_1_QCH__CLK_REQ,
    CMU_NOCL2A_LH_INT_COMB_NOCL2A_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_LH_TAXI_MI_P_NOCL1_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_LH_TAXI_MI_P_NOCL1_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_LH_TAXI_MI_P_NOCL1_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_PPMU_TREX_S0_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_PPMU_TREX_S0_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_PPMU_TREX_S0_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_PPMU_TREX_S1_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_PPMU_TREX_S1_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_PPMU_TREX_S1_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_PPMU_TREX_S2_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_PPMU_TREX_S2_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_PPMU_TREX_S2_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_PPMU_TREX_S3_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_PPMU_TREX_S3_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_PPMU_TREX_S3_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_RSTNSYNC_CLK_NOCL2A_NOCP_QCH__QCH_EN,
    CMU_NOCL2A_RSTNSYNC_CLK_NOCL2A_NOCP_QCH__CLK_REQ,
    CMU_NOCL2A_RSTNSYNC_CLK_NOCL2A_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCP_QCH__QCH_EN,
    CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCP_QCH__CLK_REQ,
    CMU_NOCL2A_RSTNSYNC_SR_CLK_NOCL2A_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_BYRP_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_BYRP_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_BYRP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_CSIS_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_CSIS_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_DLFE_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_DLFE_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_DLFE_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_DNC_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_DNC_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_HSI1_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_HSI1_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_HSI1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_MCSC_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_MCSC_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_MLSC_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_MLSC_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_MLSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_MSNR_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_MSNR_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_MSNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_MTNR_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_MTNR_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_MTNR_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_RGBP_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_RGBP_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_YUVP_QCH__QCH_EN,
    CMU_NOCL2A_SLH_AXI_SI_P_YUVP_QCH__CLK_REQ,
    CMU_NOCL2A_SLH_AXI_SI_P_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SPC_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_SPC_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_SPC_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_SYSREG_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_SYSREG_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_SYSREG_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_TREX_D_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_TREX_D_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_TREX_D_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2A_TREX_P_NOCL2A_QCH__QCH_EN,
    CMU_NOCL2A_TREX_P_NOCL2A_QCH__CLK_REQ,
    CMU_NOCL2A_TREX_P_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_MUX_CLKCMU_NOCL2B_NOC_USER__MUX_SEL,
    CMU_NOCL2B_MUX_CLKCMU_NOCL2B_NOC_USER__MUX_BUSY,
    CMU_NOCL2B_MUX_CLKCMU_NOCL2B_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_CMU_NOCL2B_CLKOUT0__BUSY,
    CMU_NOCL2B_MUX_CLK_NOCL2B_BOOST__SELECT,
    CMU_NOCL2B_MUX_CLK_NOCL2B_BOOST__BUSY,
    CMU_NOCL2B_MUX_CLK_NOCL2B_BOOST__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_DIV_CLK_NOCL2B_NOCP__DIVRATIO,
    CMU_NOCL2B_DIV_CLK_NOCL2B_NOCP__BUSY,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_ACEL_MI_D0_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_ACEL_MI_D1_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_ACEL_MI_D2_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_ACEL_MI_D2_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_ACEL_MI_D2_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AST_MI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AST_MI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AST_MI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AST_SI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AST_SI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AST_SI_G_NOCL2B_NOCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D0_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D1_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D0_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D1_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D2_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_SI_D3_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SIU_G0_PPMU_NOCL2B_IPCLKPORT_I_ACLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SIU_G0_PPMU_NOCL2B_IPCLKPORT_I_ACLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SIU_G0_PPMU_NOCL2B_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_MI_G_PPMU_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_ACLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_ACLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_BARAC_P_GNSS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_BARAC_P_GNSS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_BARAC_P_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_CMU_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_CMU_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_CMU_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_D_TZPC_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_D_TZPC_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_D_TZPC_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_ECU_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_ECU_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_ECU_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AST_SI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AST_SI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_AST_SI_IG_BDU_NOCL2B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_INT_COMB_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_INT_COMB_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_INT_COMB_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_MI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_MI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_LH_TAXI_MI_P_NOCL1_NOCL2B_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S0_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S1_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S2_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_PPMU_S3_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_CLK_NOCL2B_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_CLK_NOCL2B_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_CLK_NOCL2B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_RSTNSYNC_SR_CLK_NOCL2B_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_GNSS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_LME_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SLH_AXI_SI_P_MFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SPC_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SPC_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SPC_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_SYSREG_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SYSREG_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_SYSREG_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_D_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK_NOCL2B__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK_NOCL2B__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK_NOCL2B__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_TREX_P_NOCL2B_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_BLK_NOCL2B_UID_BLK_NOCL2B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_BLK_NOCL2B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_NOCL2B_BLK_NOCL2B_UID_BLK_NOCL2B_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NOCL2B_LH_ACEL_MI_D0_LME_QCH__QCH_EN,
    CMU_NOCL2B_LH_ACEL_MI_D0_LME_QCH__CLK_REQ,
    CMU_NOCL2B_LH_ACEL_MI_D0_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_ACEL_MI_D1_LME_QCH__QCH_EN,
    CMU_NOCL2B_LH_ACEL_MI_D1_LME_QCH__CLK_REQ,
    CMU_NOCL2B_LH_ACEL_MI_D1_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_ACEL_MI_D2_LME_QCH__QCH_EN,
    CMU_NOCL2B_LH_ACEL_MI_D2_LME_QCH__CLK_REQ,
    CMU_NOCL2B_LH_ACEL_MI_D2_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_AST_MI_IG_BDU_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_LH_AST_MI_IG_BDU_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_LH_AST_MI_IG_BDU_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_AST_SI_G_NOCL2B_NOCL0_QCH__QCH_EN,
    CMU_NOCL2B_LH_AST_SI_G_NOCL2B_NOCL0_QCH__CLK_REQ,
    CMU_NOCL2B_LH_AST_SI_G_NOCL2B_NOCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_AXI_MI_D0_MFC_QCH__QCH_EN,
    CMU_NOCL2B_LH_AXI_MI_D0_MFC_QCH__CLK_REQ,
    CMU_NOCL2B_LH_AXI_MI_D0_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_AXI_MI_D0_MFD_QCH__QCH_EN,
    CMU_NOCL2B_LH_AXI_MI_D0_MFD_QCH__CLK_REQ,
    CMU_NOCL2B_LH_AXI_MI_D0_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_AXI_MI_D1_MFC_QCH__QCH_EN,
    CMU_NOCL2B_LH_AXI_MI_D1_MFC_QCH__CLK_REQ,
    CMU_NOCL2B_LH_AXI_MI_D1_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_AXI_MI_D1_MFD_QCH__QCH_EN,
    CMU_NOCL2B_LH_AXI_MI_D1_MFD_QCH__CLK_REQ,
    CMU_NOCL2B_LH_AXI_MI_D1_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_AXI_MI_D_ALIVE_QCH__QCH_EN,
    CMU_NOCL2B_LH_AXI_MI_D_ALIVE_QCH__CLK_REQ,
    CMU_NOCL2B_LH_AXI_MI_D_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_TAXI_SI_D0_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL2B_LH_TAXI_SI_D0_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2B_LH_TAXI_SI_D0_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_TAXI_SI_D1_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL2B_LH_TAXI_SI_D1_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2B_LH_TAXI_SI_D1_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_TAXI_SI_D2_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL2B_LH_TAXI_SI_D2_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2B_LH_TAXI_SI_D2_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_TAXI_SI_D3_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL2B_LH_TAXI_SI_D3_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2B_LH_TAXI_SI_D3_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCD_QCH__QCH_EN,
    CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCD_QCH__CLK_REQ,
    CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SIU_G0_PPMU_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_SIU_G0_PPMU_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_SIU_G0_PPMU_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_GNSS_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_GNSS_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_GNSS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_LME_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_LME_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFC_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFC_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFD_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFD_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AST_MI_G_PPMU_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AST_SI_G_PPMU_NOCL2B_NOCL1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_BARAC_P_GNSS_QCH__QCH_EN,
    CMU_NOCL2B_BARAC_P_GNSS_QCH__CLK_REQ,
    CMU_NOCL2B_BARAC_P_GNSS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_CMU_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_CMU_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_CMU_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_D_TZPC_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_D_TZPC_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_D_TZPC_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_ECU_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_ECU_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_ECU_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_AST_SI_IG_BDU_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_LH_AST_SI_IG_BDU_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_LH_AST_SI_IG_BDU_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_INT_COMB_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_LH_INT_COMB_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_LH_INT_COMB_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_LH_TAXI_MI_P_NOCL1_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_LH_TAXI_MI_P_NOCL1_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_LH_TAXI_MI_P_NOCL1_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_PPMU_S0_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_PPMU_S0_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_PPMU_S0_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_PPMU_S1_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_PPMU_S1_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_PPMU_S1_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_PPMU_S2_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_PPMU_S2_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_PPMU_S2_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_PPMU_S3_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_PPMU_S3_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_PPMU_S3_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_RSTNSYNC_CLK_NOCL2B_NOCP_QCH__QCH_EN,
    CMU_NOCL2B_RSTNSYNC_CLK_NOCL2B_NOCP_QCH__CLK_REQ,
    CMU_NOCL2B_RSTNSYNC_CLK_NOCL2B_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCP_QCH__QCH_EN,
    CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCP_QCH__CLK_REQ,
    CMU_NOCL2B_RSTNSYNC_SR_CLK_NOCL2B_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_ALIVE_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_ALIVE_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AXI_SI_P_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_GNSS_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_GNSS_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AXI_SI_P_GNSS_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_LME_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_LME_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AXI_SI_P_LME_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_MFC_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_MFC_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AXI_SI_P_MFC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_MFD_QCH__QCH_EN,
    CMU_NOCL2B_SLH_AXI_SI_P_MFD_QCH__CLK_REQ,
    CMU_NOCL2B_SLH_AXI_SI_P_MFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SPC_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_SPC_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_SPC_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_SYSREG_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_SYSREG_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_SYSREG_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_TREX_D_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_TREX_D_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_TREX_D_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NOCL2B_TREX_P_NOCL2B_QCH__QCH_EN,
    CMU_NOCL2B_TREX_P_NOCL2B_QCH__CLK_REQ,
    CMU_NOCL2B_TREX_P_NOCL2B_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_MUX_CLKALIVE_NPUMEM_NOC_USER__MUX_SEL,
    CMU_NPUMEM_MUX_CLKALIVE_NPUMEM_NOC_USER__MUX_BUSY,
    CMU_NPUMEM_MUX_CLKALIVE_NPUMEM_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_MUX_CLKCMU_NPUMEM_NOC_USER__MUX_SEL,
    CMU_NPUMEM_MUX_CLKCMU_NPUMEM_NOC_USER__MUX_BUSY,
    CMU_NPUMEM_MUX_CLKCMU_NPUMEM_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_CMU_NPUMEM_CLKOUT0__BUSY,
    CMU_NPUMEM_MUX_CLK_NPUMEM_NOC__SELECT,
    CMU_NPUMEM_MUX_CLK_NPUMEM_NOC__BUSY,
    CMU_NPUMEM_MUX_CLK_NPUMEM_NOC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_DIV_CLK_NPUMEM_NOCP__DIVRATIO,
    CMU_NPUMEM_DIV_CLK_NPUMEM_NOCP__BUSY,
    CMU_NPUMEM_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_IP_NPUMEM_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_CMU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_D_TZPC_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_ECU_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_LH_INT_COMB_NPUMEM_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_RSTNSYNC_SR_CLK_NPUMEM_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_SLH_AXI_MI_LP_DNC_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_SPC_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_SPC_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_SPC_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_SYSREG_NPUMEM_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_NPUMEM_BLK_NPUMEM_UID_BLK_NPUMEM_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_NPUMEM_IP_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_IP_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_IP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_IP_NPUMEM_QCH_2__QCH_EN,
    CMU_NPUMEM_IP_NPUMEM_QCH_2__CLK_REQ,
    CMU_NPUMEM_IP_NPUMEM_QCH_2__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH__QCH_EN,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCD_QCH__QCH_EN,
    CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCD_QCH__CLK_REQ,
    CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__QCH_EN,
    CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__CLK_REQ,
    CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_CMU_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_CMU_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_CMU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_D_TZPC_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_D_TZPC_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_D_TZPC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_ECU_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_ECU_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_ECU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_INT_COMB_NPUMEM_0_QCH__QCH_EN,
    CMU_NPUMEM_LH_INT_COMB_NPUMEM_0_QCH__CLK_REQ,
    CMU_NPUMEM_LH_INT_COMB_NPUMEM_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_LH_INT_COMB_NPUMEM_1_QCH__QCH_EN,
    CMU_NPUMEM_LH_INT_COMB_NPUMEM_1_QCH__CLK_REQ,
    CMU_NPUMEM_LH_INT_COMB_NPUMEM_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCP_QCH__QCH_EN,
    CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCP_QCH__CLK_REQ,
    CMU_NPUMEM_RSTNSYNC_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__QCH_EN,
    CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__CLK_REQ,
    CMU_NPUMEM_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_SLH_AXI_MI_LP_DNC_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_SLH_AXI_MI_LP_DNC_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_SLH_AXI_MI_LP_DNC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_SPC_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_SPC_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_SPC_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_NPUMEM_SYSREG_NPUMEM_QCH__QCH_EN,
    CMU_NPUMEM_SYSREG_NPUMEM_QCH__CLK_REQ,
    CMU_NPUMEM_SYSREG_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_MUX_CLKCMU_PERIC0_IP0_USER__MUX_SEL,
    CMU_PERIC0_MUX_CLKCMU_PERIC0_IP0_USER__MUX_BUSY,
    CMU_PERIC0_MUX_CLKCMU_PERIC0_IP0_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_MUX_CLKCMU_PERIC0_IP1_USER__MUX_SEL,
    CMU_PERIC0_MUX_CLKCMU_PERIC0_IP1_USER__MUX_BUSY,
    CMU_PERIC0_MUX_CLKCMU_PERIC0_IP1_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_MUX_CLKCMU_PERIC0_NOC_USER__MUX_SEL,
    CMU_PERIC0_MUX_CLKCMU_PERIC0_NOC_USER__MUX_BUSY,
    CMU_PERIC0_MUX_CLKCMU_PERIC0_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_CMU_PERIC0_CLKOUT0__BUSY,
    CMU_PERIC0_MUX_CLK_PERIC0_DBG_UART__SELECT,
    CMU_PERIC0_MUX_CLK_PERIC0_DBG_UART__BUSY,
    CMU_PERIC0_MUX_CLK_PERIC0_DBG_UART__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_MUX_CLK_PERIC0_I2C__SELECT,
    CMU_PERIC0_MUX_CLK_PERIC0_I2C__BUSY,
    CMU_PERIC0_MUX_CLK_PERIC0_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_MUX_CLK_PERIC0_USI04__SELECT,
    CMU_PERIC0_MUX_CLK_PERIC0_USI04__BUSY,
    CMU_PERIC0_MUX_CLK_PERIC0_USI04__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_MUX_CLK_PERIC0_USI22_SPI_I2C__SELECT,
    CMU_PERIC0_MUX_CLK_PERIC0_USI22_SPI_I2C__BUSY,
    CMU_PERIC0_MUX_CLK_PERIC0_USI22_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_DIV_CLK_PERIC0_DBG_UART__DIVRATIO,
    CMU_PERIC0_DIV_CLK_PERIC0_DBG_UART__BUSY,
    CMU_PERIC0_DIV_CLK_PERIC0_I2C__DIVRATIO,
    CMU_PERIC0_DIV_CLK_PERIC0_I2C__BUSY,
    CMU_PERIC0_DIV_CLK_PERIC0_USI04__DIVRATIO,
    CMU_PERIC0_DIV_CLK_PERIC0_USI04__BUSY,
    CMU_PERIC0_DIV_CLK_PERIC0_USI22_SPI_I2C__DIVRATIO,
    CMU_PERIC0_DIV_CLK_PERIC0_USI22_SPI_I2C__BUSY,
    CMU_PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_DBG_UART_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_CMU_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_DBG_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_GPIO_DSE_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_GPIO_DSE_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_GPIO_DSE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C00_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C01_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_I3C12_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_LH_INT_COMB_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_SPC_PERIC0_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_SPC_PERIC0_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_SPC_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI12_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI13_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI04_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI04_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI22_SPI_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI22_SPI_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_USI22_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC0_BLK_PERIC0_UID_USI22_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC0_I3C00_QCH_P__QCH_EN,
    CMU_PERIC0_I3C00_QCH_P__CLK_REQ,
    CMU_PERIC0_I3C00_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_I3C00_QCH_S__QCH_EN,
    CMU_PERIC0_I3C00_QCH_S__CLK_REQ,
    CMU_PERIC0_I3C00_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_I3C01_QCH_P__QCH_EN,
    CMU_PERIC0_I3C01_QCH_P__CLK_REQ,
    CMU_PERIC0_I3C01_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_I3C01_QCH_S__QCH_EN,
    CMU_PERIC0_I3C01_QCH_S__CLK_REQ,
    CMU_PERIC0_I3C01_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_I3C12_QCH_P__QCH_EN,
    CMU_PERIC0_I3C12_QCH_P__CLK_REQ,
    CMU_PERIC0_I3C12_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_I3C12_QCH_S__QCH_EN,
    CMU_PERIC0_I3C12_QCH_S__CLK_REQ,
    CMU_PERIC0_I3C12_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_CMU_PERIC0_QCH__QCH_EN,
    CMU_PERIC0_CMU_PERIC0_QCH__CLK_REQ,
    CMU_PERIC0_CMU_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_DBG_UART_QCH__QCH_EN,
    CMU_PERIC0_DBG_UART_QCH__CLK_REQ,
    CMU_PERIC0_DBG_UART_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_D_TZPC_PERIC0_QCH__QCH_EN,
    CMU_PERIC0_D_TZPC_PERIC0_QCH__CLK_REQ,
    CMU_PERIC0_D_TZPC_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_GPIO_DSE_QCH__QCH_EN,
    CMU_PERIC0_GPIO_DSE_QCH__CLK_REQ,
    CMU_PERIC0_GPIO_DSE_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_GPIO_PERIC0_QCH__QCH_EN,
    CMU_PERIC0_GPIO_PERIC0_QCH__CLK_REQ,
    CMU_PERIC0_GPIO_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_LH_INT_COMB_PERIC0_QCH__QCH_EN,
    CMU_PERIC0_LH_INT_COMB_PERIC0_QCH__CLK_REQ,
    CMU_PERIC0_LH_INT_COMB_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_PWM_QCH__QCH_EN,
    CMU_PERIC0_PWM_QCH__CLK_REQ,
    CMU_PERIC0_PWM_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_SLH_AXI_MI_P_PERIC0_QCH__QCH_EN,
    CMU_PERIC0_SLH_AXI_MI_P_PERIC0_QCH__CLK_REQ,
    CMU_PERIC0_SLH_AXI_MI_P_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_SPC_PERIC0_QCH__QCH_EN,
    CMU_PERIC0_SPC_PERIC0_QCH__CLK_REQ,
    CMU_PERIC0_SPC_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_SYSREG_PERIC0_QCH__QCH_EN,
    CMU_PERIC0_SYSREG_PERIC0_QCH__CLK_REQ,
    CMU_PERIC0_SYSREG_PERIC0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_USI04_I2C_QCH__QCH_EN,
    CMU_PERIC0_USI04_I2C_QCH__CLK_REQ,
    CMU_PERIC0_USI04_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_USI04_USI_QCH__QCH_EN,
    CMU_PERIC0_USI04_USI_QCH__CLK_REQ,
    CMU_PERIC0_USI04_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_USI12_I2C_QCH__QCH_EN,
    CMU_PERIC0_USI12_I2C_QCH__CLK_REQ,
    CMU_PERIC0_USI12_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_USI13_I2C_QCH__QCH_EN,
    CMU_PERIC0_USI13_I2C_QCH__CLK_REQ,
    CMU_PERIC0_USI13_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC0_USI22_SPI_I2C_QCH__QCH_EN,
    CMU_PERIC0_USI22_SPI_I2C_QCH__CLK_REQ,
    CMU_PERIC0_USI22_SPI_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_MUX_CLKCMU_PERIC1_IP0_USER__MUX_SEL,
    CMU_PERIC1_MUX_CLKCMU_PERIC1_IP0_USER__MUX_BUSY,
    CMU_PERIC1_MUX_CLKCMU_PERIC1_IP0_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLKCMU_PERIC1_IP1_USER__MUX_SEL,
    CMU_PERIC1_MUX_CLKCMU_PERIC1_IP1_USER__MUX_BUSY,
    CMU_PERIC1_MUX_CLKCMU_PERIC1_IP1_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLKCMU_PERIC1_NOC_USER__MUX_SEL,
    CMU_PERIC1_MUX_CLKCMU_PERIC1_NOC_USER__MUX_BUSY,
    CMU_PERIC1_MUX_CLKCMU_PERIC1_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_CMU_PERIC1_CLKOUT0__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_I2C__SELECT,
    CMU_PERIC1_MUX_CLK_PERIC1_I2C__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLK_PERIC1_SPI_MS_CTRL__SELECT,
    CMU_PERIC1_MUX_CLK_PERIC1_SPI_MS_CTRL__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLK_PERIC1_UART_BT__SELECT,
    CMU_PERIC1_MUX_CLK_PERIC1_UART_BT__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_UART_BT__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLK_PERIC1_USI07__SELECT,
    CMU_PERIC1_MUX_CLK_PERIC1_USI07__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_USI07__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLK_PERIC1_USI07_SPI_I2C__SELECT,
    CMU_PERIC1_MUX_CLK_PERIC1_USI07_SPI_I2C__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_USI07_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLK_PERIC1_USI08__SELECT,
    CMU_PERIC1_MUX_CLK_PERIC1_USI08__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_USI08__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLK_PERIC1_USI08_SPI_I2C__SELECT,
    CMU_PERIC1_MUX_CLK_PERIC1_USI08_SPI_I2C__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_USI08_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLK_PERIC1_USI09__SELECT,
    CMU_PERIC1_MUX_CLK_PERIC1_USI09__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_USI09__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_MUX_CLK_PERIC1_USI10__SELECT,
    CMU_PERIC1_MUX_CLK_PERIC1_USI10__BUSY,
    CMU_PERIC1_MUX_CLK_PERIC1_USI10__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_DIV_CLK_PERIC1_I2C__DIVRATIO,
    CMU_PERIC1_DIV_CLK_PERIC1_I2C__BUSY,
    CMU_PERIC1_DIV_CLK_PERIC1_SPI_MS_CTRL__DIVRATIO,
    CMU_PERIC1_DIV_CLK_PERIC1_SPI_MS_CTRL__BUSY,
    CMU_PERIC1_DIV_CLK_PERIC1_UART_BT__DIVRATIO,
    CMU_PERIC1_DIV_CLK_PERIC1_UART_BT__BUSY,
    CMU_PERIC1_DIV_CLK_PERIC1_USI07__DIVRATIO,
    CMU_PERIC1_DIV_CLK_PERIC1_USI07__BUSY,
    CMU_PERIC1_DIV_CLK_PERIC1_USI07_SPI_I2C__DIVRATIO,
    CMU_PERIC1_DIV_CLK_PERIC1_USI07_SPI_I2C__BUSY,
    CMU_PERIC1_DIV_CLK_PERIC1_USI08__DIVRATIO,
    CMU_PERIC1_DIV_CLK_PERIC1_USI08__BUSY,
    CMU_PERIC1_DIV_CLK_PERIC1_USI08_SPI_I2C__DIVRATIO,
    CMU_PERIC1_DIV_CLK_PERIC1_USI08_SPI_I2C__BUSY,
    CMU_PERIC1_DIV_CLK_PERIC1_USI09__DIVRATIO,
    CMU_PERIC1_DIV_CLK_PERIC1_USI09__BUSY,
    CMU_PERIC1_DIV_CLK_PERIC1_USI10__DIVRATIO,
    CMU_PERIC1_DIV_CLK_PERIC1_USI10__BUSY,
    CMU_PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_CMU_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C02_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C04_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_I3C05_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_LH_INT_COMB_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_PERIC1_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_SPC_PERIC1_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_SPC_PERIC1_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_SPC_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_SPI_MULTI_SLV_Q_CTRL_PERIC1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_BT_UART_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_UART_BT_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI07_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI07_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI08_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI08_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI09_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_USI10_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC1_BLK_PERIC1_UID_USI10_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC1_I3C02_QCH_P__QCH_EN,
    CMU_PERIC1_I3C02_QCH_P__CLK_REQ,
    CMU_PERIC1_I3C02_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_I3C02_QCH_S__QCH_EN,
    CMU_PERIC1_I3C02_QCH_S__CLK_REQ,
    CMU_PERIC1_I3C02_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_I3C04_QCH_P__QCH_EN,
    CMU_PERIC1_I3C04_QCH_P__CLK_REQ,
    CMU_PERIC1_I3C04_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_I3C04_QCH_S__QCH_EN,
    CMU_PERIC1_I3C04_QCH_S__CLK_REQ,
    CMU_PERIC1_I3C04_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_I3C05_QCH_P__QCH_EN,
    CMU_PERIC1_I3C05_QCH_P__CLK_REQ,
    CMU_PERIC1_I3C05_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_I3C05_QCH_S__QCH_EN,
    CMU_PERIC1_I3C05_QCH_S__CLK_REQ,
    CMU_PERIC1_I3C05_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_BT_UART_QCH__QCH_EN,
    CMU_PERIC1_BT_UART_QCH__CLK_REQ,
    CMU_PERIC1_BT_UART_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_CMU_PERIC1_QCH__QCH_EN,
    CMU_PERIC1_CMU_PERIC1_QCH__CLK_REQ,
    CMU_PERIC1_CMU_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_D_TZPC_PERIC1_QCH__QCH_EN,
    CMU_PERIC1_D_TZPC_PERIC1_QCH__CLK_REQ,
    CMU_PERIC1_D_TZPC_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_GPIO_PERIC1_QCH__QCH_EN,
    CMU_PERIC1_GPIO_PERIC1_QCH__CLK_REQ,
    CMU_PERIC1_GPIO_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_LH_INT_COMB_PERIC1_QCH__QCH_EN,
    CMU_PERIC1_LH_INT_COMB_PERIC1_QCH__CLK_REQ,
    CMU_PERIC1_LH_INT_COMB_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_PERIC1_I2C_QCH__QCH_EN,
    CMU_PERIC1_PERIC1_I2C_QCH__CLK_REQ,
    CMU_PERIC1_PERIC1_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_SLH_AXI_MI_P_PERIC1_QCH__QCH_EN,
    CMU_PERIC1_SLH_AXI_MI_P_PERIC1_QCH__CLK_REQ,
    CMU_PERIC1_SLH_AXI_MI_P_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_SPC_PERIC1_QCH__QCH_EN,
    CMU_PERIC1_SPC_PERIC1_QCH__CLK_REQ,
    CMU_PERIC1_SPC_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_SYSREG_PERIC1_QCH__QCH_EN,
    CMU_PERIC1_SYSREG_PERIC1_QCH__CLK_REQ,
    CMU_PERIC1_SYSREG_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI07_SPI_I2C_QCH__QCH_EN,
    CMU_PERIC1_USI07_SPI_I2C_QCH__CLK_REQ,
    CMU_PERIC1_USI07_SPI_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI07_USI_QCH__QCH_EN,
    CMU_PERIC1_USI07_USI_QCH__CLK_REQ,
    CMU_PERIC1_USI07_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI08_SPI_I2C_QCH__QCH_EN,
    CMU_PERIC1_USI08_SPI_I2C_QCH__CLK_REQ,
    CMU_PERIC1_USI08_SPI_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI08_USI_QCH__QCH_EN,
    CMU_PERIC1_USI08_USI_QCH__CLK_REQ,
    CMU_PERIC1_USI08_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI09_I2C_QCH__QCH_EN,
    CMU_PERIC1_USI09_I2C_QCH__CLK_REQ,
    CMU_PERIC1_USI09_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI09_USI_QCH__QCH_EN,
    CMU_PERIC1_USI09_USI_QCH__CLK_REQ,
    CMU_PERIC1_USI09_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI10_I2C_QCH__QCH_EN,
    CMU_PERIC1_USI10_I2C_QCH__CLK_REQ,
    CMU_PERIC1_USI10_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI10_USI_QCH__QCH_EN,
    CMU_PERIC1_USI10_USI_QCH__CLK_REQ,
    CMU_PERIC1_USI10_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI14_I2C_QCH__QCH_EN,
    CMU_PERIC1_USI14_I2C_QCH__CLK_REQ,
    CMU_PERIC1_USI14_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI15_I2C_QCH__QCH_EN,
    CMU_PERIC1_USI15_I2C_QCH__CLK_REQ,
    CMU_PERIC1_USI15_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_USI16_I2C_QCH__QCH_EN,
    CMU_PERIC1_USI16_I2C_QCH__CLK_REQ,
    CMU_PERIC1_USI16_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC1_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__QCH_EN,
    CMU_PERIC1_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__CLK_REQ,
    CMU_PERIC1_SPI_MULTI_SLV_Q_CTRL_PERIC1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_MUX_CLKCMU_PERIC2_IP0_USER__MUX_SEL,
    CMU_PERIC2_MUX_CLKCMU_PERIC2_IP0_USER__MUX_BUSY,
    CMU_PERIC2_MUX_CLKCMU_PERIC2_IP0_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLKCMU_PERIC2_IP1_USER__MUX_SEL,
    CMU_PERIC2_MUX_CLKCMU_PERIC2_IP1_USER__MUX_BUSY,
    CMU_PERIC2_MUX_CLKCMU_PERIC2_IP1_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLKCMU_PERIC2_NOC_USER__MUX_SEL,
    CMU_PERIC2_MUX_CLKCMU_PERIC2_NOC_USER__MUX_BUSY,
    CMU_PERIC2_MUX_CLKCMU_PERIC2_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_CMU_PERIC2_CLKOUT0__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_I2C__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_I2C__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_SPI_MS_CTRL__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_SPI_MS_CTRL__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_SPI_MS_CTRL__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_USI00__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_USI00__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_USI00__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_USI00_SPI_I2C__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_USI00_SPI_I2C__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_USI00_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_USI01__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_USI01__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_USI01__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_USI01_SPI_I2C__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_USI01_SPI_I2C__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_USI01_SPI_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_USI02__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_USI02__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_USI02__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_USI03__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_USI03__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_USI03__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_USI05__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_USI05__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_USI05__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_USI06__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_USI06__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_USI06__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_MUX_CLK_PERIC2_USI11__SELECT,
    CMU_PERIC2_MUX_CLK_PERIC2_USI11__BUSY,
    CMU_PERIC2_MUX_CLK_PERIC2_USI11__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_DIV_CLK_PERIC2_I2C__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_I2C__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_SPI_MS_CTRL__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_SPI_MS_CTRL__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_USI00__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_USI00__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_USI00_SPI_I2C__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_USI00_SPI_I2C__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_USI01__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_USI01__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_USI01_SPI_I2C__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_USI01_SPI_I2C__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_USI02__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_USI02__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_USI03__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_USI03__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_USI05__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_USI05__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_USI06__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_USI06__BUSY,
    CMU_PERIC2_DIV_CLK_PERIC2_USI11__DIVRATIO,
    CMU_PERIC2_DIV_CLK_PERIC2_USI11__BUSY,
    CMU_PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_CMU_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_D_TZPC_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_GPIO_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C03_OIS_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C06_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C07_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C08_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C09_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C10_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_I3C11_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_LH_INT_COMB_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_LP_CSIS_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_SLH_AXI_MI_P_PERIC2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_SPC_PERIC2_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_SPC_PERIC2_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_SPC_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_SYSREG_PERIC2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI17_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI18_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI19_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI20_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI21_I2C_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_XIU_P_PERIC2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_CLK_PERIC2_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_SPI_MS_CTRL_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_SPI_MULTI_SLV_Q_CTRL_PERIC2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI00_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI00_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI01_SPI_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI01_SPI_I2C_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI02_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI02_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI03_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI03_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI05_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI05_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI06_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI06_USI_OIS_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_RSTNSYNC_SR_CLK_PERIC2_USI11_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__CGVAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__MANUAL,
    CMU_PERIC2_BLK_PERIC2_UID_USI11_USI_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIC2_I3C03_OIS_QCH_P__QCH_EN,
    CMU_PERIC2_I3C03_OIS_QCH_P__CLK_REQ,
    CMU_PERIC2_I3C03_OIS_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C03_OIS_QCH_S__QCH_EN,
    CMU_PERIC2_I3C03_OIS_QCH_S__CLK_REQ,
    CMU_PERIC2_I3C03_OIS_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C06_QCH_P__QCH_EN,
    CMU_PERIC2_I3C06_QCH_P__CLK_REQ,
    CMU_PERIC2_I3C06_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C06_QCH_S__QCH_EN,
    CMU_PERIC2_I3C06_QCH_S__CLK_REQ,
    CMU_PERIC2_I3C06_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C07_QCH_P__QCH_EN,
    CMU_PERIC2_I3C07_QCH_P__CLK_REQ,
    CMU_PERIC2_I3C07_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C07_QCH_S__QCH_EN,
    CMU_PERIC2_I3C07_QCH_S__CLK_REQ,
    CMU_PERIC2_I3C07_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C08_QCH_P__QCH_EN,
    CMU_PERIC2_I3C08_QCH_P__CLK_REQ,
    CMU_PERIC2_I3C08_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C08_QCH_S__QCH_EN,
    CMU_PERIC2_I3C08_QCH_S__CLK_REQ,
    CMU_PERIC2_I3C08_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C09_QCH_P__QCH_EN,
    CMU_PERIC2_I3C09_QCH_P__CLK_REQ,
    CMU_PERIC2_I3C09_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C09_QCH_S__QCH_EN,
    CMU_PERIC2_I3C09_QCH_S__CLK_REQ,
    CMU_PERIC2_I3C09_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C10_QCH_P__QCH_EN,
    CMU_PERIC2_I3C10_QCH_P__CLK_REQ,
    CMU_PERIC2_I3C10_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C10_QCH_S__QCH_EN,
    CMU_PERIC2_I3C10_QCH_S__CLK_REQ,
    CMU_PERIC2_I3C10_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C11_QCH_P__QCH_EN,
    CMU_PERIC2_I3C11_QCH_P__CLK_REQ,
    CMU_PERIC2_I3C11_QCH_P__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_I3C11_QCH_S__QCH_EN,
    CMU_PERIC2_I3C11_QCH_S__CLK_REQ,
    CMU_PERIC2_I3C11_QCH_S__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_CMU_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_CMU_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_CMU_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_D_TZPC_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_D_TZPC_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_D_TZPC_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_GPIO_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_GPIO_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_GPIO_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_LH_INT_COMB_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_LH_INT_COMB_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_LH_INT_COMB_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_SLH_AXI_MI_LP_CSIS_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_SLH_AXI_MI_LP_CSIS_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_SLH_AXI_MI_LP_CSIS_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_SLH_AXI_MI_P_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_SLH_AXI_MI_P_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_SLH_AXI_MI_P_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_SPC_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_SPC_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_SPC_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_SYSREG_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_SYSREG_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_SYSREG_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI00_SPI_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI00_SPI_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI00_SPI_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI00_USI_QCH__QCH_EN,
    CMU_PERIC2_USI00_USI_QCH__CLK_REQ,
    CMU_PERIC2_USI00_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI01_SPI_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI01_SPI_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI01_SPI_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI01_USI_QCH__QCH_EN,
    CMU_PERIC2_USI01_USI_QCH__CLK_REQ,
    CMU_PERIC2_USI01_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI02_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI02_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI02_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI02_USI_QCH__QCH_EN,
    CMU_PERIC2_USI02_USI_QCH__CLK_REQ,
    CMU_PERIC2_USI02_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI03_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI03_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI03_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI03_USI_QCH__QCH_EN,
    CMU_PERIC2_USI03_USI_QCH__CLK_REQ,
    CMU_PERIC2_USI03_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI05_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI05_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI05_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI05_USI_OIS_QCH__QCH_EN,
    CMU_PERIC2_USI05_USI_OIS_QCH__CLK_REQ,
    CMU_PERIC2_USI05_USI_OIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI06_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI06_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI06_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI06_USI_OIS_QCH__QCH_EN,
    CMU_PERIC2_USI06_USI_OIS_QCH__CLK_REQ,
    CMU_PERIC2_USI06_USI_OIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI11_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI11_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI11_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI11_USI_QCH__QCH_EN,
    CMU_PERIC2_USI11_USI_QCH__CLK_REQ,
    CMU_PERIC2_USI11_USI_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI17_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI17_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI17_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI18_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI18_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI18_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI19_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI19_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI19_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI20_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI20_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI20_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_USI21_I2C_QCH__QCH_EN,
    CMU_PERIC2_USI21_I2C_QCH__CLK_REQ,
    CMU_PERIC2_USI21_I2C_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIC2_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__QCH_EN,
    CMU_PERIC2_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__CLK_REQ,
    CMU_PERIC2_SPI_MULTI_SLV_Q_CTRL_PERIC2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_MUX_CLKCMU_PERIS_NOC_USER__MUX_SEL,
    CMU_PERIS_MUX_CLKCMU_PERIS_NOC_USER__MUX_BUSY,
    CMU_PERIS_MUX_CLKCMU_PERIS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_MUX_CLKCMU_PERIS_TMU_USER__MUX_SEL,
    CMU_PERIS_MUX_CLKCMU_PERIS_TMU_USER__MUX_BUSY,
    CMU_PERIS_MUX_CLKCMU_PERIS_TMU_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_MUX_CLK_PERIS_GIC_USER__MUX_SEL,
    CMU_PERIS_MUX_CLK_PERIS_GIC_USER__MUX_BUSY,
    CMU_PERIS_MUX_CLK_PERIS_GIC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_CMU_PERIS_CLKOUT0__BUSY,
    CMU_PERIS_MUX_CLK_PERIS_GIC__SELECT,
    CMU_PERIS_MUX_CLK_PERIS_GIC__BUSY,
    CMU_PERIS_MUX_CLK_PERIS_GIC__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_MUX_CLK_PERIS_TMU0__SELECT,
    CMU_PERIS_MUX_CLK_PERIS_TMU0__BUSY,
    CMU_PERIS_MUX_CLK_PERIS_TMU0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_MUX_CLK_PERIS_TMU1__SELECT,
    CMU_PERIS_MUX_CLK_PERIS_TMU1__BUSY,
    CMU_PERIS_MUX_CLK_PERIS_TMU1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_MUX_CLK_PERIS_TMU2__SELECT,
    CMU_PERIS_MUX_CLK_PERIS_TMU2__BUSY,
    CMU_PERIS_MUX_CLK_PERIS_TMU2__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_MUX_CLK_PERIS_TMU3__SELECT,
    CMU_PERIS_MUX_CLK_PERIS_TMU3__BUSY,
    CMU_PERIS_MUX_CLK_PERIS_TMU3__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_MUX_CLK_PERIS_TMU4__SELECT,
    CMU_PERIS_MUX_CLK_PERIS_TMU4__BUSY,
    CMU_PERIS_MUX_CLK_PERIS_TMU4__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_DIV_CLK_PERIS_DIV_OSCCLK__DIVRATIO,
    CMU_PERIS_DIV_CLK_PERIS_DIV_OSCCLK__BUSY,
    CMU_PERIS_DIV_CLK_PERIS_NOCP__DIVRATIO,
    CMU_PERIS_DIV_CLK_PERIS_NOCP__BUSY,
    CMU_PERIS_DIV_CLK_PERIS_OTP__DIVRATIO,
    CMU_PERIS_DIV_CLK_PERIS_OTP__BUSY,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_GIC_IPCLKPORT_GICCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_LH_AST_MI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_LH_AST_MI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_LH_AST_MI_LD_ICC_CPUCL0_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_LH_AST_SI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_LH_AST_SI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_LH_AST_SI_LD_IRI_PERIS_CPUCL0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_GIC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_GIC_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_LLCAID_D_PERIS_IPCLKPORT_PCLKM__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_LLCAID_D_PERIS_IPCLKPORT_PCLKM__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_LLCAID_D_PERIS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_PDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_S2MPU_S0_PERIS_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_SPDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_PDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_AD_APB_P_VGEN_D_SPDMA_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_AXI_DS_128TO32_D_PERIS_IPCLKPORT_MAINCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_AXI_DS_128TO32_D_PERIS_IPCLKPORT_MAINCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_AXI_DS_128TO32_D_PERIS_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_LH_AXI_SI_D_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_LLCAID_D_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_LLCAID_D_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_LLCAID_D_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_S2MPU_S0_PERIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_S2MPU_S0_PMMU0_PERIS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_SLH_AST_SI_G_PPMU_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_SPDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_VGEN_D_PDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_VGEN_D_SPDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_XIU_D_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_XIU_MMU_PERIS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_CMU_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_LH_INT_COMB_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_SUB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_PARITY_INT_COMB_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_PARITY_INT_COMB_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_PARITY_INT_COMB_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_PPMU_D_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_QE_D_PDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_QE_D_SPDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_S2PC_PERIS_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_S2PC_PERIS_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_S2PC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_SLH_AXI_MI_P_PERIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_SPC_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_4_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_4_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_4_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_WDT0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_WDT1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_BLK_PERIS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_DFTMUX_PERIS_IPCLKPORT_I_CMU_CLKCMU_OTP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_0_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_1_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU2_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_2_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU3_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_3_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU4_IPCLKPORT_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU4_IPCLKPORT_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_RSTNSYNC_SR_CLK_PERIS_TMU4_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_BLK_PERIS_UID_TMU_4_IPCLKPORT_I_CLK__CGVAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_4_IPCLKPORT_I_CLK__MANUAL,
    CMU_PERIS_BLK_PERIS_UID_TMU_4_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PERIS_OTP_CON_SUB_QCH__QCH_EN,
    CMU_PERIS_OTP_CON_SUB_QCH__CLK_REQ,
    CMU_PERIS_OTP_CON_SUB_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_OTP_CON_TOP_QCH__QCH_EN,
    CMU_PERIS_OTP_CON_TOP_QCH__CLK_REQ,
    CMU_PERIS_OTP_CON_TOP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_GIC_QCH__QCH_EN,
    CMU_PERIS_GIC_QCH__CLK_REQ,
    CMU_PERIS_GIC_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_LH_AST_MI_LD_ICC_CPUCL0_PERIS_QCH__QCH_EN,
    CMU_PERIS_LH_AST_MI_LD_ICC_CPUCL0_PERIS_QCH__CLK_REQ,
    CMU_PERIS_LH_AST_MI_LD_ICC_CPUCL0_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_LH_AST_SI_LD_IRI_PERIS_CPUCL0_QCH__QCH_EN,
    CMU_PERIS_LH_AST_SI_LD_IRI_PERIS_CPUCL0_QCH__CLK_REQ,
    CMU_PERIS_LH_AST_SI_LD_IRI_PERIS_CPUCL0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_SLH_AXI_MI_P_GIC_PERIS_QCH__QCH_EN,
    CMU_PERIS_SLH_AXI_MI_P_GIC_PERIS_QCH__CLK_REQ,
    CMU_PERIS_SLH_AXI_MI_P_GIC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_LH_AXI_SI_D_PERIS_QCH__QCH_EN,
    CMU_PERIS_LH_AXI_SI_D_PERIS_QCH__CLK_REQ,
    CMU_PERIS_LH_AXI_SI_D_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_LLCAID_D_PERIS_QCH__QCH_EN,
    CMU_PERIS_LLCAID_D_PERIS_QCH__CLK_REQ,
    CMU_PERIS_LLCAID_D_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_PDMA_QCH__QCH_EN,
    CMU_PERIS_PDMA_QCH__CLK_REQ,
    CMU_PERIS_PDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_S2MPU_S0_PERIS_QCH_S0__QCH_EN,
    CMU_PERIS_S2MPU_S0_PERIS_QCH_S0__CLK_REQ,
    CMU_PERIS_S2MPU_S0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_PERIS_S2MPU_S0_PMMU0_PERIS_QCH_S0__QCH_EN,
    CMU_PERIS_S2MPU_S0_PMMU0_PERIS_QCH_S0__CLK_REQ,
    CMU_PERIS_S2MPU_S0_PMMU0_PERIS_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_PERIS_SLH_AST_SI_G_PPMU_PERIS_QCH__QCH_EN,
    CMU_PERIS_SLH_AST_SI_G_PPMU_PERIS_QCH__CLK_REQ,
    CMU_PERIS_SLH_AST_SI_G_PPMU_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_SPDMA_QCH__QCH_EN,
    CMU_PERIS_SPDMA_QCH__CLK_REQ,
    CMU_PERIS_SPDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_VGEN_D_PDMA_QCH__QCH_EN,
    CMU_PERIS_VGEN_D_PDMA_QCH__CLK_REQ,
    CMU_PERIS_VGEN_D_PDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_VGEN_D_SPDMA_QCH__QCH_EN,
    CMU_PERIS_VGEN_D_SPDMA_QCH__CLK_REQ,
    CMU_PERIS_VGEN_D_SPDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_CMU_PERIS_QCH__QCH_EN,
    CMU_PERIS_CMU_PERIS_QCH__CLK_REQ,
    CMU_PERIS_CMU_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_D_TZPC_PERIS_QCH__QCH_EN,
    CMU_PERIS_D_TZPC_PERIS_QCH__CLK_REQ,
    CMU_PERIS_D_TZPC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_LH_INT_COMB_PERIS_QCH__QCH_EN,
    CMU_PERIS_LH_INT_COMB_PERIS_QCH__CLK_REQ,
    CMU_PERIS_LH_INT_COMB_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_PARITY_INT_COMB_QCH__QCH_EN,
    CMU_PERIS_PARITY_INT_COMB_QCH__CLK_REQ,
    CMU_PERIS_PARITY_INT_COMB_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_PPMU_D_PERIS_QCH__QCH_EN,
    CMU_PERIS_PPMU_D_PERIS_QCH__CLK_REQ,
    CMU_PERIS_PPMU_D_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_QE_D_PDMA_QCH__QCH_EN,
    CMU_PERIS_QE_D_PDMA_QCH__CLK_REQ,
    CMU_PERIS_QE_D_PDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_QE_D_SPDMA_QCH__QCH_EN,
    CMU_PERIS_QE_D_SPDMA_QCH__CLK_REQ,
    CMU_PERIS_QE_D_SPDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_S2PC_PERIS_QCH__QCH_EN,
    CMU_PERIS_S2PC_PERIS_QCH__CLK_REQ,
    CMU_PERIS_S2PC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_SLH_AXI_MI_P_PERIS_QCH__QCH_EN,
    CMU_PERIS_SLH_AXI_MI_P_PERIS_QCH__CLK_REQ,
    CMU_PERIS_SLH_AXI_MI_P_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_SPC_PERIS_QCH__QCH_EN,
    CMU_PERIS_SPC_PERIS_QCH__CLK_REQ,
    CMU_PERIS_SPC_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_SYSREG_PERIS_QCH__QCH_EN,
    CMU_PERIS_SYSREG_PERIS_QCH__CLK_REQ,
    CMU_PERIS_SYSREG_PERIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_TMU_0_QCH__QCH_EN,
    CMU_PERIS_TMU_0_QCH__CLK_REQ,
    CMU_PERIS_TMU_0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_TMU_1_QCH__QCH_EN,
    CMU_PERIS_TMU_1_QCH__CLK_REQ,
    CMU_PERIS_TMU_1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_TMU_2_QCH__QCH_EN,
    CMU_PERIS_TMU_2_QCH__CLK_REQ,
    CMU_PERIS_TMU_2_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_TMU_3_QCH__QCH_EN,
    CMU_PERIS_TMU_3_QCH__CLK_REQ,
    CMU_PERIS_TMU_3_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_TMU_4_QCH__QCH_EN,
    CMU_PERIS_TMU_4_QCH__CLK_REQ,
    CMU_PERIS_TMU_4_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_WDT0_QCH__QCH_EN,
    CMU_PERIS_WDT0_QCH__CLK_REQ,
    CMU_PERIS_WDT0_QCH__IGNORE_FORCE_PM_EN,
    CMU_PERIS_WDT1_QCH__QCH_EN,
    CMU_PERIS_WDT1_QCH__CLK_REQ,
    CMU_PERIS_WDT1_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_MUX_CLKCMU_RGBP_NOC_USER__MUX_SEL,
    CMU_RGBP_MUX_CLKCMU_RGBP_NOC_USER__MUX_BUSY,
    CMU_RGBP_MUX_CLKCMU_RGBP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_CMU_RGBP_CLKOUT0__BUSY,
    CMU_RGBP_DIV_CLK_RGBP_NOCP__DIVRATIO,
    CMU_RGBP_DIV_CLK_RGBP_NOCP__BUSY,
    CMU_RGBP_BLK_RGBP_UID_AD_APB_C0_RGBP_IPCLKPORT_PCLKM__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_AD_APB_C0_RGBP_IPCLKPORT_PCLKM__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_AD_APB_C0_RGBP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_ACEL_SI_D0_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_ACEL_SI_D0_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_ACEL_SI_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_ACEL_SI_D1_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_ACEL_SI_D1_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_ACEL_SI_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF0_BYRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF1_BYRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF2_BYRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_MI_OTF3_BYRP_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF0_RGBP_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF1_RGBP_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF2_RGBP_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_AST_SI_OTF3_RGBP_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LLCAID_D0_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LLCAID_D0_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LLCAID_D0_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LLCAID_D1_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LLCAID_D1_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LLCAID_D1_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_L_SIU_RGBP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_RGBP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_SLH_AST_SI_G_PPMU_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_SYSMMU_S0_PMMU1_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_SYSMMU_S0_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D10_RGBP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D10_RGBP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D10_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D11_RGBP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D11_RGBP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D11_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D12_RGBP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D12_RGBP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D12_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D13_RGBP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D13_RGBP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_D13_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_VGEN_LITE_RGBP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_XIU_D0_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_XIU_D1_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_XIU_MMU_RGBP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_CMU_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_D_TZPC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_LH_INT_COMB_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D0_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_PPMU_D1_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_RSTNSYNC_SR_CLK_RGBP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_S2PC_RGBP_IPCLKPORT_PCLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_S2PC_RGBP_IPCLKPORT_PCLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_S2PC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_SLH_AXI_MI_P_RGBP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_SPC_RGBP_IPCLKPORT_PCLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_SPC_RGBP_IPCLKPORT_PCLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_SPC_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_SYSREG_RGBP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_RGBP_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_RGBP_BLK_RGBP_UID_BLK_RGBP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_RGBP_LH_ACEL_SI_D0_RGBP_QCH__QCH_EN,
    CMU_RGBP_LH_ACEL_SI_D0_RGBP_QCH__CLK_REQ,
    CMU_RGBP_LH_ACEL_SI_D0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_ACEL_SI_D1_RGBP_QCH__QCH_EN,
    CMU_RGBP_LH_ACEL_SI_D1_RGBP_QCH__CLK_REQ,
    CMU_RGBP_LH_ACEL_SI_D1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_AST_MI_OTF0_BYRP_RGBP_QCH__QCH_EN,
    CMU_RGBP_LH_AST_MI_OTF0_BYRP_RGBP_QCH__CLK_REQ,
    CMU_RGBP_LH_AST_MI_OTF0_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_AST_MI_OTF1_BYRP_RGBP_QCH__QCH_EN,
    CMU_RGBP_LH_AST_MI_OTF1_BYRP_RGBP_QCH__CLK_REQ,
    CMU_RGBP_LH_AST_MI_OTF1_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_AST_MI_OTF2_BYRP_RGBP_QCH__QCH_EN,
    CMU_RGBP_LH_AST_MI_OTF2_BYRP_RGBP_QCH__CLK_REQ,
    CMU_RGBP_LH_AST_MI_OTF2_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_AST_MI_OTF3_BYRP_RGBP_QCH__QCH_EN,
    CMU_RGBP_LH_AST_MI_OTF3_BYRP_RGBP_QCH__CLK_REQ,
    CMU_RGBP_LH_AST_MI_OTF3_BYRP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_AST_SI_OTF0_RGBP_CSIS_QCH__QCH_EN,
    CMU_RGBP_LH_AST_SI_OTF0_RGBP_CSIS_QCH__CLK_REQ,
    CMU_RGBP_LH_AST_SI_OTF0_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_AST_SI_OTF1_RGBP_CSIS_QCH__QCH_EN,
    CMU_RGBP_LH_AST_SI_OTF1_RGBP_CSIS_QCH__CLK_REQ,
    CMU_RGBP_LH_AST_SI_OTF1_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_AST_SI_OTF2_RGBP_CSIS_QCH__QCH_EN,
    CMU_RGBP_LH_AST_SI_OTF2_RGBP_CSIS_QCH__CLK_REQ,
    CMU_RGBP_LH_AST_SI_OTF2_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_AST_SI_OTF3_RGBP_CSIS_QCH__QCH_EN,
    CMU_RGBP_LH_AST_SI_OTF3_RGBP_CSIS_QCH__CLK_REQ,
    CMU_RGBP_LH_AST_SI_OTF3_RGBP_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LLCAID_D0_RGBP_QCH__QCH_EN,
    CMU_RGBP_LLCAID_D0_RGBP_QCH__CLK_REQ,
    CMU_RGBP_LLCAID_D0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LLCAID_D1_RGBP_QCH__QCH_EN,
    CMU_RGBP_LLCAID_D1_RGBP_QCH__CLK_REQ,
    CMU_RGBP_LLCAID_D1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_L_SIU_RGBP_QCH__QCH_EN,
    CMU_RGBP_L_SIU_RGBP_QCH__CLK_REQ,
    CMU_RGBP_L_SIU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_RGBP_QCH__QCH_EN,
    CMU_RGBP_RGBP_QCH__CLK_REQ,
    CMU_RGBP_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_RGBP_QCH_VOTF0__QCH_EN,
    CMU_RGBP_RGBP_QCH_VOTF0__CLK_REQ,
    CMU_RGBP_RGBP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    CMU_RGBP_SLH_AST_SI_G_PPMU_RGBP_QCH__QCH_EN,
    CMU_RGBP_SLH_AST_SI_G_PPMU_RGBP_QCH__CLK_REQ,
    CMU_RGBP_SLH_AST_SI_G_PPMU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_SYSMMU_S0_PMMU0_RGBP_QCH_S0__QCH_EN,
    CMU_RGBP_SYSMMU_S0_PMMU0_RGBP_QCH_S0__CLK_REQ,
    CMU_RGBP_SYSMMU_S0_PMMU0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_RGBP_SYSMMU_S0_PMMU1_RGBP_QCH_S0__QCH_EN,
    CMU_RGBP_SYSMMU_S0_PMMU1_RGBP_QCH_S0__CLK_REQ,
    CMU_RGBP_SYSMMU_S0_PMMU1_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_RGBP_SYSMMU_S0_RGBP_QCH_S0__QCH_EN,
    CMU_RGBP_SYSMMU_S0_RGBP_QCH_S0__CLK_REQ,
    CMU_RGBP_SYSMMU_S0_RGBP_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_RGBP_VGEN_D10_RGBP_QCH__QCH_EN,
    CMU_RGBP_VGEN_D10_RGBP_QCH__CLK_REQ,
    CMU_RGBP_VGEN_D10_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_VGEN_D11_RGBP_QCH__QCH_EN,
    CMU_RGBP_VGEN_D11_RGBP_QCH__CLK_REQ,
    CMU_RGBP_VGEN_D11_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_VGEN_D12_RGBP_QCH__QCH_EN,
    CMU_RGBP_VGEN_D12_RGBP_QCH__CLK_REQ,
    CMU_RGBP_VGEN_D12_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_VGEN_D13_RGBP_QCH__QCH_EN,
    CMU_RGBP_VGEN_D13_RGBP_QCH__CLK_REQ,
    CMU_RGBP_VGEN_D13_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_VGEN_LITE_RGBP_QCH__QCH_EN,
    CMU_RGBP_VGEN_LITE_RGBP_QCH__CLK_REQ,
    CMU_RGBP_VGEN_LITE_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_CMU_RGBP_QCH__QCH_EN,
    CMU_RGBP_CMU_RGBP_QCH__CLK_REQ,
    CMU_RGBP_CMU_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_D_TZPC_RGBP_QCH__QCH_EN,
    CMU_RGBP_D_TZPC_RGBP_QCH__CLK_REQ,
    CMU_RGBP_D_TZPC_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_LH_INT_COMB_RGBP_QCH__QCH_EN,
    CMU_RGBP_LH_INT_COMB_RGBP_QCH__CLK_REQ,
    CMU_RGBP_LH_INT_COMB_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_PPMU_D0_RGBP_QCH__QCH_EN,
    CMU_RGBP_PPMU_D0_RGBP_QCH__CLK_REQ,
    CMU_RGBP_PPMU_D0_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_PPMU_D1_RGBP_QCH__QCH_EN,
    CMU_RGBP_PPMU_D1_RGBP_QCH__CLK_REQ,
    CMU_RGBP_PPMU_D1_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_S2PC_RGBP_QCH__QCH_EN,
    CMU_RGBP_S2PC_RGBP_QCH__CLK_REQ,
    CMU_RGBP_S2PC_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_SLH_AXI_MI_P_RGBP_QCH__QCH_EN,
    CMU_RGBP_SLH_AXI_MI_P_RGBP_QCH__CLK_REQ,
    CMU_RGBP_SLH_AXI_MI_P_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_SPC_RGBP_QCH__QCH_EN,
    CMU_RGBP_SPC_RGBP_QCH__CLK_REQ,
    CMU_RGBP_SPC_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_RGBP_SYSREG_RGBP_QCH__QCH_EN,
    CMU_RGBP_SYSREG_RGBP_QCH__CLK_REQ,
    CMU_RGBP_SYSREG_RGBP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_MUX_CLKCMU_SDMA_NOC_USER__MUX_SEL,
    CMU_SDMA_MUX_CLKCMU_SDMA_NOC_USER__MUX_BUSY,
    CMU_SDMA_MUX_CLKCMU_SDMA_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_CMU_SDMA_CLKOUT0__BUSY,
    CMU_SDMA_DIV_CLK_SDMA_NOCP__DIVRATIO,
    CMU_SDMA_DIV_CLK_SDMA_NOCP__BUSY,
    CMU_SDMA_BLK_SDMA_UID_AS_APB_VGEN_D_IPDNC_IPCLKPORT_PCLKM__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_AS_APB_VGEN_D_IPDNC_IPCLKPORT_PCLKM__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_AS_APB_VGEN_D_IPDNC_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_IP_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_AXI_MI_LD_MMU_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D0_SDMA_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D1_SDMA_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D2_SDMA_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_TAXI_SI_D3_SDMA_NOCL2A_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D0_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D0_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D0_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D1_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D1_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D1_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D2_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D2_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D2_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D3_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D3_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D3_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D_IPDNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D_IPDNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LLCAID_D_IPDNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SIU_G_PPMU_SDMA_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SLH_AST_SI_G_PPMU_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU1_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU2_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_PMMU3_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S1_PMMU0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SYSMMU_S1_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D0_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D0_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D0_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D1_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D1_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D1_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D2_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D2_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D2_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D3_SDMA_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D3_SDMA_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D3_SDMA_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D_IPDNC_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D_IPDNC_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_VGEN_D_IPDNC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_XIU_MMU0_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_XIU_MMU_SDMA_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_CMU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_ECU_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_LH_INT_COMB_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_IPDNC_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA2_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_PPMU_SDMA3_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_S2PC_SDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_S2PC_SDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_S2PC_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SPC_SDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SPC_SDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SPC_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_TREX_D_SDMA_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_SDMA_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_SDMA_BLK_SDMA_UID_BLK_SDMA_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SDMA_IP_SDMA_QCH__QCH_EN,
    CMU_SDMA_IP_SDMA_QCH__CLK_REQ,
    CMU_SDMA_IP_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__QCH_EN,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__CLK_REQ,
    CMU_SDMA_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH__QCH_EN,
    CMU_SDMA_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH__CLK_REQ,
    CMU_SDMA_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH__QCH_EN,
    CMU_SDMA_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH__CLK_REQ,
    CMU_SDMA_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH__QCH_EN,
    CMU_SDMA_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH__CLK_REQ,
    CMU_SDMA_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH__QCH_EN,
    CMU_SDMA_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH__CLK_REQ,
    CMU_SDMA_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LLCAID_D0_SDMA_QCH__QCH_EN,
    CMU_SDMA_LLCAID_D0_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LLCAID_D0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LLCAID_D1_SDMA_QCH__QCH_EN,
    CMU_SDMA_LLCAID_D1_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LLCAID_D1_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LLCAID_D2_SDMA_QCH__QCH_EN,
    CMU_SDMA_LLCAID_D2_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LLCAID_D2_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LLCAID_D3_SDMA_QCH__QCH_EN,
    CMU_SDMA_LLCAID_D3_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LLCAID_D3_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LLCAID_D_IPDNC_QCH__QCH_EN,
    CMU_SDMA_LLCAID_D_IPDNC_QCH__CLK_REQ,
    CMU_SDMA_LLCAID_D_IPDNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCD_QCH__QCH_EN,
    CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCD_QCH__CLK_REQ,
    CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__QCH_EN,
    CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__CLK_REQ,
    CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SIU_G_PPMU_SDMA_QCH__QCH_EN,
    CMU_SDMA_SIU_G_PPMU_SDMA_QCH__CLK_REQ,
    CMU_SDMA_SIU_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SLH_AST_SI_G_PPMU_SDMA_QCH__QCH_EN,
    CMU_SDMA_SLH_AST_SI_G_PPMU_SDMA_QCH__CLK_REQ,
    CMU_SDMA_SLH_AST_SI_G_PPMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SYSMMU_S0_PMMU0_SDMA_QCH_S0__QCH_EN,
    CMU_SDMA_SYSMMU_S0_PMMU0_SDMA_QCH_S0__CLK_REQ,
    CMU_SDMA_SYSMMU_S0_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SYSMMU_S0_PMMU1_SDMA_QCH_S0__QCH_EN,
    CMU_SDMA_SYSMMU_S0_PMMU1_SDMA_QCH_S0__CLK_REQ,
    CMU_SDMA_SYSMMU_S0_PMMU1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SYSMMU_S0_PMMU2_SDMA_QCH_S0__QCH_EN,
    CMU_SDMA_SYSMMU_S0_PMMU2_SDMA_QCH_S0__CLK_REQ,
    CMU_SDMA_SYSMMU_S0_PMMU2_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SYSMMU_S0_PMMU3_SDMA_QCH_S0__QCH_EN,
    CMU_SDMA_SYSMMU_S0_PMMU3_SDMA_QCH_S0__CLK_REQ,
    CMU_SDMA_SYSMMU_S0_PMMU3_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SYSMMU_S0_SDMA_QCH_S0__QCH_EN,
    CMU_SDMA_SYSMMU_S0_SDMA_QCH_S0__CLK_REQ,
    CMU_SDMA_SYSMMU_S0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SYSMMU_S1_PMMU0_SDMA_QCH_S0__QCH_EN,
    CMU_SDMA_SYSMMU_S1_PMMU0_SDMA_QCH_S0__CLK_REQ,
    CMU_SDMA_SYSMMU_S1_PMMU0_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SYSMMU_S1_SDMA_QCH_S0__QCH_EN,
    CMU_SDMA_SYSMMU_S1_SDMA_QCH_S0__CLK_REQ,
    CMU_SDMA_SYSMMU_S1_SDMA_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_SDMA_VGEN_D0_SDMA_QCH__QCH_EN,
    CMU_SDMA_VGEN_D0_SDMA_QCH__CLK_REQ,
    CMU_SDMA_VGEN_D0_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_VGEN_D1_SDMA_QCH__QCH_EN,
    CMU_SDMA_VGEN_D1_SDMA_QCH__CLK_REQ,
    CMU_SDMA_VGEN_D1_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_VGEN_D2_SDMA_QCH__QCH_EN,
    CMU_SDMA_VGEN_D2_SDMA_QCH__CLK_REQ,
    CMU_SDMA_VGEN_D2_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_VGEN_D3_SDMA_QCH__QCH_EN,
    CMU_SDMA_VGEN_D3_SDMA_QCH__CLK_REQ,
    CMU_SDMA_VGEN_D3_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_VGEN_D_IPDNC_QCH__QCH_EN,
    CMU_SDMA_VGEN_D_IPDNC_QCH__CLK_REQ,
    CMU_SDMA_VGEN_D_IPDNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_CMU_SDMA_QCH__QCH_EN,
    CMU_SDMA_CMU_SDMA_QCH__CLK_REQ,
    CMU_SDMA_CMU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_D_TZPC_SDMA_QCH__QCH_EN,
    CMU_SDMA_D_TZPC_SDMA_QCH__CLK_REQ,
    CMU_SDMA_D_TZPC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_ECU_SDMA_QCH__QCH_EN,
    CMU_SDMA_ECU_SDMA_QCH__CLK_REQ,
    CMU_SDMA_ECU_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_LH_INT_COMB_SDMA_QCH__QCH_EN,
    CMU_SDMA_LH_INT_COMB_SDMA_QCH__CLK_REQ,
    CMU_SDMA_LH_INT_COMB_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_PPMU_IPDNC_QCH__QCH_EN,
    CMU_SDMA_PPMU_IPDNC_QCH__CLK_REQ,
    CMU_SDMA_PPMU_IPDNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_PPMU_SDMA0_QCH__QCH_EN,
    CMU_SDMA_PPMU_SDMA0_QCH__CLK_REQ,
    CMU_SDMA_PPMU_SDMA0_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_PPMU_SDMA1_QCH__QCH_EN,
    CMU_SDMA_PPMU_SDMA1_QCH__CLK_REQ,
    CMU_SDMA_PPMU_SDMA1_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_PPMU_SDMA2_QCH__QCH_EN,
    CMU_SDMA_PPMU_SDMA2_QCH__CLK_REQ,
    CMU_SDMA_PPMU_SDMA2_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_PPMU_SDMA3_QCH__QCH_EN,
    CMU_SDMA_PPMU_SDMA3_QCH__CLK_REQ,
    CMU_SDMA_PPMU_SDMA3_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCP_QCH__QCH_EN,
    CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCP_QCH__CLK_REQ,
    CMU_SDMA_RSTNSYNC_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__QCH_EN,
    CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__CLK_REQ,
    CMU_SDMA_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_S2PC_SDMA_QCH__QCH_EN,
    CMU_SDMA_S2PC_SDMA_QCH__CLK_REQ,
    CMU_SDMA_S2PC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SLH_AXI_MI_LP_DNC_SDMA_QCH__QCH_EN,
    CMU_SDMA_SLH_AXI_MI_LP_DNC_SDMA_QCH__CLK_REQ,
    CMU_SDMA_SLH_AXI_MI_LP_DNC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SPC_SDMA_QCH__QCH_EN,
    CMU_SDMA_SPC_SDMA_QCH__CLK_REQ,
    CMU_SDMA_SPC_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_SYSREG_SDMA_QCH__QCH_EN,
    CMU_SDMA_SYSREG_SDMA_QCH__CLK_REQ,
    CMU_SDMA_SYSREG_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SDMA_TREX_D_SDMA_QCH__QCH_EN,
    CMU_SDMA_TREX_D_SDMA_QCH__CLK_REQ,
    CMU_SDMA_TREX_D_SDMA_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_MUX_CLKCMU_SNPU_CU_USER__MUX_SEL,
    CMU_SNPU_MUX_CLKCMU_SNPU_CU_USER__MUX_BUSY,
    CMU_SNPU_MUX_CLKCMU_SNPU_CU_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_MUX_CLKCMU_SNPU_NOC_USER__MUX_SEL,
    CMU_SNPU_MUX_CLKCMU_SNPU_NOC_USER__MUX_BUSY,
    CMU_SNPU_MUX_CLKCMU_SNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_MUX_CLKCMU_SNPU_XMAA_USER__MUX_SEL,
    CMU_SNPU_MUX_CLKCMU_SNPU_XMAA_USER__MUX_BUSY,
    CMU_SNPU_MUX_CLKCMU_SNPU_XMAA_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_CMU_SNPU_CLKOUT0__BUSY,
    CMU_SNPU_DIV_CLK_SNPU_CU__BUSY,
    CMU_SNPU_DIV_CLK_SNPU_NOC__BUSY,
    CMU_SNPU_DIV_CLK_SNPU_NOCP__DIVRATIO,
    CMU_SNPU_DIV_CLK_SNPU_NOCP__BUSY,
    CMU_SNPU_DIV_CLK_SNPU_XMAA__BUSY,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CU__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CU__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_CU_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_CU_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_CU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AXI_MI_LD_CTRL_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AXI_SI_LD_CTRL_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_AXI_SI_LD_DRAM_SNPU_DNC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_CMU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_D_TZPC_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_ECU_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_PCLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_PCLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_LH_INT_COMB_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_SLH_AXI_MI_LP_DNC_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_SPC_SNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_SPC_SNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_SPC_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_SYSREG_SNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_OSCCLK_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_HTU_SNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_POWERIP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_POWERIP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_POWERIP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA0__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA0__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA0_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA0_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA1__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA1__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_IP_SNPU_IPCLKPORT_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA1_IPCLKPORT_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA1_IPCLKPORT_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_RSTNSYNC_SR_CLK_SNPU_XMAA1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_SNPU_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_SNPU_BLK_SNPU0_UID_BLK_SNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_SNPU_IP_SNPU_QCH__QCH_EN,
    CMU_SNPU_IP_SNPU_QCH__CLK_REQ,
    CMU_SNPU_IP_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_CU_QCH__QCH_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_CU_QCH__CLK_REQ,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_CU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH__QCH_EN,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH__CLK_REQ,
    CMU_SNPU_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__QCH_EN,
    CMU_SNPU_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__CLK_REQ,
    CMU_SNPU_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__QCH_EN,
    CMU_SNPU_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__CLK_REQ,
    CMU_SNPU_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCD_QCH__QCH_EN,
    CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCD_QCH__CLK_REQ,
    CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__QCH_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__CLK_REQ,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_CMU_SNPU_QCH__QCH_EN,
    CMU_SNPU_CMU_SNPU_QCH__CLK_REQ,
    CMU_SNPU_CMU_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_D_TZPC_SNPU_QCH__QCH_EN,
    CMU_SNPU_D_TZPC_SNPU_QCH__CLK_REQ,
    CMU_SNPU_D_TZPC_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_ECU_SNPU_QCH__QCH_EN,
    CMU_SNPU_ECU_SNPU_QCH__CLK_REQ,
    CMU_SNPU_ECU_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_HTU_SNPU_QCH_PCLK__QCH_EN,
    CMU_SNPU_HTU_SNPU_QCH_PCLK__CLK_REQ,
    CMU_SNPU_HTU_SNPU_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_SNPU_LH_INT_COMB_SNPU_QCH__QCH_EN,
    CMU_SNPU_LH_INT_COMB_SNPU_QCH__CLK_REQ,
    CMU_SNPU_LH_INT_COMB_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCP_QCH__QCH_EN,
    CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCP_QCH__CLK_REQ,
    CMU_SNPU_RSTNSYNC_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__QCH_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__CLK_REQ,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_SLH_AXI_MI_LP_DNC_SNPU_QCH__QCH_EN,
    CMU_SNPU_SLH_AXI_MI_LP_DNC_SNPU_QCH__CLK_REQ,
    CMU_SNPU_SLH_AXI_MI_LP_DNC_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_SPC_SNPU_QCH__QCH_EN,
    CMU_SNPU_SPC_SNPU_QCH__CLK_REQ,
    CMU_SNPU_SPC_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_SYSREG_SNPU_QCH__QCH_EN,
    CMU_SNPU_SYSREG_SNPU_QCH__CLK_REQ,
    CMU_SNPU_SYSREG_SNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_RSTNSYNC_CLK_SNPU_OSCCLK_QCH__QCH_EN,
    CMU_SNPU_RSTNSYNC_CLK_SNPU_OSCCLK_QCH__CLK_REQ,
    CMU_SNPU_RSTNSYNC_CLK_SNPU_OSCCLK_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_HTU_SNPU_QCH_CLK__QCH_EN,
    CMU_SNPU_HTU_SNPU_QCH_CLK__CLK_REQ,
    CMU_SNPU_HTU_SNPU_QCH_CLK__IGNORE_FORCE_PM_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH__QCH_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH__CLK_REQ,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH__IGNORE_FORCE_PM_EN,
    CMU_SNPU_IP_SNPU_QCH_CORE__QCH_EN,
    CMU_SNPU_IP_SNPU_QCH_CORE__CLK_REQ,
    CMU_SNPU_IP_SNPU_QCH_CORE__IGNORE_FORCE_PM_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH__QCH_EN,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH__CLK_REQ,
    CMU_SNPU_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_MUX_CLKCMU_PSP_NOC_USER__MUX_SEL,
    CMU_PSP_MUX_CLKCMU_PSP_NOC_USER__MUX_BUSY,
    CMU_PSP_MUX_CLKCMU_PSP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_CMU_PSP_CLKOUT0__BUSY,
    CMU_PSP_DIV_CLK_PSP_NOCD_LH__DIVRATIO,
    CMU_PSP_DIV_CLK_PSP_NOCD_LH__BUSY,
    CMU_PSP_DIV_CLK_PSP_NOCP__DIVRATIO,
    CMU_PSP_DIV_CLK_PSP_NOCP__BUSY,
    CMU_PSP_BLK_PSP_UID_AD_APB_LLCAID_D_PSP_IPCLKPORT_PCLKM__CGVAL,
    CMU_PSP_BLK_PSP_UID_AD_APB_LLCAID_D_PSP_IPCLKPORT_PCLKM__MANUAL,
    CMU_PSP_BLK_PSP_UID_AD_APB_LLCAID_D_PSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_AD_APB_SYSMMU_PSP_IPCLKPORT_PCLKM__CGVAL,
    CMU_PSP_BLK_PSP_UID_AD_APB_SYSMMU_PSP_IPCLKPORT_PCLKM__MANUAL,
    CMU_PSP_BLK_PSP_UID_AD_APB_SYSMMU_PSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM__CGVAL,
    CMU_PSP_BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM__MANUAL,
    CMU_PSP_BLK_PSP_UID_AD_APB_VGEN_LITE_PSP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_LH_AXI_MI_IP_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_LH_AXI_MI_IP_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_LH_AXI_MI_IP_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_LLCAID_D_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_LLCAID_D_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_LLCAID_D_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_OTP_DESERIAL_PUF_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_FCLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_FCLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_FCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_CM35P_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_CM35P_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_CM35P_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_LH_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_LH_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCD_LH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_PUF_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_ACLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_ACLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_S2MPU_S0_PMMU0_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_S2MPU_S0_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SLH_AST_SI_G_PPMU_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SLH_AST_SI_G_PPMU_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SLH_AST_SI_G_PPMU_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_D_SS_PSP_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_D_SS_PSP_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_D_SS_PSP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_P_SS_PSP_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_P_SS_PSP_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BARAC_P_SS_PSP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_DATA_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_DATA_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_DATA_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_PERI_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_PERI_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_BUS_PERI_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__CGVAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__MANUAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_CM35P_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_CLKIN__CGVAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_CLKIN__MANUAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_DAP_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_PUF_ICLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_SS_PSP_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_SS_PSP_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_SC_SS_PSP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_SPEX_SS_PSP_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_SPEX_SS_PSP_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SS_PSP_IPCLKPORT_SPEX_SS_PSP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_VGEN_LITE_PSP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_XIU_D_PSP_IPCLKPORT_ACLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_XIU_D_PSP_IPCLKPORT_ACLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_XIU_D_PSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_XIU_MMU_PSP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK_SSB__CGVAL,
    CMU_PSP_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK_SSB__MANUAL,
    CMU_PSP_BLK_PSP_UID_LH_ACEL_SI_D_PSP_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_CMU_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_D_TZPC_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_LH_AXI_SI_IP_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_LH_INT_COMB_PSP_IPCLKPORT_PCLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_LH_INT_COMB_PSP_IPCLKPORT_PCLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_LH_INT_COMB_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_PPMU_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_PCLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_PCLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RTIC_PSP_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_S2PC_PSP_IPCLKPORT_PCLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_S2PC_PSP_IPCLKPORT_PCLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_S2PC_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SLH_AXI_MI_P_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SPC_PSP_IPCLKPORT_PCLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SPC_PSP_IPCLKPORT_PCLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SPC_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_SYSREG_PSP_IPCLKPORT_PCLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_SYSREG_PSP_IPCLKPORT_PCLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_SYSREG_PSP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_CLK_PSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_RSTNSYNC_SR_CLK_PSP_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_BLK_PSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_CLK__CGVAL,
    CMU_PSP_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_CLK__MANUAL,
    CMU_PSP_BLK_PSP_UID_OTP_DESERIAL_SS_PSP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_PSP_LH_AXI_MI_IP_PSP_QCH__QCH_EN,
    CMU_PSP_LH_AXI_MI_IP_PSP_QCH__CLK_REQ,
    CMU_PSP_LH_AXI_MI_IP_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_LLCAID_D_PSP_QCH__QCH_EN,
    CMU_PSP_LLCAID_D_PSP_QCH__CLK_REQ,
    CMU_PSP_LLCAID_D_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_RSTNSYNC_CLK_PSP_CM35P_QCH__QCH_EN,
    CMU_PSP_RSTNSYNC_CLK_PSP_CM35P_QCH__CLK_REQ,
    CMU_PSP_RSTNSYNC_CLK_PSP_CM35P_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_RSTNSYNC_SR_CLK_PSP_PUF_QCH__QCH_EN,
    CMU_PSP_RSTNSYNC_SR_CLK_PSP_PUF_QCH__CLK_REQ,
    CMU_PSP_RSTNSYNC_SR_CLK_PSP_PUF_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_S2MPU_S0_PMMU0_PSP_QCH__QCH_EN,
    CMU_PSP_S2MPU_S0_PMMU0_PSP_QCH__CLK_REQ,
    CMU_PSP_S2MPU_S0_PMMU0_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_S2MPU_S0_PSP_QCH__QCH_EN,
    CMU_PSP_S2MPU_S0_PSP_QCH__CLK_REQ,
    CMU_PSP_S2MPU_S0_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_SLH_AST_SI_G_PPMU_PSP_QCH__QCH_EN,
    CMU_PSP_SLH_AST_SI_G_PPMU_PSP_QCH__CLK_REQ,
    CMU_PSP_SLH_AST_SI_G_PPMU_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_SS_PSP_QCH_BARAC_D__QCH_EN,
    CMU_PSP_SS_PSP_QCH_BARAC_D__CLK_REQ,
    CMU_PSP_SS_PSP_QCH_BARAC_D__IGNORE_FORCE_PM_EN,
    CMU_PSP_SS_PSP_QCH_BARAC_P__QCH_EN,
    CMU_PSP_SS_PSP_QCH_BARAC_P__CLK_REQ,
    CMU_PSP_SS_PSP_QCH_BARAC_P__IGNORE_FORCE_PM_EN,
    CMU_PSP_SS_PSP_QCH_CM35P__QCH_EN,
    CMU_PSP_SS_PSP_QCH_CM35P__CLK_REQ,
    CMU_PSP_SS_PSP_QCH_CM35P__IGNORE_FORCE_PM_EN,
    CMU_PSP_SS_PSP_QCH_DBG__QCH_EN,
    CMU_PSP_SS_PSP_QCH_DBG__CLK_REQ,
    CMU_PSP_SS_PSP_QCH_DBG__IGNORE_FORCE_PM_EN,
    CMU_PSP_SS_PSP_QCH_FPU__QCH_EN,
    CMU_PSP_SS_PSP_QCH_FPU__CLK_REQ,
    CMU_PSP_SS_PSP_QCH_FPU__IGNORE_FORCE_PM_EN,
    CMU_PSP_SS_PSP_QCH_PUF__QCH_EN,
    CMU_PSP_SS_PSP_QCH_PUF__CLK_REQ,
    CMU_PSP_SS_PSP_QCH_PUF__IGNORE_FORCE_PM_EN,
    CMU_PSP_SS_PSP_QCH_SC__QCH_EN,
    CMU_PSP_SS_PSP_QCH_SC__CLK_REQ,
    CMU_PSP_SS_PSP_QCH_SC__IGNORE_FORCE_PM_EN,
    CMU_PSP_SS_PSP_QCH_SPEX__QCH_EN,
    CMU_PSP_SS_PSP_QCH_SPEX__CLK_REQ,
    CMU_PSP_SS_PSP_QCH_SPEX__IGNORE_FORCE_PM_EN,
    CMU_PSP_VGEN_LITE_PSP_QCH__QCH_EN,
    CMU_PSP_VGEN_LITE_PSP_QCH__CLK_REQ,
    CMU_PSP_VGEN_LITE_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_LH_ACEL_SI_D_PSP_QCH__QCH_EN,
    CMU_PSP_LH_ACEL_SI_D_PSP_QCH__CLK_REQ,
    CMU_PSP_LH_ACEL_SI_D_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_CMU_PSP_QCH__QCH_EN,
    CMU_PSP_CMU_PSP_QCH__CLK_REQ,
    CMU_PSP_CMU_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_D_TZPC_PSP_QCH__QCH_EN,
    CMU_PSP_D_TZPC_PSP_QCH__CLK_REQ,
    CMU_PSP_D_TZPC_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_LH_AXI_SI_IP_PSP_QCH__QCH_EN,
    CMU_PSP_LH_AXI_SI_IP_PSP_QCH__CLK_REQ,
    CMU_PSP_LH_AXI_SI_IP_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_LH_INT_COMB_PSP_QCH__QCH_EN,
    CMU_PSP_LH_INT_COMB_PSP_QCH__CLK_REQ,
    CMU_PSP_LH_INT_COMB_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_PPMU_PSP_QCH__QCH_EN,
    CMU_PSP_PPMU_PSP_QCH__CLK_REQ,
    CMU_PSP_PPMU_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_RTIC_PSP_QCH__QCH_EN,
    CMU_PSP_RTIC_PSP_QCH__CLK_REQ,
    CMU_PSP_RTIC_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_S2PC_PSP_QCH__QCH_EN,
    CMU_PSP_S2PC_PSP_QCH__CLK_REQ,
    CMU_PSP_S2PC_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_SLH_AXI_MI_P_PSP_QCH__QCH_EN,
    CMU_PSP_SLH_AXI_MI_P_PSP_QCH__CLK_REQ,
    CMU_PSP_SLH_AXI_MI_P_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_SPC_PSP_QCH__QCH_EN,
    CMU_PSP_SPC_PSP_QCH__CLK_REQ,
    CMU_PSP_SPC_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_PSP_SYSREG_PSP_QCH__QCH_EN,
    CMU_PSP_SYSREG_PSP_QCH__CLK_REQ,
    CMU_PSP_SYSREG_PSP_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_MUX_CLKALIVE_UFD_NOC_USER__MUX_SEL,
    CMU_UFD_MUX_CLKALIVE_UFD_NOC_USER__MUX_BUSY,
    CMU_UFD_MUX_CLKALIVE_UFD_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_CMU_UFD_CLKOUT0__BUSY,
    CMU_UFD_MUX_CLK_UFD_I2C__SELECT,
    CMU_UFD_MUX_CLK_UFD_I2C__BUSY,
    CMU_UFD_MUX_CLK_UFD_I2C__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_DIV_CLK_UFD_I2C__DIVRATIO,
    CMU_UFD_DIV_CLK_UFD_I2C__BUSY,
    CMU_UFD_DIV_CLK_UFD_NOC__DIVRATIO,
    CMU_UFD_DIV_CLK_UFD_NOC__BUSY,
    CMU_UFD_DIV_CLK_UFD_NOC_LH__DIVRATIO,
    CMU_UFD_DIV_CLK_UFD_NOC_LH__BUSY,
    CMU_UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_IPCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_SCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_I2C_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_AXI_DS_128TO32_D_UFD_IPCLKPORT_MAINCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_CMU_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_D_TZPC_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_I2C_UFD0_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_I2C_UFD1_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_I3C_UFD0_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_I3C_UFD1_IPCLKPORT_I_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_ID_COMP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_LH_INT_COMB_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_LLCAID_D_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_LLCAID_D_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_LLCAID_D_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_PDMA_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_PPMU_D_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_CLK_UFD_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_S2PC_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SLH_AST_MI_OTF_CSIS_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SLH_AST_SI_G_PPMU_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_MI_LP_CMGP_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_SI_LP_UFD_CSIS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SPC_UFD_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SPC_UFD_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SPC_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SRAM_MIU_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SYSMMU_S0_PMMU0_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SYSMMU_S0_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SYSREG_UFD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_SYSREG_UFD_SECURE_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_VGEN_LITE_D_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_XIU_D_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_XIU_MMU_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_XIU_P_UFD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_UFD_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_UFD_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_UFD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_IPCLKPORT_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_IPCLKPORT_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_RSTNSYNC_SR_CLK_UFD_NOC_LH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK_SSB__CGVAL,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK_SSB__MANUAL,
    CMU_UFD_BLK_UFD_UID_SLH_AXI_SI_D_UFD_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFD_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFD_BLK_UFD_UID_BLK_UFD_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFD_I3C_UFD0_QCH_PCLK__QCH_EN,
    CMU_UFD_I3C_UFD0_QCH_PCLK__CLK_REQ,
    CMU_UFD_I3C_UFD0_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_UFD_I3C_UFD0_QCH_SCLK__QCH_EN,
    CMU_UFD_I3C_UFD0_QCH_SCLK__CLK_REQ,
    CMU_UFD_I3C_UFD0_QCH_SCLK__IGNORE_FORCE_PM_EN,
    CMU_UFD_I3C_UFD1_QCH_PCLK__QCH_EN,
    CMU_UFD_I3C_UFD1_QCH_PCLK__CLK_REQ,
    CMU_UFD_I3C_UFD1_QCH_PCLK__IGNORE_FORCE_PM_EN,
    CMU_UFD_I3C_UFD1_QCH_SCLK__QCH_EN,
    CMU_UFD_I3C_UFD1_QCH_SCLK__CLK_REQ,
    CMU_UFD_I3C_UFD1_QCH_SCLK__IGNORE_FORCE_PM_EN,
    CMU_UFD_CMU_UFD_QCH__QCH_EN,
    CMU_UFD_CMU_UFD_QCH__CLK_REQ,
    CMU_UFD_CMU_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_D_TZPC_UFD_QCH__QCH_EN,
    CMU_UFD_D_TZPC_UFD_QCH__CLK_REQ,
    CMU_UFD_D_TZPC_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_I2C_UFD0_QCH__QCH_EN,
    CMU_UFD_I2C_UFD0_QCH__CLK_REQ,
    CMU_UFD_I2C_UFD0_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_I2C_UFD1_QCH__QCH_EN,
    CMU_UFD_I2C_UFD1_QCH__CLK_REQ,
    CMU_UFD_I2C_UFD1_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_LH_INT_COMB_UFD_QCH__QCH_EN,
    CMU_UFD_LH_INT_COMB_UFD_QCH__CLK_REQ,
    CMU_UFD_LH_INT_COMB_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_LLCAID_D_UFD_QCH__QCH_EN,
    CMU_UFD_LLCAID_D_UFD_QCH__CLK_REQ,
    CMU_UFD_LLCAID_D_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_PDMA_UFD_QCH__QCH_EN,
    CMU_UFD_PDMA_UFD_QCH__CLK_REQ,
    CMU_UFD_PDMA_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_PPMU_D_UFD_QCH__QCH_EN,
    CMU_UFD_PPMU_D_UFD_QCH__CLK_REQ,
    CMU_UFD_PPMU_D_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__QCH_EN,
    CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__CLK_REQ,
    CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__QCH_EN,
    CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__CLK_REQ,
    CMU_UFD_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_S2PC_UFD_QCH__QCH_EN,
    CMU_UFD_S2PC_UFD_QCH__CLK_REQ,
    CMU_UFD_S2PC_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_SLH_AST_MI_OTF_CSIS_UFD_QCH__QCH_EN,
    CMU_UFD_SLH_AST_MI_OTF_CSIS_UFD_QCH__CLK_REQ,
    CMU_UFD_SLH_AST_MI_OTF_CSIS_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_SLH_AST_SI_G_PPMU_UFD_QCH__QCH_EN,
    CMU_UFD_SLH_AST_SI_G_PPMU_UFD_QCH__CLK_REQ,
    CMU_UFD_SLH_AST_SI_G_PPMU_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_SLH_AXI_MI_LP_CMGP_UFD_QCH__QCH_EN,
    CMU_UFD_SLH_AXI_MI_LP_CMGP_UFD_QCH__CLK_REQ,
    CMU_UFD_SLH_AXI_MI_LP_CMGP_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_SLH_AXI_SI_LP_UFD_CSIS_QCH__QCH_EN,
    CMU_UFD_SLH_AXI_SI_LP_UFD_CSIS_QCH__CLK_REQ,
    CMU_UFD_SLH_AXI_SI_LP_UFD_CSIS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_SPC_UFD_QCH__QCH_EN,
    CMU_UFD_SPC_UFD_QCH__CLK_REQ,
    CMU_UFD_SPC_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_SRAM_MIU_UFD_QCH__QCH_EN,
    CMU_UFD_SRAM_MIU_UFD_QCH__CLK_REQ,
    CMU_UFD_SRAM_MIU_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_SYSMMU_S0_PMMU0_UFD_QCH_S0__QCH_EN,
    CMU_UFD_SYSMMU_S0_PMMU0_UFD_QCH_S0__CLK_REQ,
    CMU_UFD_SYSMMU_S0_PMMU0_UFD_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_UFD_SYSMMU_S0_UFD_QCH_S0__QCH_EN,
    CMU_UFD_SYSMMU_S0_UFD_QCH_S0__CLK_REQ,
    CMU_UFD_SYSMMU_S0_UFD_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_UFD_SYSREG_UFD_QCH__QCH_EN,
    CMU_UFD_SYSREG_UFD_QCH__CLK_REQ,
    CMU_UFD_SYSREG_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_SYSREG_UFD_SECURE_QCH__QCH_EN,
    CMU_UFD_SYSREG_UFD_SECURE_QCH__CLK_REQ,
    CMU_UFD_SYSREG_UFD_SECURE_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_VGEN_LITE_D_UFD_QCH__QCH_EN,
    CMU_UFD_VGEN_LITE_D_UFD_QCH__CLK_REQ,
    CMU_UFD_VGEN_LITE_D_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_UFD_QCH__QCH_EN,
    CMU_UFD_UFD_QCH__CLK_REQ,
    CMU_UFD_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFD_SLH_AXI_SI_D_UFD_QCH__QCH_EN,
    CMU_UFD_SLH_AXI_SI_D_UFD_QCH__CLK_REQ,
    CMU_UFD_SLH_AXI_SI_D_UFD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_MUX_CLKCMU_MMC_CARD_USER__MUX_SEL,
    CMU_UFS_MUX_CLKCMU_MMC_CARD_USER__MUX_BUSY,
    CMU_UFS_MUX_CLKCMU_MMC_CARD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_MUX_CLKCMU_UFS_NOC_USER__MUX_SEL,
    CMU_UFS_MUX_CLKCMU_UFS_NOC_USER__MUX_BUSY,
    CMU_UFS_MUX_CLKCMU_UFS_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER__MUX_SEL,
    CMU_UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER__MUX_BUSY,
    CMU_UFS_MUX_CLKCMU_UFS_UFS_EMBD_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_CMU_UFS_CLKOUT0__BUSY,
    CMU_UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__CGVAL,
    CMU_UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__MANUAL,
    CMU_UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_SDCLKIN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_AXI2APB_P0_UFS_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_CMU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_D_TZPC_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_ECU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_GPIO_HSI1UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_GPIO_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_LH_ACEL_SI_D_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_LH_INT_COMB_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_LLCAID_D_UFS_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_LLCAID_D_UFS_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_LLCAID_D_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_MMC_CARD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_PPMU_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_ACLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_ACLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_QE_UFS_EMBD_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_SR_CLK_UFS_NOC_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_S2MPU_S0_PMMU_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_S2MPU_S0_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_S2PC_UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_S2PC_UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_S2PC_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_SLH_AST_SI_G_PPMU_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_SLH_AXI_MI_P_UFS_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_SPC_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_SYSREG_UFS_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_VGEN_LITE_UFS_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_XIU_D_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_XIU_MMU_UFS_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_RSTNSYNC_CLK_UFS_UFS_EMBD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__CGVAL,
    CMU_UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__MANUAL,
    CMU_UFS_BLK_UFS_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_UFS_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_UFS_BLK_UFS_UID_BLK_UFS_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UFS_MMC_CARD_QCH__QCH_EN,
    CMU_UFS_MMC_CARD_QCH__CLK_REQ,
    CMU_UFS_MMC_CARD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_CMU_UFS_QCH__QCH_EN,
    CMU_UFS_CMU_UFS_QCH__CLK_REQ,
    CMU_UFS_CMU_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_D_TZPC_UFS_QCH__QCH_EN,
    CMU_UFS_D_TZPC_UFS_QCH__CLK_REQ,
    CMU_UFS_D_TZPC_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_ECU_UFS_QCH__QCH_EN,
    CMU_UFS_ECU_UFS_QCH__CLK_REQ,
    CMU_UFS_ECU_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_GPIO_HSI1UFS_QCH__QCH_EN,
    CMU_UFS_GPIO_HSI1UFS_QCH__CLK_REQ,
    CMU_UFS_GPIO_HSI1UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_GPIO_UFS_QCH__QCH_EN,
    CMU_UFS_GPIO_UFS_QCH__CLK_REQ,
    CMU_UFS_GPIO_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_LH_ACEL_SI_D_UFS_QCH__QCH_EN,
    CMU_UFS_LH_ACEL_SI_D_UFS_QCH__CLK_REQ,
    CMU_UFS_LH_ACEL_SI_D_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_LH_INT_COMB_UFS_QCH__QCH_EN,
    CMU_UFS_LH_INT_COMB_UFS_QCH__CLK_REQ,
    CMU_UFS_LH_INT_COMB_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_LLCAID_D_UFS_QCH__QCH_EN,
    CMU_UFS_LLCAID_D_UFS_QCH__CLK_REQ,
    CMU_UFS_LLCAID_D_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_PPMU_UFS_QCH__QCH_EN,
    CMU_UFS_PPMU_UFS_QCH__CLK_REQ,
    CMU_UFS_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_QE_UFS_EMBD_QCH__QCH_EN,
    CMU_UFS_QE_UFS_EMBD_QCH__CLK_REQ,
    CMU_UFS_QE_UFS_EMBD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_S2MPU_S0_PMMU_UFS_QCH_S0__QCH_EN,
    CMU_UFS_S2MPU_S0_PMMU_UFS_QCH_S0__CLK_REQ,
    CMU_UFS_S2MPU_S0_PMMU_UFS_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_UFS_S2MPU_S0_UFS_QCH_S0__QCH_EN,
    CMU_UFS_S2MPU_S0_UFS_QCH_S0__CLK_REQ,
    CMU_UFS_S2MPU_S0_UFS_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_UFS_S2PC_UFS_QCH__QCH_EN,
    CMU_UFS_S2PC_UFS_QCH__CLK_REQ,
    CMU_UFS_S2PC_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_SLH_AST_SI_G_PPMU_UFS_QCH__QCH_EN,
    CMU_UFS_SLH_AST_SI_G_PPMU_UFS_QCH__CLK_REQ,
    CMU_UFS_SLH_AST_SI_G_PPMU_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_SLH_AXI_MI_P_UFS_QCH__QCH_EN,
    CMU_UFS_SLH_AXI_MI_P_UFS_QCH__CLK_REQ,
    CMU_UFS_SLH_AXI_MI_P_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_SPC_UFS_QCH__QCH_EN,
    CMU_UFS_SPC_UFS_QCH__CLK_REQ,
    CMU_UFS_SPC_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_SYSREG_UFS_QCH__QCH_EN,
    CMU_UFS_SYSREG_UFS_QCH__CLK_REQ,
    CMU_UFS_SYSREG_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_UFS_EMBD_QCH__QCH_EN,
    CMU_UFS_UFS_EMBD_QCH__CLK_REQ,
    CMU_UFS_UFS_EMBD_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_UFS_EMBD_QCH_FMP__QCH_EN,
    CMU_UFS_UFS_EMBD_QCH_FMP__CLK_REQ,
    CMU_UFS_UFS_EMBD_QCH_FMP__IGNORE_FORCE_PM_EN,
    CMU_UFS_VGEN_LITE_UFS_QCH__QCH_EN,
    CMU_UFS_VGEN_LITE_UFS_QCH__CLK_REQ,
    CMU_UFS_VGEN_LITE_UFS_QCH__IGNORE_FORCE_PM_EN,
    CMU_UFS_UFS_EMBD_QCH_FPC__QCH_EN,
    CMU_UFS_UFS_EMBD_QCH_FPC__CLK_REQ,
    CMU_UFS_UFS_EMBD_QCH_FPC__IGNORE_FORCE_PM_EN,
    CMU_UFS_UFS_EMBD_QCH_PCS__QCH_EN,
    CMU_UFS_UFS_EMBD_QCH_PCS__CLK_REQ,
    CMU_UFS_UFS_EMBD_QCH_PCS__IGNORE_FORCE_PM_EN,
    CMU_UNPU_MUX_CLKALIVE_UNPU_NOC_USER__MUX_SEL,
    CMU_UNPU_MUX_CLKALIVE_UNPU_NOC_USER__MUX_BUSY,
    CMU_UNPU_MUX_CLKALIVE_UNPU_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_CMU_UNPU_CLKOUT0__BUSY,
    CMU_UNPU_DIV_CLK_UNPU_NOCD_LH__DIVRATIO,
    CMU_UNPU_DIV_CLK_UNPU_NOCD_LH__BUSY,
    CMU_UNPU_DIV_CLK_UNPU_NOCP__DIVRATIO,
    CMU_UNPU_DIV_CLK_UNPU_NOCP__BUSY,
    CMU_UNPU_BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_ASYNCDAP_UNPU_IPCLKPORT_DAPCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_AS_APB_BARAC_UNPUALIVE_IPCLKPORT_PCLKM__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_AS_APB_BARAC_UNPUALIVE_IPCLKPORT_PCLKM__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_AS_APB_BARAC_UNPUALIVE_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_AS_APB_VGEN_LITE_UNPU_IPCLKPORT_PCLKM__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_AS_APB_VGEN_LITE_UNPU_IPCLKPORT_PCLKM__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_AS_APB_VGEN_LITE_UNPU_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_BARAC_UNPUALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_BARAC_UNPUALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_BARAC_UNPUALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_BLK_UNPU_YAMIN_GLUE_IPCLKPORT_ACLK_CPU__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_DAP_HCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_CORE__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_SNPU_CLK_XMAA1__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_CLKIN__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_DBGCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_IP_UNPU_IPCLKPORT_YAMIN_IWICCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_MI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_VGEN_LITE_UNPU_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK_SSB__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK_SSB__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_SI_LD_UNPU_ALIVE_IPCLKPORT_I_CLK_SSB__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_LH_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_LH_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCD_LH_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_CMU_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_D_TZPC_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_LH_AXI_SI_ID_IPUNPU1_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_LH_INT_COMB_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_S2PC_UNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_S2PC_UNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_S2PC_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_SLH_AXI_MI_LP_ALIVE_UNPU_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_SPC_UNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_SPC_UNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_SPC_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_SYSREG_UNPU_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_OSCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_RSTNSYNC_SR_CLK_UNPU_RTCCLK_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_UNPU_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_UNPU_BLK_UNPU_UID_BLK_UNPU_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_UNPU_BARAC_UNPUALIVE_QCH__QCH_EN,
    CMU_UNPU_BARAC_UNPUALIVE_QCH__CLK_REQ,
    CMU_UNPU_BARAC_UNPUALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_IP_UNPU_QCH__QCH_EN,
    CMU_UNPU_IP_UNPU_QCH__CLK_REQ,
    CMU_UNPU_IP_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_IP_UNPU_QCH_CLKIN__QCH_EN,
    CMU_UNPU_IP_UNPU_QCH_CLKIN__CLK_REQ,
    CMU_UNPU_IP_UNPU_QCH_CLKIN__IGNORE_FORCE_PM_EN,
    CMU_UNPU_IP_UNPU_QCH_DBGCLK__QCH_EN,
    CMU_UNPU_IP_UNPU_QCH_DBGCLK__CLK_REQ,
    CMU_UNPU_IP_UNPU_QCH_DBGCLK__IGNORE_FORCE_PM_EN,
    CMU_UNPU_IP_UNPU_QCH_SNPU__QCH_EN,
    CMU_UNPU_IP_UNPU_QCH_SNPU__CLK_REQ,
    CMU_UNPU_IP_UNPU_QCH_SNPU__IGNORE_FORCE_PM_EN,
    CMU_UNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__QCH_EN,
    CMU_UNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__CLK_REQ,
    CMU_UNPU_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__QCH_EN,
    CMU_UNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__CLK_REQ,
    CMU_UNPU_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__QCH_EN,
    CMU_UNPU_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__CLK_REQ,
    CMU_UNPU_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__QCH_EN,
    CMU_UNPU_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__CLK_REQ,
    CMU_UNPU_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__QCH_EN,
    CMU_UNPU_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__CLK_REQ,
    CMU_UNPU_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_VGEN_LITE_UNPU_QCH__QCH_EN,
    CMU_UNPU_VGEN_LITE_UNPU_QCH__CLK_REQ,
    CMU_UNPU_VGEN_LITE_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_LH_AXI_SI_LD_UNPU_ALIVE_QCH__QCH_EN,
    CMU_UNPU_LH_AXI_SI_LD_UNPU_ALIVE_QCH__CLK_REQ,
    CMU_UNPU_LH_AXI_SI_LD_UNPU_ALIVE_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_CMU_UNPU_QCH__QCH_EN,
    CMU_UNPU_CMU_UNPU_QCH__CLK_REQ,
    CMU_UNPU_CMU_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_D_TZPC_UNPU_QCH__QCH_EN,
    CMU_UNPU_D_TZPC_UNPU_QCH__CLK_REQ,
    CMU_UNPU_D_TZPC_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__QCH_EN,
    CMU_UNPU_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__CLK_REQ,
    CMU_UNPU_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_LH_INT_COMB_UNPU_QCH__QCH_EN,
    CMU_UNPU_LH_INT_COMB_UNPU_QCH__CLK_REQ,
    CMU_UNPU_LH_INT_COMB_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_S2PC_UNPU_QCH__QCH_EN,
    CMU_UNPU_S2PC_UNPU_QCH__CLK_REQ,
    CMU_UNPU_S2PC_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_SLH_AXI_MI_LP_ALIVE_UNPU_QCH__QCH_EN,
    CMU_UNPU_SLH_AXI_MI_LP_ALIVE_UNPU_QCH__CLK_REQ,
    CMU_UNPU_SLH_AXI_MI_LP_ALIVE_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_SPC_UNPU_QCH__QCH_EN,
    CMU_UNPU_SPC_UNPU_QCH__CLK_REQ,
    CMU_UNPU_SPC_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_UNPU_SYSREG_UNPU_QCH__QCH_EN,
    CMU_UNPU_SYSREG_UNPU_QCH__CLK_REQ,
    CMU_UNPU_SYSREG_UNPU_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_MUX_CLKCMU_YUVP_NOC_USER__MUX_SEL,
    CMU_YUVP_MUX_CLKCMU_YUVP_NOC_USER__MUX_BUSY,
    CMU_YUVP_MUX_CLKCMU_YUVP_NOC_USER__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_CMU_YUVP_CLKOUT0__BUSY,
    CMU_YUVP_DIV_CLK_YUVP_NOCP__DIVRATIO,
    CMU_YUVP_DIV_CLK_YUVP_NOCP__BUSY,
    CMU_YUVP_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_AD_APB_YUVP_IPCLKPORT_PCLKM__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_LH_ACEL_SI_D0_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_LH_ACEL_SI_D0_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_LH_ACEL_SI_D0_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_LH_ACEL_SI_D1_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_LH_ACEL_SI_D1_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_LH_ACEL_SI_D1_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_LH_AST_MI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_LH_AST_MI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_LH_AST_MI_OTF_MSNR_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_LH_AST_SI_OTF_YUVP_MCSC_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_LH_AXI_MI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_LH_AXI_MI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_LH_AXI_MI_LD0_MSNR_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_LH_AXI_MI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_LH_AXI_MI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_LH_AXI_MI_LD1_MSNR_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_LLCAID_D0_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_LLCAID_D0_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_LLCAID_D0_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_LLCAID_D1_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_LLCAID_D1_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_LLCAID_D1_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_RET_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_RET_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCD_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_SIU_G_PPMU_YUVP_IPCLKPORT_I_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_SLH_AST_SI_G_PPMU_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_SYSMMU_S0_PMMU1_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_SYSMMU_S0_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_VGEN_LITE_YUVP0_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_VGEN_LITE_YUVP0_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_VGEN_LITE_YUVP0_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_VGEN_LITE_YUVP1_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_VGEN_LITE_YUVP1_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_VGEN_LITE_YUVP1_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_XIU_D0_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_XIU_D1_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_XIU_MMU_YUVP_IPCLKPORT_ACLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_YUVP_IPCLKPORT_CLK_VOTF0__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_CMU_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_D_TZPC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_ECU_YUVP_IPCLKPORT_PCLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_ECU_YUVP_IPCLKPORT_PCLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_ECU_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_LH_INT_COMB_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D0_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_PPMU_D1_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_RET_IPCLKPORT_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_RET_IPCLKPORT_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_RSTNSYNC_SR_CLK_YUVP_NOCP_RET_IPCLKPORT_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_S2PC_YUVP_IPCLKPORT_PCLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_S2PC_YUVP_IPCLKPORT_PCLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_S2PC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_SLH_AXI_MI_P_YUVP_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_SPC_YUVP_IPCLKPORT_PCLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_SPC_YUVP_IPCLKPORT_PCLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_SPC_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_SYSREG_YUVP_IPCLKPORT_PCLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__CGVAL,
    CMU_YUVP_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__MANUAL,
    CMU_YUVP_BLK_YUVP_UID_BLK_YUVP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK__ENABLE_AUTOMATIC_CLKGATING,
    CMU_YUVP_LH_ACEL_SI_D0_YUVP_QCH__QCH_EN,
    CMU_YUVP_LH_ACEL_SI_D0_YUVP_QCH__CLK_REQ,
    CMU_YUVP_LH_ACEL_SI_D0_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_LH_ACEL_SI_D1_YUVP_QCH__QCH_EN,
    CMU_YUVP_LH_ACEL_SI_D1_YUVP_QCH__CLK_REQ,
    CMU_YUVP_LH_ACEL_SI_D1_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_LH_AST_MI_OTF_MSNR_YUVP_QCH__QCH_EN,
    CMU_YUVP_LH_AST_MI_OTF_MSNR_YUVP_QCH__CLK_REQ,
    CMU_YUVP_LH_AST_MI_OTF_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_LH_AST_SI_OTF_YUVP_MCSC_QCH__QCH_EN,
    CMU_YUVP_LH_AST_SI_OTF_YUVP_MCSC_QCH__CLK_REQ,
    CMU_YUVP_LH_AST_SI_OTF_YUVP_MCSC_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_LH_AXI_MI_LD0_MSNR_YUVP_QCH__QCH_EN,
    CMU_YUVP_LH_AXI_MI_LD0_MSNR_YUVP_QCH__CLK_REQ,
    CMU_YUVP_LH_AXI_MI_LD0_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_LH_AXI_MI_LD1_MSNR_YUVP_QCH__QCH_EN,
    CMU_YUVP_LH_AXI_MI_LD1_MSNR_YUVP_QCH__CLK_REQ,
    CMU_YUVP_LH_AXI_MI_LD1_MSNR_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_LLCAID_D0_YUVP_QCH__QCH_EN,
    CMU_YUVP_LLCAID_D0_YUVP_QCH__CLK_REQ,
    CMU_YUVP_LLCAID_D0_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_LLCAID_D1_YUVP_QCH__QCH_EN,
    CMU_YUVP_LLCAID_D1_YUVP_QCH__CLK_REQ,
    CMU_YUVP_LLCAID_D1_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCD_QCH__QCH_EN,
    CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCD_QCH__CLK_REQ,
    CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH__QCH_EN,
    CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH__CLK_REQ,
    CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_SIU_G_PPMU_YUVP_QCH__QCH_EN,
    CMU_YUVP_SIU_G_PPMU_YUVP_QCH__CLK_REQ,
    CMU_YUVP_SIU_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_SLH_AST_SI_G_PPMU_YUVP_QCH__QCH_EN,
    CMU_YUVP_SLH_AST_SI_G_PPMU_YUVP_QCH__CLK_REQ,
    CMU_YUVP_SLH_AST_SI_G_PPMU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_SYSMMU_S0_PMMU0_YUVP_QCH_S0__QCH_EN,
    CMU_YUVP_SYSMMU_S0_PMMU0_YUVP_QCH_S0__CLK_REQ,
    CMU_YUVP_SYSMMU_S0_PMMU0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_YUVP_SYSMMU_S0_PMMU1_YUVP_QCH_S0__QCH_EN,
    CMU_YUVP_SYSMMU_S0_PMMU1_YUVP_QCH_S0__CLK_REQ,
    CMU_YUVP_SYSMMU_S0_PMMU1_YUVP_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_YUVP_SYSMMU_S0_YUVP_QCH_S0__QCH_EN,
    CMU_YUVP_SYSMMU_S0_YUVP_QCH_S0__CLK_REQ,
    CMU_YUVP_SYSMMU_S0_YUVP_QCH_S0__IGNORE_FORCE_PM_EN,
    CMU_YUVP_VGEN_LITE_YUVP0_QCH__QCH_EN,
    CMU_YUVP_VGEN_LITE_YUVP0_QCH__CLK_REQ,
    CMU_YUVP_VGEN_LITE_YUVP0_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_VGEN_LITE_YUVP1_QCH__QCH_EN,
    CMU_YUVP_VGEN_LITE_YUVP1_QCH__CLK_REQ,
    CMU_YUVP_VGEN_LITE_YUVP1_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_YUVP_QCH__QCH_EN,
    CMU_YUVP_YUVP_QCH__CLK_REQ,
    CMU_YUVP_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_YUVP_QCH_VOTF0__QCH_EN,
    CMU_YUVP_YUVP_QCH_VOTF0__CLK_REQ,
    CMU_YUVP_YUVP_QCH_VOTF0__IGNORE_FORCE_PM_EN,
    CMU_YUVP_CMU_YUVP_QCH__QCH_EN,
    CMU_YUVP_CMU_YUVP_QCH__CLK_REQ,
    CMU_YUVP_CMU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_D_TZPC_YUVP_QCH__QCH_EN,
    CMU_YUVP_D_TZPC_YUVP_QCH__CLK_REQ,
    CMU_YUVP_D_TZPC_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_ECU_YUVP_QCH__QCH_EN,
    CMU_YUVP_ECU_YUVP_QCH__CLK_REQ,
    CMU_YUVP_ECU_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_LH_INT_COMB_YUVP_QCH__QCH_EN,
    CMU_YUVP_LH_INT_COMB_YUVP_QCH__CLK_REQ,
    CMU_YUVP_LH_INT_COMB_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_PPMU_D0_YUVP_QCH__QCH_EN,
    CMU_YUVP_PPMU_D0_YUVP_QCH__CLK_REQ,
    CMU_YUVP_PPMU_D0_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_PPMU_D1_YUVP_QCH__QCH_EN,
    CMU_YUVP_PPMU_D1_YUVP_QCH__CLK_REQ,
    CMU_YUVP_PPMU_D1_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCP_QCH__QCH_EN,
    CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCP_QCH__CLK_REQ,
    CMU_YUVP_RSTNSYNC_CLK_YUVP_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH__QCH_EN,
    CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH__CLK_REQ,
    CMU_YUVP_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_S2PC_YUVP_QCH__QCH_EN,
    CMU_YUVP_S2PC_YUVP_QCH__CLK_REQ,
    CMU_YUVP_S2PC_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_SLH_AXI_MI_P_YUVP_QCH__QCH_EN,
    CMU_YUVP_SLH_AXI_MI_P_YUVP_QCH__CLK_REQ,
    CMU_YUVP_SLH_AXI_MI_P_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_SPC_YUVP_QCH__QCH_EN,
    CMU_YUVP_SPC_YUVP_QCH__CLK_REQ,
    CMU_YUVP_SPC_YUVP_QCH__IGNORE_FORCE_PM_EN,
    CMU_YUVP_SYSREG_YUVP_QCH__QCH_EN,
    CMU_YUVP_SYSREG_YUVP_QCH__CLK_REQ,
    CMU_YUVP_SYSREG_YUVP_QCH__IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK0_PM_STEP,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK1_PM_STEP,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK2_PM_STEP,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK3_PM_STEP,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK4_PM_STEP,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK5_PM_STEP,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_ENABLE,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_CMU_QCH_CIS_CLK6_PM_STEP,

	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};
#endif
