// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1743\sampleModel1743_4_sub\Mysubsystem_19.v
// Created: 2024-07-01 20:47:48
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_19
// Source Path: sampleModel1743_4_sub/Subsystem/Mysubsystem_19
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_19
          (clk,
           reset,
           enb,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  Out1;
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk130_out1;  // uint8
  wire cfblk160_out1;


  cfblk130 u_cfblk130 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk130_out1)  // uint8
                       );

  assign cfblk160_out1 = (cfblk130_out1 != 8'b00000000 ? 1'b1 :
              1'b0);



  assign Out1 = cfblk160_out1;

  assign Out2 = cfblk130_out1;

endmodule  // Mysubsystem_19

