0.6
2019.1
Sep  4 2019
09:57:52
J:/ECEN 323 Labs/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
J:/ECEN 323 Labs/project_2/project_2.srcs/sources_1/new/vga_test.sv,1578954817,systemVerilog,,,,vga_test,,,,,,,,
J:/ECEN 323 Labs/project_2/project_2.srcs/sources_1/new/vga_timing.sv,1578950660,systemVerilog,,J:/ECEN 323 Labs/project_2/project_2.srcs/sources_1/new/vga_test.sv,,vga_timing,,,,,,,,
J:/ECEN 323 Labs/project_2/tb_vga_timing.vhd,1578950057,vhdl,,,,tb_vga_timing,,,,,,,,
