# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
# File: C:\Users\miria\DDM\VGA\output_files\VGA.csv
# Generated on: Wed May 04 13:27:09 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
B[3],Output,,,,PIN_AB13,,,,,,
B[2],Output,,,,PIN_AB12,,,,,,
B[1],Output,,,,PIN_P12,,,,,,
B[0],Output,,,,PIN_AA11,,,,,,
dipsw[1],Input,,,,PIN_C8,,,,,,
dipsw[0],Input,,,,PIN_E11,,,,,,
G[3],Output,,,,PIN_A6,,,,,,
G[2],Output,,,,PIN_H11,,,,,,
G[1],Output,,,,PIN_B7,,,,,,
G[0],Output,,,,PIN_C7,,,,,,
HS,Output,,,,PIN_J10,,,,,,
input_clk,Input,,,,PIN_M8,,,,,,
pixel_clk,Output,,,,PIN_E10,,,,,,
R[3],Output,,,,PIN_W11,,,,,,
R[2],Output,,,,PIN_AB11,,,,,,
R[1],Output,,,,PIN_Y11,,,,,,
R[0],Output,,,,PIN_AB10,,,,,,
VS,Output,,,,PIN_A8,,,,,,
