{
	"author": [
		"Oscar Garnica",
		"Juan Lanchares",
		"Rom√°n Hermida"
	],
	"booktitle": "Proceedings of the Sixth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2001",
	"dblpkey": "conf/date/GarnicaLH01",
	"doi": "10.1145/367072.368013",
	"ee": "http://doi.acm.org/10.1145/367072.368013",
	"pages": "810",
	"publisher": "ACM",
	"stemmed": [
		"a",
		"pseudo",
		"delay",
		"insensit",
		"time",
		"model",
		"to",
		"synthes",
		"low",
		"power",
		"asynchron",
		"circuit"
	],
	"tag": [
		"power management",
		"pseudo"
	],
	"title": "A pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2001
}