$date
	Sat Jul 15 16:18:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alucontrol_tb $end
$var wire 4 ! aluctl [3:0] $end
$var reg 2 " aluop [1:0] $end
$var reg 3 # func3 [2:0] $end
$var reg 7 $ func7 [6:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b10 !
b0 #
b0 $
b0 "
#3
b10 #
b1111 $
#5
b111 #
b1111001 $
#7
b110 !
b1001 $
b1 "
#9
b1 #
b1111101 $
#11
b101 #
b11111 $
#13
b10 !
b0 #
b0 $
b10 "
#15
b110 !
b100000 $
#17
b0 !
b111 #
b0 $
#19
b1 !
b110 #
#20
