// Seed: 1388522853
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input tri id_0,
    inout wor id_1,
    output tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri id_9
);
  tri  id_11 = 1;
  wire id_12;
  module_0();
  wire id_13;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
