Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 12:14:24 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_108/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.045        0.000                      0                 2673        0.006        0.000                      0                 2673        2.250        0.000                       0                  2674  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.526}        5.051           197.981         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.045        0.000                      0                 2673        0.006        0.000                      0                 2673        2.250        0.000                       0                  2674  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.526ns period=5.051ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.526ns period=5.051ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.051ns  (vclock rise@5.051ns - vclock rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 2.033ns (41.013%)  route 2.924ns (58.987%))
  Logic Levels:           17  (CARRY8=9 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 7.499 - 5.051 ) 
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 1.064ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.967ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2673, routed)        1.953     2.914    demux/CLK
    SLICE_X130Y435       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y435       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.993 r  demux/sel_reg[4]/Q
                         net (fo=52, routed)          0.326     3.319    demux/sel[4]
    SLICE_X130Y433       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     3.487 r  demux/sel_reg[8]_i_6/O[6]
                         net (fo=37, routed)          0.270     3.757    p_1_in[7]
    SLICE_X133Y431       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.139     3.896 r  sel[8]_i_234/O
                         net (fo=2, routed)           0.134     4.030    sel[8]_i_234_n_0
    SLICE_X133Y431       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     4.081 r  sel[8]_i_241/O
                         net (fo=1, routed)           0.022     4.103    demux/sel[8]_i_196_0[1]
    SLICE_X133Y431       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.262 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     4.288    demux/sel_reg[8]_i_200_n_0
    SLICE_X133Y432       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     4.365 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.271     4.636    demux_n_9
    SLICE_X131Y435       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     4.752 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.291     5.043    demux/sel[8]_i_64[1]
    SLICE_X131Y433       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     5.229 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.212     5.441    demux_n_86
    SLICE_X129Y433       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.139     5.580 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.192     5.772    sel[8]_i_36_n_0
    SLICE_X129Y433       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     5.872 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.016     5.888    demux/sel[8]_i_28_0[1]
    SLICE_X129Y433       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.078 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     6.104    demux/sel_reg[8]_i_20_n_0
    SLICE_X129Y434       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.160 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.317     6.477    demux/O[0]
    SLICE_X129Y435       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.683 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.244     6.927    demux_n_106
    SLICE_X128Y434       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.963 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.973    demux/sel_reg[6]_0[6]
    SLICE_X128Y434       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.088 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     7.114    demux/sel_reg[8]_i_4_n_0
    SLICE_X128Y435       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.170 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.185     7.355    demux/sel_reg[8]_i_3_n_15
    SLICE_X129Y436       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     7.480 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.202     7.682    demux/sel[4]_i_2_n_0
    SLICE_X132Y434       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     7.717 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.154     7.871    demux/sel20_in[2]
    SLICE_X132Y433       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.051     5.051 r  
    AR14                                              0.000     5.051 r  clk (IN)
                         net (fo=0)                   0.000     5.051    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.410 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.410    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.410 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.697    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.721 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2673, routed)        1.778     7.499    demux/CLK
    SLICE_X132Y433       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.427     7.926    
                         clock uncertainty           -0.035     7.891    
    SLICE_X132Y433       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.916    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  0.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 demux/genblk1[195].z_reg[195][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.526ns period=5.051ns})
  Destination:            genblk1[195].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.526ns period=5.051ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Net Delay (Source):      1.698ns (routing 0.967ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.940ns (routing 1.064ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2673, routed)        1.698     2.368    demux/CLK
    SLICE_X128Y418       FDRE                                         r  demux/genblk1[195].z_reg[195][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y418       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.426 r  demux/genblk1[195].z_reg[195][0]/Q
                         net (fo=1, routed)           0.071     2.497    genblk1[195].reg_in/D[0]
    SLICE_X128Y417       FDRE                                         r  genblk1[195].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=2673, routed)        1.940     2.901    genblk1[195].reg_in/CLK
    SLICE_X128Y417       FDRE                                         r  genblk1[195].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.472     2.429    
    SLICE_X128Y417       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.491    genblk1[195].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.526 }
Period(ns):         5.051
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.051       3.761      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.525       2.250      SLICE_X127Y428  demux/genblk1[352].z_reg[352][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.525       2.250      SLICE_X130Y414  demux/genblk1[321].z_reg[321][2]/C



