#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000263e6314620 .scope module, "datapath_tb_2b" "datapath_tb_2b" 2 5;
 .timescale -9 -12;
v00000263e6397da0_0 .var "tb_ALUControl", 2 0;
v00000263e6397300_0 .var "tb_Clk", 0 0;
v00000263e6397e40_0 .var "tb_RegReadAddr1", 1 0;
v00000263e6397ee0_0 .var "tb_RegReadAddr2", 1 0;
v00000263e6396fe0_0 .var "tb_RegWriteAddr", 1 0;
v00000263e6397940_0 .var "tb_RegWriteEnable", 0 0;
v00000263e6398020_0 .var "tb_Rst", 0 0;
S_00000263e6314ac0 .scope module, "dut" "datapath" 2 15, 3 5 0, S_00000263e6314620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Rst";
    .port_info 2 /INPUT 2 "RegReadAddr1";
    .port_info 3 /INPUT 2 "RegReadAddr2";
    .port_info 4 /INPUT 2 "RegWriteAddr";
    .port_info 5 /INPUT 1 "RegWriteEnable";
    .port_info 6 /INPUT 3 "ALUControl";
v00000263e63978a0_0 .net "ALUControl", 2 0, v00000263e6397da0_0;  1 drivers
v00000263e6397800_0 .net "Clk", 0 0, v00000263e6397300_0;  1 drivers
v00000263e6397580_0 .net "RegReadAddr1", 1 0, v00000263e6397e40_0;  1 drivers
v00000263e6397260_0 .net "RegReadAddr2", 1 0, v00000263e6397ee0_0;  1 drivers
v00000263e6396ea0_0 .net "RegWriteAddr", 1 0, v00000263e6396fe0_0;  1 drivers
v00000263e6397c60_0 .net "RegWriteEnable", 0 0, v00000263e6397940_0;  1 drivers
v00000263e6396f40_0 .net "Rst", 0 0, v00000263e6398020_0;  1 drivers
v00000263e6396900_0 .net "alu_Result", 31 0, v00000263e6395b10_0;  1 drivers
v00000263e6398160_0 .net "alu_oVerflow", 0 0, L_00000263e6311cf0;  1 drivers
v00000263e6397f80_0 .net "rf_ReadData1", 31 0, L_00000263e63127e0;  1 drivers
v00000263e6397620_0 .net "rf_ReadData2", 31 0, L_00000263e6312930;  1 drivers
S_00000263e6330cd0 .scope module, "alu_unit" "ALU" 3 38, 4 7 0, S_00000263e6314ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "oVerflow";
P_00000263e633dc70 .param/l "N" 0 4 7, +C4<00000000000000000000000000100000>;
L_00000263e6311c80 .functor XOR 32, L_00000263e6312930, L_00000263e63973a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000263e6312000 .functor XOR 1, L_00000263e63974e0, L_00000263e6397760, C4<0>, C4<0>;
L_00000263e6311dd0 .functor XOR 1, L_00000263e6312000, L_00000263e63ab0f0, C4<0>, C4<0>;
L_00000263e6312070 .functor NOT 1, L_00000263e6311dd0, C4<0>, C4<0>, C4<0>;
L_00000263e63120e0 .functor XOR 1, L_00000263e63a9f70, L_00000263e63aa8d0, C4<0>, C4<0>;
L_00000263e6311eb0 .functor AND 1, L_00000263e6312070, L_00000263e63120e0, C4<1>, C4<1>;
L_00000263e6312850 .functor NOT 1, L_00000263e63a9e30, C4<0>, C4<0>, C4<0>;
L_00000263e6311cf0 .functor AND 1, L_00000263e6311eb0, L_00000263e6312850, C4<1>, C4<1>;
v00000263e6394c10_0 .net "A", 31 0, L_00000263e63127e0;  alias, 1 drivers
v00000263e6395250_0 .net "ALUControl", 2 0, v00000263e6397da0_0;  alias, 1 drivers
v00000263e6395bb0_0 .net "B", 31 0, L_00000263e6312930;  alias, 1 drivers
v00000263e63952f0_0 .net "B_operand", 31 0, L_00000263e6311c80;  1 drivers
v00000263e6396290_0 .net "Cin", 0 0, L_00000263e63965e0;  1 drivers
v00000263e6395570_0 .net "Result", 31 0, v00000263e6395b10_0;  alias, 1 drivers
v00000263e6395c50_0 .net *"_ivl_1", 0 0, L_00000263e6398480;  1 drivers
v00000263e6394ad0_0 .net *"_ivl_11", 0 0, L_00000263e6397760;  1 drivers
v00000263e6395ed0_0 .net *"_ivl_12", 0 0, L_00000263e6312000;  1 drivers
v00000263e6394cb0_0 .net *"_ivl_15", 0 0, L_00000263e63ab0f0;  1 drivers
v00000263e6395f70_0 .net *"_ivl_16", 0 0, L_00000263e6311dd0;  1 drivers
v00000263e6394a30_0 .net *"_ivl_18", 0 0, L_00000263e6312070;  1 drivers
v00000263e6396150_0 .net *"_ivl_2", 31 0, L_00000263e63973a0;  1 drivers
v00000263e6395390_0 .net *"_ivl_21", 0 0, L_00000263e63a9f70;  1 drivers
v00000263e6394df0_0 .net *"_ivl_23", 0 0, L_00000263e63aa8d0;  1 drivers
v00000263e63945d0_0 .net *"_ivl_24", 0 0, L_00000263e63120e0;  1 drivers
v00000263e6396330_0 .net *"_ivl_26", 0 0, L_00000263e6311eb0;  1 drivers
v00000263e6394e90_0 .net *"_ivl_29", 0 0, L_00000263e63a9e30;  1 drivers
v00000263e63963d0_0 .net *"_ivl_30", 0 0, L_00000263e6312850;  1 drivers
v00000263e6396470_0 .net *"_ivl_9", 0 0, L_00000263e63974e0;  1 drivers
v00000263e6394670_0 .net "adder_cout", 0 0, L_00000263e6396680;  1 drivers
v00000263e6394710_0 .net "adder_sum", 31 0, L_00000263e6396720;  1 drivers
v00000263e6394850_0 .net "and_result", 31 0, L_00000263e6312540;  1 drivers
v00000263e63948f0_0 .net "oVerflow", 0 0, L_00000263e6311cf0;  alias, 1 drivers
v00000263e6394990_0 .net "slt_result", 31 0, L_00000263e63aafb0;  1 drivers
v00000263e6394f30_0 .net "xor_result", 31 0, L_00000263e63129a0;  1 drivers
L_00000263e6398480 .part v00000263e6397da0_0, 0, 1;
LS_00000263e63973a0_0_0 .concat [ 1 1 1 1], L_00000263e6398480, L_00000263e6398480, L_00000263e6398480, L_00000263e6398480;
LS_00000263e63973a0_0_4 .concat [ 1 1 1 1], L_00000263e6398480, L_00000263e6398480, L_00000263e6398480, L_00000263e6398480;
LS_00000263e63973a0_0_8 .concat [ 1 1 1 1], L_00000263e6398480, L_00000263e6398480, L_00000263e6398480, L_00000263e6398480;
LS_00000263e63973a0_0_12 .concat [ 1 1 1 1], L_00000263e6398480, L_00000263e6398480, L_00000263e6398480, L_00000263e6398480;
LS_00000263e63973a0_0_16 .concat [ 1 1 1 1], L_00000263e6398480, L_00000263e6398480, L_00000263e6398480, L_00000263e6398480;
LS_00000263e63973a0_0_20 .concat [ 1 1 1 1], L_00000263e6398480, L_00000263e6398480, L_00000263e6398480, L_00000263e6398480;
LS_00000263e63973a0_0_24 .concat [ 1 1 1 1], L_00000263e6398480, L_00000263e6398480, L_00000263e6398480, L_00000263e6398480;
LS_00000263e63973a0_0_28 .concat [ 1 1 1 1], L_00000263e6398480, L_00000263e6398480, L_00000263e6398480, L_00000263e6398480;
LS_00000263e63973a0_1_0 .concat [ 4 4 4 4], LS_00000263e63973a0_0_0, LS_00000263e63973a0_0_4, LS_00000263e63973a0_0_8, LS_00000263e63973a0_0_12;
LS_00000263e63973a0_1_4 .concat [ 4 4 4 4], LS_00000263e63973a0_0_16, LS_00000263e63973a0_0_20, LS_00000263e63973a0_0_24, LS_00000263e63973a0_0_28;
L_00000263e63973a0 .concat [ 16 16 0 0], LS_00000263e63973a0_1_0, LS_00000263e63973a0_1_4;
L_00000263e63965e0 .part v00000263e6397da0_0, 0, 1;
L_00000263e63974e0 .part L_00000263e63127e0, 31, 1;
L_00000263e6397760 .part L_00000263e6312930, 31, 1;
L_00000263e63ab0f0 .part v00000263e6397da0_0, 0, 1;
L_00000263e63a9f70 .part L_00000263e63127e0, 31, 1;
L_00000263e63aa8d0 .part L_00000263e6396720, 31, 1;
L_00000263e63a9e30 .part v00000263e6397da0_0, 1, 1;
L_00000263e63a9a70 .part L_00000263e6396720, 31, 1;
S_00000263e6330e60 .scope module, "adder_unit" "Adder" 4 28, 5 1 0, S_00000263e6330cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_00000263e633d270 .param/l "N" 0 5 1, +C4<00000000000000000000000000100000>;
v00000263e633b790_0 .net "A", 31 0, L_00000263e63127e0;  alias, 1 drivers
v00000263e633bc90_0 .net "B", 31 0, L_00000263e6311c80;  alias, 1 drivers
v00000263e633b830_0 .net "Cin", 0 0, L_00000263e63965e0;  alias, 1 drivers
v00000263e633bdd0_0 .net "Cout", 0 0, L_00000263e6396680;  alias, 1 drivers
v00000263e633b0b0_0 .net "Sum", 31 0, L_00000263e6396720;  alias, 1 drivers
v00000263e633bb50_0 .net *"_ivl_11", 32 0, L_00000263e63971c0;  1 drivers
v00000263e633bbf0_0 .net *"_ivl_13", 32 0, L_00000263e6397440;  1 drivers
L_00000263e63d01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000263e633b150_0 .net *"_ivl_16", 31 0, L_00000263e63d01a8;  1 drivers
v00000263e6395d90_0 .net *"_ivl_17", 32 0, L_00000263e63969a0;  1 drivers
L_00000263e63d0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000263e63961f0_0 .net/2u *"_ivl_3", 0 0, L_00000263e63d0118;  1 drivers
v00000263e6395070_0 .net *"_ivl_5", 32 0, L_00000263e63967c0;  1 drivers
L_00000263e63d0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000263e6395930_0 .net/2u *"_ivl_7", 0 0, L_00000263e63d0160;  1 drivers
v00000263e63947b0_0 .net *"_ivl_9", 32 0, L_00000263e6397120;  1 drivers
L_00000263e6396680 .part L_00000263e63969a0, 32, 1;
L_00000263e6396720 .part L_00000263e63969a0, 0, 32;
L_00000263e63967c0 .concat [ 32 1 0 0], L_00000263e63127e0, L_00000263e63d0118;
L_00000263e6397120 .concat [ 32 1 0 0], L_00000263e6311c80, L_00000263e63d0160;
L_00000263e63971c0 .arith/sum 33, L_00000263e63967c0, L_00000263e6397120;
L_00000263e6397440 .concat [ 1 32 0 0], L_00000263e63965e0, L_00000263e63d01a8;
L_00000263e63969a0 .arith/sum 33, L_00000263e63971c0, L_00000263e6397440;
S_00000263e631b8a0 .scope module, "and_unit" "AND" 4 40, 6 1 0, S_00000263e6330cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
P_00000263e633d2b0 .param/l "N" 0 6 1, +C4<00000000000000000000000000100000>;
L_00000263e6312540 .functor AND 32, L_00000263e63127e0, L_00000263e6312930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000263e63960b0_0 .net "A", 31 0, L_00000263e63127e0;  alias, 1 drivers
v00000263e6395750_0 .net "B", 31 0, L_00000263e6312930;  alias, 1 drivers
v00000263e6396010_0 .net "Result", 31 0, L_00000263e6312540;  alias, 1 drivers
S_00000263e631ba30 .scope module, "output_mux" "Mux5x1" 4 61, 7 1 0, S_00000263e6330cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In_AddResult";
    .port_info 1 /INPUT 32 "In_SubResult";
    .port_info 2 /INPUT 32 "In_AndResult";
    .port_info 3 /INPUT 32 "In_XorResult";
    .port_info 4 /INPUT 32 "In_SltResult";
    .port_info 5 /INPUT 3 "Sel";
    .port_info 6 /OUTPUT 32 "Out";
P_00000263e633da30 .param/l "N" 0 7 1, +C4<00000000000000000000000000100000>;
v00000263e6395a70_0 .net "In_AddResult", 31 0, L_00000263e6396720;  alias, 1 drivers
v00000263e6395110_0 .net "In_AndResult", 31 0, L_00000263e6312540;  alias, 1 drivers
v00000263e6395610_0 .net "In_SltResult", 31 0, L_00000263e63aafb0;  alias, 1 drivers
v00000263e63951b0_0 .net "In_SubResult", 31 0, L_00000263e6396720;  alias, 1 drivers
v00000263e63957f0_0 .net "In_XorResult", 31 0, L_00000263e63129a0;  alias, 1 drivers
v00000263e6395b10_0 .var "Out", 31 0;
v00000263e6394b70_0 .net "Sel", 2 0, v00000263e6397da0_0;  alias, 1 drivers
E_00000263e633d470/0 .event anyedge, v00000263e6394b70_0, v00000263e633b0b0_0, v00000263e633b0b0_0, v00000263e6396010_0;
E_00000263e633d470/1 .event anyedge, v00000263e63957f0_0, v00000263e6395610_0;
E_00000263e633d470 .event/or E_00000263e633d470/0, E_00000263e633d470/1;
S_00000263e631e3a0 .scope module, "slt_unit" "SLT" 4 54, 8 1 0, S_00000263e6330cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sum_MSB";
    .port_info 1 /INPUT 1 "Overflow";
    .port_info 2 /OUTPUT 32 "SLT_Result";
P_00000263e633d3b0 .param/l "N" 0 8 1, +C4<00000000000000000000000000100000>;
L_00000263e6312a10 .functor XOR 1, L_00000263e63a9a70, L_00000263e6311cf0, C4<0>, C4<0>;
v00000263e63956b0_0 .net "Overflow", 0 0, L_00000263e6311cf0;  alias, 1 drivers
v00000263e6394d50_0 .net "SLT_Result", 31 0, L_00000263e63aafb0;  alias, 1 drivers
v00000263e63954d0_0 .net "Sum_MSB", 0 0, L_00000263e63a9a70;  1 drivers
L_00000263e63d01f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000263e6395430_0 .net/2u *"_ivl_2", 30 0, L_00000263e63d01f0;  1 drivers
v00000263e6395890_0 .net "slt_bit", 0 0, L_00000263e6312a10;  1 drivers
L_00000263e63aafb0 .concat [ 1 31 0 0], L_00000263e6312a10, L_00000263e63d01f0;
S_00000263e631e530 .scope module, "xor_unit" "XOR" 4 47, 9 1 0, S_00000263e6330cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
P_00000263e633def0 .param/l "N" 0 9 1, +C4<00000000000000000000000000100000>;
L_00000263e63129a0 .functor XOR 32, L_00000263e63127e0, L_00000263e6312930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000263e6395e30_0 .net "A", 31 0, L_00000263e63127e0;  alias, 1 drivers
v00000263e6395cf0_0 .net "B", 31 0, L_00000263e6312930;  alias, 1 drivers
v00000263e63959d0_0 .net "Result", 31 0, L_00000263e63129a0;  alias, 1 drivers
S_00000263e631f2c0 .scope module, "rf_unit" "regfile" 3 24, 10 4 0, S_00000263e6314ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_00000263e63127e0 .functor BUFZ 32, L_00000263e63980c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000263e6312930 .functor BUFZ 32, L_00000263e63982a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000263e6396a40_0 .net *"_ivl_0", 31 0, L_00000263e63980c0;  1 drivers
v00000263e6396ae0_0 .net *"_ivl_10", 3 0, L_00000263e6398340;  1 drivers
L_00000263e63d00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000263e6396d60_0 .net *"_ivl_13", 1 0, L_00000263e63d00d0;  1 drivers
v00000263e6396cc0_0 .net *"_ivl_2", 3 0, L_00000263e6398200;  1 drivers
L_00000263e63d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000263e63976c0_0 .net *"_ivl_5", 1 0, L_00000263e63d0088;  1 drivers
v00000263e6397bc0_0 .net *"_ivl_8", 31 0, L_00000263e63982a0;  1 drivers
v00000263e6397b20_0 .net "addr1", 1 0, v00000263e6397e40_0;  alias, 1 drivers
v00000263e6397a80_0 .net "addr2", 1 0, v00000263e6397ee0_0;  alias, 1 drivers
v00000263e6397d00_0 .net "addr3", 1 0, v00000263e6396fe0_0;  alias, 1 drivers
v00000263e6397080_0 .net "clk", 0 0, v00000263e6397300_0;  alias, 1 drivers
v00000263e63979e0_0 .net "data1", 31 0, L_00000263e63127e0;  alias, 1 drivers
v00000263e6396b80_0 .net "data2", 31 0, L_00000263e6312930;  alias, 1 drivers
v00000263e6396c20_0 .net "data3", 31 0, v00000263e6395b10_0;  alias, 1 drivers
v00000263e63983e0 .array "register", 0 3, 31 0;
v00000263e6396e00_0 .net "rst", 0 0, v00000263e6398020_0;  alias, 1 drivers
v00000263e6396860_0 .net "wr", 0 0, v00000263e6397940_0;  alias, 1 drivers
E_00000263e633dcb0 .event posedge, v00000263e6397080_0;
L_00000263e63980c0 .array/port v00000263e63983e0, L_00000263e6398200;
L_00000263e6398200 .concat [ 2 2 0 0], v00000263e6397e40_0, L_00000263e63d0088;
L_00000263e63982a0 .array/port v00000263e63983e0, L_00000263e6398340;
L_00000263e6398340 .concat [ 2 2 0 0], v00000263e6397ee0_0, L_00000263e63d00d0;
    .scope S_00000263e631f2c0;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000263e63983e0, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000263e631f2c0;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000263e63983e0, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000263e631f2c0;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000263e63983e0, 4, 0;
    %end;
    .thread T_2;
    .scope S_00000263e631f2c0;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000263e63983e0, 4, 0;
    %end;
    .thread T_3;
    .scope S_00000263e631f2c0;
T_4 ;
    %wait E_00000263e633dcb0;
    %load/vec4 v00000263e6396e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000263e63983e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000263e63983e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000263e63983e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000263e63983e0, 0, 4;
T_4.0 ;
    %load/vec4 v00000263e6396860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000263e6396c20_0;
    %load/vec4 v00000263e6397d00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000263e63983e0, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000263e631ba30;
T_5 ;
    %wait E_00000263e633d470;
    %load/vec4 v00000263e6394b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000263e6395b10_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v00000263e6395a70_0;
    %store/vec4 v00000263e6395b10_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v00000263e63951b0_0;
    %store/vec4 v00000263e6395b10_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v00000263e6395110_0;
    %store/vec4 v00000263e6395b10_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000263e63957f0_0;
    %store/vec4 v00000263e6395b10_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000263e6395610_0;
    %store/vec4 v00000263e6395b10_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000263e6314620;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v00000263e6397300_0;
    %inv;
    %store/vec4 v00000263e6397300_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000263e6314620;
T_7 ;
    %vpi_call 2 28 "$dumpfile", "datapath_tb_2b.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000263e6314620 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263e6398020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263e6397940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263e6397300_0, 0, 1;
    %vpi_call 2 35 "$display", "--- Hedef 1: R1 <- 0 (R0 XOR R0) ---" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000263e6397e40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000263e6397ee0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000263e6397da0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000263e6396fe0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263e6397940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263e6397940_0, 0, 1;
    %vpi_call 2 44 "$display", "--- Hedef 2: R0 <- -1 (R2 + R1) ---" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000263e6397e40_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000263e6397ee0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000263e6397da0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000263e6396fe0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263e6397940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263e6397940_0, 0, 1;
    %vpi_call 2 53 "$display", "--- Hedef 3: R2 <- R1 - 1 (R1 - R3) ---" {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000263e6397e40_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000263e6397ee0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000263e6397da0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000263e6396fe0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263e6397940_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263e6397940_0, 0, 1;
    %vpi_call 2 62 "$display", "--- Hedef 4: R3 <- R0 + 1 (R0 - R3) ---" {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000263e6397e40_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000263e6397ee0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000263e6397da0_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000263e6396fe0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000263e6397940_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000263e6397940_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 72 "$display", "--- Sim\303\274lasyon Bitti ---" {0 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "datapath_tb_2b.v";
    "./datapath.v";
    "./alu.v";
    "./adder.v";
    "./and.v";
    "./mux5x1.v";
    "./slt.v";
    "./xor.v";
    "./regfile.v";
