# compile vhdl design source files
vhdl xil_defaultlib  "../../../arbiter_behavioral_3cons.vhd"
vhdl xil_defaultlib  "../../../arbiter_behavioral_3cons_tb.vhd"

# Do not sort compile order
nosort
