// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "04/24/2024 18:56:24"

// 
// Device: Altera 10M02SCU169C8G Package UFBGA169
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RESDMAC (
	_INT,
	_SIZ1,
	R_W_IO,
	_AS_IO,
	_DS_IO,
	_DSACK_IO,
	DATA_IO,
	_STERM,
	SCLK,
	_CS,
	_RST,
	_BERR,
	ADDR,
	_BR,
	_BG,
	_BGACK_IO,
	_DMAEN,
	_DREQ,
	INTA,
	_DACK,
	_CSS,
	_IOR,
	_IOW,
	PD_PORT);
output 	_INT;
output 	_SIZ1;
output 	R_W_IO;
output 	_AS_IO;
output 	_DS_IO;
output 	[1:0] _DSACK_IO;
output 	[31:0] DATA_IO;
input 	_STERM;
input 	SCLK;
input 	_CS;
input 	_RST;
input 	_BERR;
input 	[6:2] ADDR;
output 	_BR;
input 	_BG;
output 	_BGACK_IO;
output 	_DMAEN;
input 	_DREQ;
input 	INTA;
output 	_DACK;
output 	_CSS;
output 	_IOR;
output 	_IOW;
output 	[15:0] PD_PORT;

// Design Ports Information
// _INT	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _SIZ1	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _BR	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _DMAEN	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _DACK	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _CSS	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _IOR	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _IOW	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_W_IO	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _AS_IO	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _DS_IO	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _DSACK_IO[0]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _DSACK_IO[1]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[0]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[1]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[2]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[3]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[5]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[7]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[8]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[9]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[10]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[11]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[12]	=>  Location: PIN_N10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[13]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[14]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[15]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[16]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[17]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[18]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[19]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[20]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[21]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[22]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[23]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[24]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[25]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[26]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[27]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[28]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[29]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[30]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IO[31]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _BGACK_IO	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[4]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[5]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[7]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[9]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[10]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[12]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[13]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[14]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PD_PORT[15]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INTA	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _BERR	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _STERM	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _CS	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _RST	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _BG	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SCLK	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _DREQ	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \_DS_IO~input_o ;
wire \PD_PORT[8]~input_o ;
wire \PD_PORT[9]~input_o ;
wire \PD_PORT[10]~input_o ;
wire \PD_PORT[11]~input_o ;
wire \PD_PORT[12]~input_o ;
wire \PD_PORT[13]~input_o ;
wire \PD_PORT[14]~input_o ;
wire \PD_PORT[15]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TDO~~obuf_o ;
wire \_RST~input_o ;
wire \_RST~inputclkctrl_outclk ;
wire \SCLK~input_o ;
wire \SCLK~inputclkctrl_outclk ;
wire \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \_CS~input_o ;
wire \ADDR[5]~input_o ;
wire \_AS_IO~input_o ;
wire \ADDR[4]~input_o ;
wire \u_registers|u_addr_decoder|WDREGREQ~0_combout ;
wire \ADDR[6]~input_o ;
wire \R_W_IO~input_o ;
wire \ADDR[3]~input_o ;
wire \u_registers|u_registers_cntr|CNTR_O[4]~12_combout ;
wire \DATA_IO[2]~input_o ;
wire \ADDR[2]~input_o ;
wire \u_registers|u_registers_cntr|CNTR_O[2]~7_combout ;
wire \INTA~input_o ;
wire \u_registers|u_registers_istr|INT_O_~0_combout ;
wire \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \_STERM~input_o ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0_combout ;
wire \_DSACK_IO[1]~input_o ;
wire \_BERR~input_o ;
wire \DSK1_IN_~combout ;
wire \_DSACK_IO[0]~input_o ;
wire \DSK0_IN_~0_combout ;
wire \u_CPU_SM|iDSACK~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4_combout ;
wire \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \DATA_IO[1]~input_o ;
wire \u_registers|u_registers_cntr|CNTR_O[1]~8_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~9_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~10_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~11_combout ;
wire \_DREQ~input_o ;
wire \DREQ_~combout ;
wire \u_CPU_SM|CCRESET_~q ;
wire \u_SCSI_SM|CDREQ_~q ;
wire \u_registers|u_addr_decoder|WDREGREQ~combout ;
wire \u_SCSI_SM|CCPUREQ~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout ;
wire \u_SCSI_SM|RDFIFO_o~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0_combout ;
wire \u_CPU_SM|DECFIFO~q ;
wire \u_SCSI_SM|RDFIFO_o~q ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ;
wire \int_fifo|u_full_empty_ctr|DOWN[1]~feeder_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ;
wire \int_fifo|u_full_empty_ctr|UP[0]~8_combout ;
wire \int_fifo|u_full_empty_ctr|Equal0~0_combout ;
wire \int_fifo|u_full_empty_ctr|Equal0~1_combout ;
wire \int_fifo|u_full_empty_ctr|UP~1_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ;
wire \int_fifo|u_full_empty_ctr|UP~4_combout ;
wire \int_fifo|u_full_empty_ctr|UP~5_combout ;
wire \int_fifo|u_full_empty_ctr|UP~6_combout ;
wire \int_fifo|u_full_empty_ctr|UP~7_combout ;
wire \int_fifo|u_full_empty_ctr|UP~0_combout ;
wire \int_fifo|u_full_empty_ctr|UP~2_combout ;
wire \int_fifo|u_full_empty_ctr|UP~3_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~8_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~q ;
wire \u_SCSI_SM|nLS2CPU~0_combout ;
wire \u_SCSI_SM|nLS2CPU~q ;
wire \u_SCSI_SM|CDSACK_~feeder_combout ;
wire \u_SCSI_SM|CDSACK_~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~feeder_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout ;
wire \u_SCSI_SM|INCBO_o~q ;
wire \int_fifo|u_byte_ptr|BO0~0_combout ;
wire \int_fifo|u_byte_ptr|BO0~q ;
wire \u_registers|u_addr_decoder|h_0C~combout ;
wire \int_fifo|u_byte_ptr|S~q ;
wire \DATA_IO[25]~input_o ;
wire \int_fifo|u_byte_ptr|B~0_combout ;
wire \int_fifo|u_byte_ptr|B~q ;
wire \int_fifo|u_byte_ptr|BO1~0_combout ;
wire \u_registers|u_addr_decoder|h_08~0_combout ;
wire \u_registers|u_addr_decoder|ACR_WR~combout ;
wire \int_fifo|u_byte_ptr|BO1~1_combout ;
wire \int_fifo|u_byte_ptr|BO1~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0_combout ;
wire \u_SCSI_SM|RDFIFO_d~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0_combout ;
wire \u_SCSI_SM|RIFIFO_d~q ;
wire \u_SCSI_SM|RIFIFO_o~0_combout ;
wire \u_SCSI_SM|RIFIFO_o~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4_combout ;
wire \u_CPU_SM|INCFIFO~q ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ;
wire \u_CPU_SM|DMAENA~feeder_combout ;
wire \u_CPU_SM|DMAENA~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20_combout ;
wire \u_CPU_SM|FLUSHFIFO~q ;
wire \u_CPU_SM|LASTWORD~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ;
wire \u_registers|A1~0_combout ;
wire \u_registers|A1~q ;
wire \_BG~input_o ;
wire \u_CPU_SM|BGRANT_~0_combout ;
wire \u_CPU_SM|BGRANT_~q ;
wire \_BGACK_IO~input_o ;
wire \u_CPU_SM|aCYCLEDONE_~0_combout ;
wire \u_CPU_SM|aCYCLEDONE_~1_combout ;
wire \u_CPU_SM|nCYCLEDONE~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1_combout ;
wire \u_CPU_SM|STOPFLUSH~q ;
wire \u_registers|u_addr_decoder|CLR_INT~0_combout ;
wire \u_registers|FLUSHFIFO~0_combout ;
wire \u_registers|FLUSHFIFO~1_combout ;
wire \u_registers|FLUSHFIFO~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~50_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~51_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~68_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~13_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~49_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~53_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~47_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~48_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~54_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~18_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~9_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~14_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~65_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~17_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~28_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~55_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~56_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~57_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~58_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~59_combout ;
wire \u_CPU_SM|DREQ_~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~60_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~61_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~62_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~63_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~41_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~6_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~42_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~43_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~44_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~45_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~46_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~22_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~23_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~24_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~29_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~30_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~33_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~31_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~34_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~35_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~36_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~1_combout ;
wire \u_CPU_SM|BREQ~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~4_combout ;
wire \u_CPU_SM|BGACK~feeder_combout ;
wire \u_CPU_SM|BGACK~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1_combout ;
wire \u_CPU_SM|PAS~q ;
wire \AS_O_~0_combout ;
wire \AS_O_~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~combout ;
wire \u_CPU_SM|PDS~q ;
wire \DS_O_~0_combout ;
wire \DS_O_~q ;
wire \u_registers|u_registers_term|TERM_COUNTER[1]~5_combout ;
wire \u_registers|u_registers_term|TERM_COUNTER[1]~2_combout ;
wire \u_registers|u_registers_term|TERM_COUNTER[1]~3_combout ;
wire \u_registers|u_registers_term|TERM_COUNTER[0]~4_combout ;
wire \u_registers|u_registers_term|REG_DSK_~0_combout ;
wire \u_registers|u_registers_term|REG_DSK_~q ;
wire \dsack_int~combout ;
wire \u_registers|u_addr_decoder|ISTR_RD_~0_combout ;
wire \u_registers|u_addr_decoder|ISTR_RD_~1_combout ;
wire \u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ;
wire \u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ;
wire \DATA_IO[0]~input_o ;
wire \u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ;
wire \u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ;
wire \u_registers|u_addr_decoder|CLR_INT~combout ;
wire \u_registers|u_addr_decoder|CLR_INT~clkctrl_outclk ;
wire \u_registers|u_registers_istr|FE~1_combout ;
wire \u_registers|u_registers_istr|FE~4_combout ;
wire \u_registers|u_registers_istr|FE~0_combout ;
wire \u_registers|u_registers_istr|FE~_emulated_q ;
wire \u_registers|u_registers_istr|FE~3_combout ;
wire \u_registers|u_registers_istr|FE~2_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout ;
wire \u_SCSI_SM|S2CPU_o~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0_combout ;
wire \u_SCSI_SM|INCNO_o~q ;
wire \u_CPU_SM|INCNO~q ;
wire \int_fifo|u_next_out_cntr|COUNT[0]~1_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0_combout ;
wire \u_SCSI_SM|CPU2S_o~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout ;
wire \u_CPU_SM|DIEL~q ;
wire \u_datapath|bDIEL~combout ;
wire \DATA_IO[16]~input_o ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~combout ;
wire \u_CPU_SM|BRIDGEIN~q ;
wire \u_datapath|u_datapath_input|CPU_OD[0]~0_combout ;
wire \PD_PORT[0]~input_o ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout ;
wire \u_SCSI_SM|S2F_o~q ;
wire \u_datapath|FIFO_ID[0]~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout ;
wire \u_SCSI_SM|INCNI_o~q ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~14_combout ;
wire \u_CPU_SM|INCNI~q ;
wire \int_fifo|u_next_in_cntr|COUNT[0]~3_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[1]~1_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[2]~0_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[2]~2_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~4_combout ;
wire \u_SCSI_SM|RE_o~q ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3_combout ;
wire \u_SCSI_SM|DACK_o~q ;
wire \int_fifo|u_write_strobes|LLWS~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~10_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~12_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~11_combout ;
wire \u_CPU_SM|PLLW~q ;
wire \LLW~q ;
wire \int_fifo|u_write_strobes|LLWS~combout ;
wire \int_fifo|BUFFER[3][0]~43_combout ;
wire \int_fifo|BUFFER[3][0]~q ;
wire \int_fifo|BUFFER[1][0]~25_combout ;
wire \int_fifo|BUFFER[1][0]~q ;
wire \int_fifo|u_next_out_cntr|COUNT[1]~0_combout ;
wire \int_fifo|BUFFER[0][0]~27_combout ;
wire \int_fifo|BUFFER[0][0]~q ;
wire \int_fifo|BUFFER[2][0]~26_combout ;
wire \int_fifo|BUFFER[2][0]~q ;
wire \int_fifo|Mux31~2_combout ;
wire \int_fifo|Mux31~3_combout ;
wire \int_fifo|u_next_out_cntr|COUNT[2]~2_combout ;
wire \int_fifo|u_next_out_cntr|COUNT[2]~3_combout ;
wire \int_fifo|BUFFER[4][0]~24_combout ;
wire \int_fifo|BUFFER[4][0]~q ;
wire \int_fifo|BUFFER[5][0]~23_combout ;
wire \int_fifo|BUFFER[5][0]~q ;
wire \int_fifo|Mux31~0_combout ;
wire \int_fifo|BUFFER[6][0]~22_combout ;
wire \int_fifo|BUFFER[6][0]~q ;
wire \int_fifo|BUFFER[7][0]~42_combout ;
wire \int_fifo|BUFFER[7][0]~q ;
wire \int_fifo|Mux31~1_combout ;
wire \int_fifo|Mux31~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~21_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~64_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~6_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5_combout ;
wire \u_CPU_SM|F2CPUL~q ;
wire \u_datapath|u_datapath_output|DATA[0]~1_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~2_combout ;
wire \DATA_IO~64_combout ;
wire \PD_PORT[1]~input_o ;
wire \u_datapath|u_datapath_output|DATA[4]~5_combout ;
wire \DATA_IO[17]~input_o ;
wire \u_datapath|u_datapath_input|CPU_OD[1]~1_combout ;
wire \u_datapath|FIFO_ID[1]~8_combout ;
wire \int_fifo|BUFFER[2][1]~q ;
wire \int_fifo|BUFFER[0][1]~q ;
wire \int_fifo|Mux30~2_combout ;
wire \int_fifo|BUFFER[1][1]~q ;
wire \int_fifo|BUFFER[3][1]~q ;
wire \int_fifo|Mux30~3_combout ;
wire \int_fifo|BUFFER[6][1]~q ;
wire \int_fifo|BUFFER[7][1]~q ;
wire \int_fifo|BUFFER[4][1]~q ;
wire \int_fifo|BUFFER[5][1]~q ;
wire \int_fifo|Mux30~0_combout ;
wire \int_fifo|Mux30~1_combout ;
wire \int_fifo|Mux30~4_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~3_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~4_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~7_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~6_combout ;
wire \u_registers|u_registers_istr|FF~1_combout ;
wire \u_registers|u_registers_istr|FF~4_combout ;
wire \u_registers|u_registers_istr|FF~_emulated_q ;
wire \u_registers|u_registers_istr|FF~3_combout ;
wire \u_registers|u_registers_istr|FF~2_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~8_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~9_combout ;
wire \PD_PORT[2]~input_o ;
wire \u_datapath|u_datapath_output|DATA[2]~10_combout ;
wire \DATA_IO[18]~input_o ;
wire \u_datapath|u_datapath_input|CPU_OD[2]~2_combout ;
wire \u_datapath|FIFO_ID[2]~13_combout ;
wire \int_fifo|BUFFER[6][2]~q ;
wire \int_fifo|BUFFER[7][2]~q ;
wire \int_fifo|BUFFER[5][2]~q ;
wire \int_fifo|BUFFER[4][2]~q ;
wire \int_fifo|Mux29~0_combout ;
wire \int_fifo|Mux29~1_combout ;
wire \int_fifo|BUFFER[2][2]~q ;
wire \int_fifo|BUFFER[0][2]~q ;
wire \int_fifo|Mux29~2_combout ;
wire \int_fifo|BUFFER[1][2]~q ;
wire \int_fifo|BUFFER[3][2]~q ;
wire \int_fifo|Mux29~3_combout ;
wire \int_fifo|Mux29~4_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~11_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~12_combout ;
wire \PD_PORT[3]~input_o ;
wire \DATA_IO[3]~input_o ;
wire \DATA_IO[19]~input_o ;
wire \u_datapath|u_datapath_input|CPU_OD[3]~3_combout ;
wire \u_datapath|FIFO_ID[3]~18_combout ;
wire \int_fifo|BUFFER[5][3]~q ;
wire \int_fifo|BUFFER[4][3]~q ;
wire \int_fifo|Mux28~0_combout ;
wire \int_fifo|BUFFER[7][3]~q ;
wire \int_fifo|BUFFER[6][3]~q ;
wire \int_fifo|Mux28~1_combout ;
wire \int_fifo|BUFFER[3][3]~q ;
wire \int_fifo|BUFFER[0][3]~q ;
wire \int_fifo|BUFFER[2][3]~q ;
wire \int_fifo|Mux28~2_combout ;
wire \int_fifo|BUFFER[1][3]~q ;
wire \int_fifo|Mux28~3_combout ;
wire \int_fifo|Mux28~4_combout ;
wire \u_datapath|u_datapath_output|DATA[3]~13_combout ;
wire \u_datapath|u_datapath_output|DATA[3]~14_combout ;
wire \DATA_IO[4]~input_o ;
wire \u_registers|u_registers_cntr|CNTR_O[4]~6_combout ;
wire \PD_PORT[4]~input_o ;
wire \DATA_IO[20]~input_o ;
wire \u_datapath|u_datapath_input|CPU_OD[4]~4_combout ;
wire \u_datapath|FIFO_ID[4]~23_combout ;
wire \int_fifo|BUFFER[6][4]~q ;
wire \int_fifo|BUFFER[7][4]~q ;
wire \int_fifo|BUFFER[4][4]~q ;
wire \int_fifo|BUFFER[5][4]~q ;
wire \int_fifo|Mux27~0_combout ;
wire \int_fifo|Mux27~1_combout ;
wire \int_fifo|BUFFER[3][4]~q ;
wire \int_fifo|BUFFER[1][4]~q ;
wire \int_fifo|BUFFER[0][4]~q ;
wire \int_fifo|BUFFER[2][4]~q ;
wire \int_fifo|Mux27~2_combout ;
wire \int_fifo|Mux27~3_combout ;
wire \int_fifo|Mux27~4_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~15_combout ;
wire \u_registers|u_registers_istr|INT_P~0_combout ;
wire \u_registers|u_registers_istr|always0~0_combout ;
wire \u_registers|u_registers_istr|INT_P~q ;
wire \u_datapath|u_datapath_output|DATA[4]~16_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~17_combout ;
wire \u_registers|u_registers_istr|E_INT~q ;
wire \u_registers|u_addr_decoder|ISTR_RD_~2_combout ;
wire \u_registers|ISTR[5]~0_combout ;
wire \u_datapath|u_datapath_output|DATA[6]~19_combout ;
wire \DATA_IO[5]~input_o ;
wire \u_datapath|u_datapath_output|DATA[6]~18_combout ;
wire \u_datapath|u_datapath_output|DATA[5]~20_combout ;
wire \PD_PORT[5]~input_o ;
wire \DATA_IO[21]~input_o ;
wire \u_datapath|u_datapath_input|CPU_OD[5]~5_combout ;
wire \u_datapath|FIFO_ID[5]~28_combout ;
wire \int_fifo|BUFFER[3][5]~q ;
wire \int_fifo|BUFFER[0][5]~q ;
wire \int_fifo|BUFFER[2][5]~q ;
wire \int_fifo|Mux26~2_combout ;
wire \int_fifo|BUFFER[1][5]~q ;
wire \int_fifo|Mux26~3_combout ;
wire \int_fifo|BUFFER[6][5]~q ;
wire \int_fifo|BUFFER[7][5]~q ;
wire \int_fifo|BUFFER[4][5]~q ;
wire \int_fifo|BUFFER[5][5]~q ;
wire \int_fifo|Mux26~0_combout ;
wire \int_fifo|Mux26~1_combout ;
wire \int_fifo|Mux26~4_combout ;
wire \u_datapath|u_datapath_output|DATA[5]~21_combout ;
wire \PD_PORT[6]~input_o ;
wire \DATA_IO[6]~input_o ;
wire \DATA_IO[22]~input_o ;
wire \u_datapath|u_datapath_input|CPU_OD[6]~6_combout ;
wire \u_datapath|FIFO_ID[6]~33_combout ;
wire \int_fifo|BUFFER[3][6]~q ;
wire \int_fifo|BUFFER[1][6]~q ;
wire \int_fifo|BUFFER[0][6]~q ;
wire \int_fifo|BUFFER[2][6]~q ;
wire \int_fifo|Mux25~2_combout ;
wire \int_fifo|Mux25~3_combout ;
wire \int_fifo|BUFFER[4][6]~q ;
wire \int_fifo|BUFFER[5][6]~q ;
wire \int_fifo|Mux25~0_combout ;
wire \int_fifo|BUFFER[7][6]~q ;
wire \int_fifo|BUFFER[6][6]~q ;
wire \int_fifo|Mux25~1_combout ;
wire \int_fifo|Mux25~4_combout ;
wire \u_datapath|u_datapath_output|DATA[6]~22_combout ;
wire \u_datapath|u_datapath_output|DATA[6]~23_combout ;
wire \DATA_IO[7]~input_o ;
wire \u_datapath|u_datapath_output|DATA[7]~24_combout ;
wire \DATA_IO[23]~input_o ;
wire \u_datapath|u_datapath_input|CPU_OD[7]~7_combout ;
wire \PD_PORT[7]~input_o ;
wire \u_datapath|FIFO_ID[7]~38_combout ;
wire \int_fifo|BUFFER[6][7]~q ;
wire \int_fifo|BUFFER[7][7]~q ;
wire \int_fifo|BUFFER[4][7]~q ;
wire \int_fifo|BUFFER[5][7]~q ;
wire \int_fifo|Mux24~0_combout ;
wire \int_fifo|Mux24~1_combout ;
wire \int_fifo|BUFFER[0][7]~q ;
wire \int_fifo|BUFFER[2][7]~q ;
wire \int_fifo|Mux24~2_combout ;
wire \int_fifo|BUFFER[1][7]~q ;
wire \int_fifo|BUFFER[3][7]~q ;
wire \int_fifo|Mux24~3_combout ;
wire \int_fifo|Mux24~4_combout ;
wire \u_datapath|u_datapath_output|DATA[7]~25_combout ;
wire \DATA_IO[8]~input_o ;
wire \u_datapath|u_datapath_output|DATA[8]~26_combout ;
wire \DATA_IO[24]~input_o ;
wire \u_datapath|FIFO_ID[8]~0_combout ;
wire \u_datapath|FIFO_ID[8]~1_combout ;
wire \int_fifo|u_write_strobes|LMWS~combout ;
wire \int_fifo|BUFFER[3][8]~41_combout ;
wire \int_fifo|BUFFER[3][8]~q ;
wire \int_fifo|BUFFER[1][8]~20_combout ;
wire \int_fifo|BUFFER[1][8]~q ;
wire \int_fifo|BUFFER[0][8]~21_combout ;
wire \int_fifo|BUFFER[0][8]~q ;
wire \int_fifo|Mux23~2_combout ;
wire \int_fifo|BUFFER[2][8]~19_combout ;
wire \int_fifo|BUFFER[2][8]~q ;
wire \int_fifo|Mux23~3_combout ;
wire \int_fifo|BUFFER[5][8]~17_combout ;
wire \int_fifo|BUFFER[5][8]~q ;
wire \int_fifo|BUFFER[4][8]~18_combout ;
wire \int_fifo|BUFFER[4][8]~q ;
wire \int_fifo|Mux23~0_combout ;
wire \int_fifo|BUFFER[7][8]~40_combout ;
wire \int_fifo|BUFFER[7][8]~q ;
wire \int_fifo|BUFFER[6][8]~16_combout ;
wire \int_fifo|BUFFER[6][8]~q ;
wire \int_fifo|Mux23~1_combout ;
wire \int_fifo|Mux23~4_combout ;
wire \u_datapath|u_datapath_output|DATA[8]~27_combout ;
wire \DATA_IO[9]~input_o ;
wire \u_datapath|FIFO_ID[9]~6_combout ;
wire \u_datapath|FIFO_ID[9]~7_combout ;
wire \int_fifo|BUFFER[3][9]~feeder_combout ;
wire \int_fifo|BUFFER[3][9]~q ;
wire \int_fifo|BUFFER[1][9]~q ;
wire \int_fifo|BUFFER[2][9]~feeder_combout ;
wire \int_fifo|BUFFER[2][9]~q ;
wire \int_fifo|BUFFER[0][9]~q ;
wire \int_fifo|Mux22~2_combout ;
wire \int_fifo|Mux22~3_combout ;
wire \int_fifo|BUFFER[5][9]~q ;
wire \int_fifo|BUFFER[4][9]~q ;
wire \int_fifo|Mux22~0_combout ;
wire \int_fifo|BUFFER[6][9]~q ;
wire \int_fifo|BUFFER[7][9]~q ;
wire \int_fifo|Mux22~1_combout ;
wire \int_fifo|Mux22~4_combout ;
wire \u_datapath|u_datapath_output|DATA[9]~28_combout ;
wire \u_datapath|u_datapath_output|DATA[9]~29_combout ;
wire \DATA_IO[10]~input_o ;
wire \DATA_IO[26]~input_o ;
wire \u_datapath|FIFO_ID[10]~11_combout ;
wire \u_datapath|FIFO_ID[10]~12_combout ;
wire \int_fifo|BUFFER[2][10]~q ;
wire \int_fifo|BUFFER[0][10]~q ;
wire \int_fifo|Mux21~2_combout ;
wire \int_fifo|BUFFER[1][10]~q ;
wire \int_fifo|BUFFER[3][10]~q ;
wire \int_fifo|Mux21~3_combout ;
wire \int_fifo|BUFFER[4][10]~q ;
wire \int_fifo|BUFFER[5][10]~q ;
wire \int_fifo|Mux21~0_combout ;
wire \int_fifo|BUFFER[7][10]~q ;
wire \int_fifo|BUFFER[6][10]~q ;
wire \int_fifo|Mux21~1_combout ;
wire \int_fifo|Mux21~4_combout ;
wire \u_datapath|u_datapath_output|DATA[10]~30_combout ;
wire \u_datapath|u_datapath_output|DATA[10]~31_combout ;
wire \DATA_IO[11]~input_o ;
wire \DATA_IO[27]~input_o ;
wire \u_datapath|FIFO_ID[11]~16_combout ;
wire \u_datapath|FIFO_ID[11]~17_combout ;
wire \int_fifo|BUFFER[3][11]~feeder_combout ;
wire \int_fifo|BUFFER[3][11]~q ;
wire \int_fifo|BUFFER[1][11]~q ;
wire \int_fifo|BUFFER[2][11]~feeder_combout ;
wire \int_fifo|BUFFER[2][11]~q ;
wire \int_fifo|BUFFER[0][11]~q ;
wire \int_fifo|Mux20~2_combout ;
wire \int_fifo|Mux20~3_combout ;
wire \int_fifo|BUFFER[6][11]~q ;
wire \int_fifo|BUFFER[4][11]~q ;
wire \int_fifo|BUFFER[5][11]~q ;
wire \int_fifo|Mux20~0_combout ;
wire \int_fifo|BUFFER[7][11]~q ;
wire \int_fifo|Mux20~1_combout ;
wire \int_fifo|Mux20~4_combout ;
wire \u_datapath|u_datapath_output|DATA[11]~32_combout ;
wire \u_datapath|u_datapath_output|DATA[11]~33_combout ;
wire \DATA_IO[12]~input_o ;
wire \u_datapath|u_datapath_output|DATA[12]~34_combout ;
wire \DATA_IO[28]~input_o ;
wire \u_datapath|FIFO_ID[12]~21_combout ;
wire \u_datapath|FIFO_ID[12]~22_combout ;
wire \int_fifo|BUFFER[4][12]~q ;
wire \int_fifo|BUFFER[5][12]~q ;
wire \int_fifo|Mux19~0_combout ;
wire \int_fifo|BUFFER[6][12]~q ;
wire \int_fifo|BUFFER[7][12]~q ;
wire \int_fifo|Mux19~1_combout ;
wire \int_fifo|BUFFER[3][12]~feeder_combout ;
wire \int_fifo|BUFFER[3][12]~q ;
wire \int_fifo|BUFFER[1][12]~q ;
wire \int_fifo|BUFFER[2][12]~feeder_combout ;
wire \int_fifo|BUFFER[2][12]~q ;
wire \int_fifo|BUFFER[0][12]~q ;
wire \int_fifo|Mux19~2_combout ;
wire \int_fifo|Mux19~3_combout ;
wire \int_fifo|Mux19~4_combout ;
wire \u_datapath|u_datapath_output|DATA[12]~35_combout ;
wire \DATA_IO[13]~input_o ;
wire \DATA_IO[29]~input_o ;
wire \u_datapath|FIFO_ID[13]~26_combout ;
wire \u_datapath|FIFO_ID[13]~27_combout ;
wire \int_fifo|BUFFER[3][13]~q ;
wire \int_fifo|BUFFER[1][13]~q ;
wire \int_fifo|BUFFER[2][13]~q ;
wire \int_fifo|BUFFER[0][13]~q ;
wire \int_fifo|Mux18~2_combout ;
wire \int_fifo|Mux18~3_combout ;
wire \int_fifo|BUFFER[4][13]~q ;
wire \int_fifo|BUFFER[5][13]~q ;
wire \int_fifo|Mux18~0_combout ;
wire \int_fifo|BUFFER[6][13]~q ;
wire \int_fifo|BUFFER[7][13]~q ;
wire \int_fifo|Mux18~1_combout ;
wire \int_fifo|Mux18~4_combout ;
wire \u_datapath|u_datapath_output|DATA[13]~36_combout ;
wire \u_datapath|u_datapath_output|DATA[13]~37_combout ;
wire \DATA_IO[14]~input_o ;
wire \u_datapath|u_datapath_output|DATA[14]~38_combout ;
wire \DATA_IO[30]~input_o ;
wire \u_datapath|FIFO_ID[14]~31_combout ;
wire \u_datapath|FIFO_ID[14]~32_combout ;
wire \int_fifo|BUFFER[2][14]~q ;
wire \int_fifo|BUFFER[0][14]~q ;
wire \int_fifo|Mux17~2_combout ;
wire \int_fifo|BUFFER[1][14]~q ;
wire \int_fifo|BUFFER[3][14]~q ;
wire \int_fifo|Mux17~3_combout ;
wire \int_fifo|BUFFER[4][14]~q ;
wire \int_fifo|BUFFER[5][14]~feeder_combout ;
wire \int_fifo|BUFFER[5][14]~q ;
wire \int_fifo|Mux17~0_combout ;
wire \int_fifo|BUFFER[7][14]~q ;
wire \int_fifo|BUFFER[6][14]~q ;
wire \int_fifo|Mux17~1_combout ;
wire \int_fifo|Mux17~4_combout ;
wire \u_datapath|u_datapath_output|DATA[14]~39_combout ;
wire \DATA_IO[15]~input_o ;
wire \u_datapath|u_datapath_output|DATA[15]~40_combout ;
wire \DATA_IO[31]~input_o ;
wire \u_datapath|FIFO_ID[15]~36_combout ;
wire \u_datapath|FIFO_ID[15]~37_combout ;
wire \int_fifo|BUFFER[4][15]~q ;
wire \int_fifo|BUFFER[5][15]~q ;
wire \int_fifo|Mux16~0_combout ;
wire \int_fifo|BUFFER[7][15]~q ;
wire \int_fifo|BUFFER[6][15]~q ;
wire \int_fifo|Mux16~1_combout ;
wire \int_fifo|BUFFER[0][15]~q ;
wire \int_fifo|BUFFER[2][15]~feeder_combout ;
wire \int_fifo|BUFFER[2][15]~q ;
wire \int_fifo|Mux16~2_combout ;
wire \int_fifo|BUFFER[1][15]~q ;
wire \int_fifo|BUFFER[3][15]~feeder_combout ;
wire \int_fifo|BUFFER[3][15]~q ;
wire \int_fifo|Mux16~3_combout ;
wire \int_fifo|Mux16~4_combout ;
wire \u_datapath|u_datapath_output|DATA[15]~41_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~3_combout ;
wire \u_CPU_SM|DIEH~q ;
wire \u_datapath|FIFO_ID[23]~3_combout ;
wire \u_datapath|FIFO_ID[16]~5_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1_combout ;
wire \u_CPU_SM|PLHW~q ;
wire \LHW~q ;
wire \int_fifo|u_write_strobes|UMWS~combout ;
wire \int_fifo|BUFFER[6][16]~34_combout ;
wire \int_fifo|BUFFER[6][16]~q ;
wire \int_fifo|BUFFER[7][16]~46_combout ;
wire \int_fifo|BUFFER[7][16]~q ;
wire \int_fifo|BUFFER[5][16]~35_combout ;
wire \int_fifo|BUFFER[5][16]~q ;
wire \int_fifo|BUFFER[4][16]~36_combout ;
wire \int_fifo|BUFFER[4][16]~q ;
wire \int_fifo|Mux15~0_combout ;
wire \int_fifo|Mux15~1_combout ;
wire \int_fifo|BUFFER[0][16]~39_combout ;
wire \int_fifo|BUFFER[0][16]~q ;
wire \int_fifo|BUFFER[2][16]~38_combout ;
wire \int_fifo|BUFFER[2][16]~q ;
wire \int_fifo|Mux15~2_combout ;
wire \int_fifo|BUFFER[1][16]~37_combout ;
wire \int_fifo|BUFFER[1][16]~q ;
wire \int_fifo|BUFFER[3][16]~47_combout ;
wire \int_fifo|BUFFER[3][16]~q ;
wire \int_fifo|Mux15~3_combout ;
wire \int_fifo|Mux15~4_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~2_combout ;
wire \u_CPU_SM|BRIDGEOUT~q ;
wire \u_datapath|u_datapath_output|UD_LATCH~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2_combout ;
wire \u_CPU_SM|F2CPUH~q ;
wire \u_datapath|u_datapath_output|DATA[16]~42_combout ;
wire \u_datapath|u_datapath_output|DATA[16]~43_combout ;
wire \u_datapath|FIFO_ID[17]~10_combout ;
wire \int_fifo|BUFFER[5][17]~q ;
wire \int_fifo|BUFFER[4][17]~q ;
wire \int_fifo|Mux14~0_combout ;
wire \int_fifo|BUFFER[7][17]~q ;
wire \int_fifo|BUFFER[6][17]~q ;
wire \int_fifo|Mux14~1_combout ;
wire \int_fifo|BUFFER[0][17]~q ;
wire \int_fifo|BUFFER[2][17]~q ;
wire \int_fifo|Mux14~2_combout ;
wire \int_fifo|BUFFER[1][17]~q ;
wire \int_fifo|BUFFER[3][17]~q ;
wire \int_fifo|Mux14~3_combout ;
wire \int_fifo|Mux14~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~1_combout ;
wire \u_datapath|u_datapath_output|DATA[17]~44_combout ;
wire \u_datapath|u_datapath_output|DATA[17]~45_combout ;
wire \u_datapath|FIFO_ID[18]~15_combout ;
wire \int_fifo|BUFFER[3][18]~q ;
wire \int_fifo|BUFFER[1][18]~q ;
wire \int_fifo|BUFFER[0][18]~q ;
wire \int_fifo|BUFFER[2][18]~q ;
wire \int_fifo|Mux13~2_combout ;
wire \int_fifo|Mux13~3_combout ;
wire \int_fifo|BUFFER[6][18]~q ;
wire \int_fifo|BUFFER[7][18]~q ;
wire \int_fifo|BUFFER[5][18]~q ;
wire \int_fifo|BUFFER[4][18]~q ;
wire \int_fifo|Mux13~0_combout ;
wire \int_fifo|Mux13~1_combout ;
wire \int_fifo|Mux13~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~2_combout ;
wire \u_datapath|u_datapath_output|DATA[18]~46_combout ;
wire \u_datapath|u_datapath_output|DATA[18]~47_combout ;
wire \u_datapath|FIFO_ID[19]~20_combout ;
wire \int_fifo|BUFFER[6][19]~q ;
wire \int_fifo|BUFFER[7][19]~q ;
wire \int_fifo|BUFFER[5][19]~q ;
wire \int_fifo|BUFFER[4][19]~q ;
wire \int_fifo|Mux12~0_combout ;
wire \int_fifo|Mux12~1_combout ;
wire \int_fifo|BUFFER[0][19]~q ;
wire \int_fifo|BUFFER[2][19]~q ;
wire \int_fifo|Mux12~2_combout ;
wire \int_fifo|BUFFER[1][19]~q ;
wire \int_fifo|BUFFER[3][19]~q ;
wire \int_fifo|Mux12~3_combout ;
wire \int_fifo|Mux12~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~3_combout ;
wire \u_datapath|u_datapath_output|DATA[19]~48_combout ;
wire \u_datapath|u_datapath_output|DATA[19]~49_combout ;
wire \u_datapath|FIFO_ID[20]~25_combout ;
wire \int_fifo|BUFFER[3][20]~q ;
wire \int_fifo|BUFFER[1][20]~q ;
wire \int_fifo|BUFFER[0][20]~q ;
wire \int_fifo|BUFFER[2][20]~q ;
wire \int_fifo|Mux11~2_combout ;
wire \int_fifo|Mux11~3_combout ;
wire \int_fifo|BUFFER[5][20]~q ;
wire \int_fifo|BUFFER[4][20]~q ;
wire \int_fifo|Mux11~0_combout ;
wire \int_fifo|BUFFER[7][20]~q ;
wire \int_fifo|BUFFER[6][20]~q ;
wire \int_fifo|Mux11~1_combout ;
wire \int_fifo|Mux11~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~4_combout ;
wire \u_datapath|u_datapath_output|DATA[20]~50_combout ;
wire \u_datapath|u_datapath_output|DATA[20]~51_combout ;
wire \u_datapath|FIFO_ID[21]~30_combout ;
wire \int_fifo|BUFFER[3][21]~q ;
wire \int_fifo|BUFFER[1][21]~q ;
wire \int_fifo|BUFFER[2][21]~q ;
wire \int_fifo|BUFFER[0][21]~q ;
wire \int_fifo|Mux10~2_combout ;
wire \int_fifo|Mux10~3_combout ;
wire \int_fifo|BUFFER[6][21]~q ;
wire \int_fifo|BUFFER[7][21]~q ;
wire \int_fifo|BUFFER[5][21]~q ;
wire \int_fifo|BUFFER[4][21]~q ;
wire \int_fifo|Mux10~0_combout ;
wire \int_fifo|Mux10~1_combout ;
wire \int_fifo|Mux10~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~5_combout ;
wire \u_datapath|u_datapath_output|DATA[21]~52_combout ;
wire \u_datapath|u_datapath_output|DATA[21]~53_combout ;
wire \u_datapath|FIFO_ID[22]~35_combout ;
wire \int_fifo|BUFFER[5][22]~q ;
wire \int_fifo|BUFFER[4][22]~q ;
wire \int_fifo|Mux9~0_combout ;
wire \int_fifo|BUFFER[7][22]~q ;
wire \int_fifo|BUFFER[6][22]~q ;
wire \int_fifo|Mux9~1_combout ;
wire \int_fifo|BUFFER[2][22]~q ;
wire \int_fifo|BUFFER[0][22]~q ;
wire \int_fifo|Mux9~2_combout ;
wire \int_fifo|BUFFER[1][22]~q ;
wire \int_fifo|BUFFER[3][22]~q ;
wire \int_fifo|Mux9~3_combout ;
wire \int_fifo|Mux9~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~6_combout ;
wire \u_datapath|u_datapath_output|DATA[22]~54_combout ;
wire \u_datapath|u_datapath_output|DATA[22]~55_combout ;
wire \u_datapath|FIFO_ID[23]~40_combout ;
wire \int_fifo|BUFFER[0][23]~q ;
wire \int_fifo|BUFFER[2][23]~q ;
wire \int_fifo|Mux8~2_combout ;
wire \int_fifo|BUFFER[1][23]~q ;
wire \int_fifo|BUFFER[3][23]~q ;
wire \int_fifo|Mux8~3_combout ;
wire \int_fifo|BUFFER[6][23]~q ;
wire \int_fifo|BUFFER[7][23]~q ;
wire \int_fifo|BUFFER[4][23]~q ;
wire \int_fifo|BUFFER[5][23]~q ;
wire \int_fifo|Mux8~0_combout ;
wire \int_fifo|Mux8~1_combout ;
wire \int_fifo|Mux8~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~7_combout ;
wire \u_datapath|u_datapath_output|DATA[23]~56_combout ;
wire \u_datapath|u_datapath_output|DATA[23]~57_combout ;
wire \u_datapath|u_datapath_output|DATA[24]~58_combout ;
wire \u_datapath|FIFO_ID[24]~4_combout ;
wire \int_fifo|u_write_strobes|UUWS~combout ;
wire \int_fifo|BUFFER[6][24]~28_combout ;
wire \int_fifo|BUFFER[6][24]~q ;
wire \int_fifo|BUFFER[5][24]~29_combout ;
wire \int_fifo|BUFFER[5][24]~q ;
wire \int_fifo|BUFFER[4][24]~30_combout ;
wire \int_fifo|BUFFER[4][24]~q ;
wire \int_fifo|Mux7~0_combout ;
wire \int_fifo|BUFFER[7][24]~44_combout ;
wire \int_fifo|BUFFER[7][24]~q ;
wire \int_fifo|Mux7~1_combout ;
wire \int_fifo|BUFFER[3][24]~45_combout ;
wire \int_fifo|BUFFER[3][24]~q ;
wire \int_fifo|BUFFER[1][24]~31_combout ;
wire \int_fifo|BUFFER[1][24]~q ;
wire \int_fifo|BUFFER[2][24]~32_combout ;
wire \int_fifo|BUFFER[2][24]~q ;
wire \int_fifo|BUFFER[0][24]~33_combout ;
wire \int_fifo|BUFFER[0][24]~q ;
wire \int_fifo|Mux7~2_combout ;
wire \int_fifo|Mux7~3_combout ;
wire \int_fifo|Mux7~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~8_combout ;
wire \u_datapath|u_datapath_output|DATA[24]~59_combout ;
wire \u_datapath|u_datapath_output|DATA[25]~60_combout ;
wire \u_datapath|FIFO_ID[25]~9_combout ;
wire \int_fifo|BUFFER[6][25]~q ;
wire \int_fifo|BUFFER[7][25]~q ;
wire \int_fifo|BUFFER[5][25]~q ;
wire \int_fifo|BUFFER[4][25]~q ;
wire \int_fifo|Mux6~0_combout ;
wire \int_fifo|Mux6~1_combout ;
wire \int_fifo|BUFFER[0][25]~q ;
wire \int_fifo|BUFFER[2][25]~q ;
wire \int_fifo|Mux6~2_combout ;
wire \int_fifo|BUFFER[3][25]~q ;
wire \int_fifo|BUFFER[1][25]~q ;
wire \int_fifo|Mux6~3_combout ;
wire \int_fifo|Mux6~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~9_combout ;
wire \u_datapath|u_datapath_output|DATA[25]~61_combout ;
wire \u_datapath|FIFO_ID[26]~14_combout ;
wire \int_fifo|BUFFER[2][26]~q ;
wire \int_fifo|BUFFER[0][26]~q ;
wire \int_fifo|Mux5~2_combout ;
wire \int_fifo|BUFFER[3][26]~q ;
wire \int_fifo|BUFFER[1][26]~q ;
wire \int_fifo|Mux5~3_combout ;
wire \int_fifo|BUFFER[6][26]~q ;
wire \int_fifo|BUFFER[7][26]~q ;
wire \int_fifo|BUFFER[5][26]~q ;
wire \int_fifo|BUFFER[4][26]~q ;
wire \int_fifo|Mux5~0_combout ;
wire \int_fifo|Mux5~1_combout ;
wire \int_fifo|Mux5~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~10_combout ;
wire \u_datapath|u_datapath_output|DATA[26]~62_combout ;
wire \u_datapath|u_datapath_output|DATA[26]~63_combout ;
wire \u_datapath|u_datapath_output|DATA[27]~64_combout ;
wire \u_datapath|FIFO_ID[27]~19_combout ;
wire \int_fifo|BUFFER[6][27]~q ;
wire \int_fifo|BUFFER[7][27]~q ;
wire \int_fifo|BUFFER[5][27]~q ;
wire \int_fifo|BUFFER[4][27]~q ;
wire \int_fifo|Mux4~0_combout ;
wire \int_fifo|Mux4~1_combout ;
wire \int_fifo|BUFFER[0][27]~q ;
wire \int_fifo|BUFFER[2][27]~q ;
wire \int_fifo|Mux4~2_combout ;
wire \int_fifo|BUFFER[3][27]~q ;
wire \int_fifo|BUFFER[1][27]~q ;
wire \int_fifo|Mux4~3_combout ;
wire \int_fifo|Mux4~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~11_combout ;
wire \u_datapath|u_datapath_output|DATA[27]~65_combout ;
wire \u_datapath|u_datapath_output|DATA[28]~66_combout ;
wire \u_datapath|FIFO_ID[28]~24_combout ;
wire \int_fifo|BUFFER[3][28]~q ;
wire \int_fifo|BUFFER[1][28]~q ;
wire \int_fifo|BUFFER[0][28]~q ;
wire \int_fifo|BUFFER[2][28]~q ;
wire \int_fifo|Mux3~2_combout ;
wire \int_fifo|Mux3~3_combout ;
wire \int_fifo|BUFFER[4][28]~q ;
wire \int_fifo|BUFFER[5][28]~q ;
wire \int_fifo|Mux3~0_combout ;
wire \int_fifo|BUFFER[7][28]~q ;
wire \int_fifo|BUFFER[6][28]~q ;
wire \int_fifo|Mux3~1_combout ;
wire \int_fifo|Mux3~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~12_combout ;
wire \u_datapath|u_datapath_output|DATA[28]~67_combout ;
wire \u_datapath|FIFO_ID[29]~29_combout ;
wire \int_fifo|BUFFER[5][29]~q ;
wire \int_fifo|BUFFER[4][29]~q ;
wire \int_fifo|Mux2~0_combout ;
wire \int_fifo|BUFFER[7][29]~q ;
wire \int_fifo|BUFFER[6][29]~q ;
wire \int_fifo|Mux2~1_combout ;
wire \int_fifo|BUFFER[3][29]~q ;
wire \int_fifo|BUFFER[1][29]~q ;
wire \int_fifo|BUFFER[0][29]~q ;
wire \int_fifo|BUFFER[2][29]~q ;
wire \int_fifo|Mux2~2_combout ;
wire \int_fifo|Mux2~3_combout ;
wire \int_fifo|Mux2~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~13_combout ;
wire \u_datapath|u_datapath_output|DATA[29]~68_combout ;
wire \u_datapath|u_datapath_output|DATA[29]~69_combout ;
wire \u_datapath|u_datapath_output|DATA[30]~70_combout ;
wire \u_datapath|FIFO_ID[30]~34_combout ;
wire \int_fifo|BUFFER[3][30]~q ;
wire \int_fifo|BUFFER[1][30]~q ;
wire \int_fifo|BUFFER[0][30]~q ;
wire \int_fifo|BUFFER[2][30]~q ;
wire \int_fifo|Mux1~2_combout ;
wire \int_fifo|Mux1~3_combout ;
wire \int_fifo|BUFFER[6][30]~q ;
wire \int_fifo|BUFFER[7][30]~q ;
wire \int_fifo|BUFFER[5][30]~q ;
wire \int_fifo|BUFFER[4][30]~q ;
wire \int_fifo|Mux1~0_combout ;
wire \int_fifo|Mux1~1_combout ;
wire \int_fifo|Mux1~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~14_combout ;
wire \u_datapath|u_datapath_output|DATA[30]~71_combout ;
wire \u_datapath|u_datapath_output|DATA[31]~72_combout ;
wire \u_datapath|FIFO_ID[31]~39_combout ;
wire \int_fifo|BUFFER[3][31]~q ;
wire \int_fifo|BUFFER[1][31]~q ;
wire \int_fifo|BUFFER[0][31]~q ;
wire \int_fifo|BUFFER[2][31]~q ;
wire \int_fifo|Mux0~2_combout ;
wire \int_fifo|Mux0~3_combout ;
wire \int_fifo|BUFFER[5][31]~q ;
wire \int_fifo|BUFFER[4][31]~q ;
wire \int_fifo|Mux0~0_combout ;
wire \int_fifo|BUFFER[6][31]~q ;
wire \int_fifo|BUFFER[7][31]~q ;
wire \int_fifo|Mux0~1_combout ;
wire \int_fifo|Mux0~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH~15_combout ;
wire \u_datapath|u_datapath_output|DATA[31]~73_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~combout ;
wire \u_SCSI_SM|F2S_o~q ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~24_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~60_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~26_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~29_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~31_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_OUT~combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~61_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~32_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~33_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~34_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~35_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~36_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~37_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~38_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~39_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~11_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~63_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~40_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~41_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~42_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~43_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~14_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~44_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~45_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~46_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~47_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~17_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~65_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~48_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~49_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~50_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~51_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~20_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~66_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~52_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~53_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~54_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~55_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~23_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~67_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~56_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~57_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~58_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~59_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~15_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout ;
wire \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ;
wire \u_CPU_SM|SIZE1~q ;
wire \_SIZ1~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~combout ;
wire \u_SCSI_SM|SCSI_CS_o~q ;
wire \_IOR~0_combout ;
wire \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1_combout ;
wire \u_SCSI_SM|WE_o~q ;
wire \_IOW~0_combout ;
wire [6:0] \int_fifo|u_full_empty_ctr|DOWN ;
wire [4:0] \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE ;
wire [2:0] \int_fifo|u_next_out_cntr|COUNT ;
wire [8:0] \u_registers|u_registers_cntr|CNTR_O ;
wire [7:0] \int_fifo|u_full_empty_ctr|UP ;
wire [1:0] \u_CPU_SM|DSACK_LATCHED_ ;
wire [15:0] \u_datapath|u_datapath_output|LD_LATCH ;
wire [31:0] \u_registers|SSPBDAT ;
wire [7:0] \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED ;
wire [15:0] \u_datapath|u_datapath_output|UD_LATCH ;
wire [31:0] \int_fifo|FIFO_OD ;
wire [15:0] \u_datapath|u_datapath_input|UD_LATCH ;
wire [1:0] \u_registers|u_registers_term|TERM_COUNTER ;
wire [2:0] \int_fifo|u_next_in_cntr|COUNT ;
wire [62:0] \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E ;

wire [4:0] \u_PLL|attpll_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \u_PLL|attpll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \u_PLL|attpll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \u_PLL|attpll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \u_PLL|attpll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \u_PLL|attpll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X11_Y9_N18
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X18_Y2_N9
fiftyfivenm_io_obuf \_INT~output (
	.i(\u_registers|u_registers_istr|INT_O_~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_INT),
	.obar());
// synopsys translate_off
defparam \_INT~output .bus_hold = "false";
defparam \_INT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y17_N16
fiftyfivenm_io_obuf \_BR~output (
	.i(!\u_CPU_SM|BREQ~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_BR),
	.obar());
// synopsys translate_off
defparam \_BR~output .bus_hold = "false";
defparam \_BR~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
fiftyfivenm_io_obuf \_SIZ1~output (
	.i(\_SIZ1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_SIZ1),
	.obar());
// synopsys translate_off
defparam \_SIZ1~output .bus_hold = "false";
defparam \_SIZ1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y15_N2
fiftyfivenm_io_obuf \_DMAEN~output (
	.i(!\u_CPU_SM|BGACK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_DMAEN),
	.obar());
// synopsys translate_off
defparam \_DMAEN~output .bus_hold = "false";
defparam \_DMAEN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N16
fiftyfivenm_io_obuf \_DACK~output (
	.i(!\u_SCSI_SM|DACK_o~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_DACK),
	.obar());
// synopsys translate_off
defparam \_DACK~output .bus_hold = "false";
defparam \_DACK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N2
fiftyfivenm_io_obuf \_CSS~output (
	.i(!\u_SCSI_SM|SCSI_CS_o~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_CSS),
	.obar());
// synopsys translate_off
defparam \_CSS~output .bus_hold = "false";
defparam \_CSS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y7_N16
fiftyfivenm_io_obuf \_IOR~output (
	.i(!\_IOR~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_IOR),
	.obar());
// synopsys translate_off
defparam \_IOR~output .bus_hold = "false";
defparam \_IOR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N23
fiftyfivenm_io_obuf \_IOW~output (
	.i(!\_IOW~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_IOW),
	.obar());
// synopsys translate_off
defparam \_IOW~output .bus_hold = "false";
defparam \_IOW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y3_N9
fiftyfivenm_io_obuf \R_W_IO~output (
	.i(!\u_registers|u_registers_cntr|CNTR_O [1]),
	.oe(\u_CPU_SM|BGACK~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R_W_IO),
	.obar());
// synopsys translate_off
defparam \R_W_IO~output .bus_hold = "false";
defparam \R_W_IO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y3_N2
fiftyfivenm_io_obuf \_AS_IO~output (
	.i(\AS_O_~q ),
	.oe(\u_CPU_SM|BGACK~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_AS_IO),
	.obar());
// synopsys translate_off
defparam \_AS_IO~output .bus_hold = "false";
defparam \_AS_IO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y2_N2
fiftyfivenm_io_obuf \_DS_IO~output (
	.i(\DS_O_~q ),
	.oe(\u_CPU_SM|BGACK~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_DS_IO),
	.obar());
// synopsys translate_off
defparam \_DS_IO~output .bus_hold = "false";
defparam \_DS_IO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y1_N23
fiftyfivenm_io_obuf \_DSACK_IO[0]~output (
	.i(\dsack_int~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_DSACK_IO[0]),
	.obar());
// synopsys translate_off
defparam \_DSACK_IO[0]~output .bus_hold = "false";
defparam \_DSACK_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y2_N23
fiftyfivenm_io_obuf \_DSACK_IO[1]~output (
	.i(\dsack_int~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_DSACK_IO[1]),
	.obar());
// synopsys translate_off
defparam \_DSACK_IO[1]~output .bus_hold = "false";
defparam \_DSACK_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y7_N30
fiftyfivenm_io_obuf \DATA_IO[0]~output (
	.i(\u_datapath|u_datapath_output|DATA[0]~2_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[0]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[0]~output .bus_hold = "false";
defparam \DATA_IO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
fiftyfivenm_io_obuf \DATA_IO[1]~output (
	.i(\u_datapath|u_datapath_output|DATA[1]~9_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[1]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[1]~output .bus_hold = "false";
defparam \DATA_IO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
fiftyfivenm_io_obuf \DATA_IO[2]~output (
	.i(\u_datapath|u_datapath_output|DATA[2]~12_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[2]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[2]~output .bus_hold = "false";
defparam \DATA_IO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
fiftyfivenm_io_obuf \DATA_IO[3]~output (
	.i(\u_datapath|u_datapath_output|DATA[3]~14_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[3]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[3]~output .bus_hold = "false";
defparam \DATA_IO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N30
fiftyfivenm_io_obuf \DATA_IO[4]~output (
	.i(\u_datapath|u_datapath_output|DATA[4]~17_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[4]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[4]~output .bus_hold = "false";
defparam \DATA_IO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
fiftyfivenm_io_obuf \DATA_IO[5]~output (
	.i(\u_datapath|u_datapath_output|DATA[5]~21_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[5]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[5]~output .bus_hold = "false";
defparam \DATA_IO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
fiftyfivenm_io_obuf \DATA_IO[6]~output (
	.i(\u_datapath|u_datapath_output|DATA[6]~23_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[6]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[6]~output .bus_hold = "false";
defparam \DATA_IO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y1_N2
fiftyfivenm_io_obuf \DATA_IO[7]~output (
	.i(\u_datapath|u_datapath_output|DATA[7]~25_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[7]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[7]~output .bus_hold = "false";
defparam \DATA_IO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
fiftyfivenm_io_obuf \DATA_IO[8]~output (
	.i(\u_datapath|u_datapath_output|DATA[8]~27_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[8]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[8]~output .bus_hold = "false";
defparam \DATA_IO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
fiftyfivenm_io_obuf \DATA_IO[9]~output (
	.i(\u_datapath|u_datapath_output|DATA[9]~29_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[9]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[9]~output .bus_hold = "false";
defparam \DATA_IO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
fiftyfivenm_io_obuf \DATA_IO[10]~output (
	.i(\u_datapath|u_datapath_output|DATA[10]~31_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[10]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[10]~output .bus_hold = "false";
defparam \DATA_IO[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \DATA_IO[11]~output (
	.i(\u_datapath|u_datapath_output|DATA[11]~33_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[11]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[11]~output .bus_hold = "false";
defparam \DATA_IO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
fiftyfivenm_io_obuf \DATA_IO[12]~output (
	.i(\u_datapath|u_datapath_output|DATA[12]~35_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[12]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[12]~output .bus_hold = "false";
defparam \DATA_IO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
fiftyfivenm_io_obuf \DATA_IO[13]~output (
	.i(\u_datapath|u_datapath_output|DATA[13]~37_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[13]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[13]~output .bus_hold = "false";
defparam \DATA_IO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
fiftyfivenm_io_obuf \DATA_IO[14]~output (
	.i(\u_datapath|u_datapath_output|DATA[14]~39_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[14]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[14]~output .bus_hold = "false";
defparam \DATA_IO[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
fiftyfivenm_io_obuf \DATA_IO[15]~output (
	.i(\u_datapath|u_datapath_output|DATA[15]~41_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[15]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[15]~output .bus_hold = "false";
defparam \DATA_IO[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
fiftyfivenm_io_obuf \DATA_IO[16]~output (
	.i(\u_datapath|u_datapath_output|DATA[16]~43_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[16]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[16]~output .bus_hold = "false";
defparam \DATA_IO[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \DATA_IO[17]~output (
	.i(\u_datapath|u_datapath_output|DATA[17]~45_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[17]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[17]~output .bus_hold = "false";
defparam \DATA_IO[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
fiftyfivenm_io_obuf \DATA_IO[18]~output (
	.i(\u_datapath|u_datapath_output|DATA[18]~47_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[18]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[18]~output .bus_hold = "false";
defparam \DATA_IO[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
fiftyfivenm_io_obuf \DATA_IO[19]~output (
	.i(\u_datapath|u_datapath_output|DATA[19]~49_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[19]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[19]~output .bus_hold = "false";
defparam \DATA_IO[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
fiftyfivenm_io_obuf \DATA_IO[20]~output (
	.i(\u_datapath|u_datapath_output|DATA[20]~51_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[20]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[20]~output .bus_hold = "false";
defparam \DATA_IO[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N9
fiftyfivenm_io_obuf \DATA_IO[21]~output (
	.i(\u_datapath|u_datapath_output|DATA[21]~53_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[21]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[21]~output .bus_hold = "false";
defparam \DATA_IO[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y10_N16
fiftyfivenm_io_obuf \DATA_IO[22]~output (
	.i(\u_datapath|u_datapath_output|DATA[22]~55_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[22]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[22]~output .bus_hold = "false";
defparam \DATA_IO[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \DATA_IO[23]~output (
	.i(\u_datapath|u_datapath_output|DATA[23]~57_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[23]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[23]~output .bus_hold = "false";
defparam \DATA_IO[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
fiftyfivenm_io_obuf \DATA_IO[24]~output (
	.i(\u_datapath|u_datapath_output|DATA[24]~59_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[24]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[24]~output .bus_hold = "false";
defparam \DATA_IO[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
fiftyfivenm_io_obuf \DATA_IO[25]~output (
	.i(\u_datapath|u_datapath_output|DATA[25]~61_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[25]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[25]~output .bus_hold = "false";
defparam \DATA_IO[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
fiftyfivenm_io_obuf \DATA_IO[26]~output (
	.i(\u_datapath|u_datapath_output|DATA[26]~63_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[26]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[26]~output .bus_hold = "false";
defparam \DATA_IO[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
fiftyfivenm_io_obuf \DATA_IO[27]~output (
	.i(\u_datapath|u_datapath_output|DATA[27]~65_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[27]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[27]~output .bus_hold = "false";
defparam \DATA_IO[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N23
fiftyfivenm_io_obuf \DATA_IO[28]~output (
	.i(\u_datapath|u_datapath_output|DATA[28]~67_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[28]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[28]~output .bus_hold = "false";
defparam \DATA_IO[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \DATA_IO[29]~output (
	.i(\u_datapath|u_datapath_output|DATA[29]~69_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[29]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[29]~output .bus_hold = "false";
defparam \DATA_IO[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N16
fiftyfivenm_io_obuf \DATA_IO[30]~output (
	.i(\u_datapath|u_datapath_output|DATA[30]~71_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[30]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[30]~output .bus_hold = "false";
defparam \DATA_IO[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N9
fiftyfivenm_io_obuf \DATA_IO[31]~output (
	.i(\u_datapath|u_datapath_output|DATA[31]~73_combout ),
	.oe(\DATA_IO~64_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_IO[31]),
	.obar());
// synopsys translate_off
defparam \DATA_IO[31]~output .bus_hold = "false";
defparam \DATA_IO[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y17_N9
fiftyfivenm_io_obuf \_BGACK_IO~output (
	.i(!\u_CPU_SM|BGACK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(_BGACK_IO),
	.obar());
// synopsys translate_off
defparam \_BGACK_IO~output .bus_hold = "false";
defparam \_BGACK_IO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y12_N23
fiftyfivenm_io_obuf \PD_PORT[0]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~31_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[0]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[0]~output .bus_hold = "false";
defparam \PD_PORT[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y10_N2
fiftyfivenm_io_obuf \PD_PORT[1]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~35_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[1]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[1]~output .bus_hold = "false";
defparam \PD_PORT[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y12_N9
fiftyfivenm_io_obuf \PD_PORT[2]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~39_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[2]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[2]~output .bus_hold = "false";
defparam \PD_PORT[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y14_N23
fiftyfivenm_io_obuf \PD_PORT[3]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~43_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[3]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[3]~output .bus_hold = "false";
defparam \PD_PORT[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y12_N16
fiftyfivenm_io_obuf \PD_PORT[4]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~47_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[4]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[4]~output .bus_hold = "false";
defparam \PD_PORT[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y10_N16
fiftyfivenm_io_obuf \PD_PORT[5]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~51_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[5]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[5]~output .bus_hold = "false";
defparam \PD_PORT[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y15_N23
fiftyfivenm_io_obuf \PD_PORT[6]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~55_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[6]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[6]~output .bus_hold = "false";
defparam \PD_PORT[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y17_N9
fiftyfivenm_io_obuf \PD_PORT[7]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~59_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[7]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[7]~output .bus_hold = "false";
defparam \PD_PORT[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y15_N16
fiftyfivenm_io_obuf \PD_PORT[8]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~31_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[8]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[8]~output .bus_hold = "false";
defparam \PD_PORT[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y10_N23
fiftyfivenm_io_obuf \PD_PORT[9]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~35_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[9]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[9]~output .bus_hold = "false";
defparam \PD_PORT[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y17_N16
fiftyfivenm_io_obuf \PD_PORT[10]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~39_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[10]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[10]~output .bus_hold = "false";
defparam \PD_PORT[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y7_N30
fiftyfivenm_io_obuf \PD_PORT[11]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~43_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[11]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[11]~output .bus_hold = "false";
defparam \PD_PORT[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y17_N23
fiftyfivenm_io_obuf \PD_PORT[12]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~47_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[12]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[12]~output .bus_hold = "false";
defparam \PD_PORT[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y11_N16
fiftyfivenm_io_obuf \PD_PORT[13]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~51_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[13]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[13]~output .bus_hold = "false";
defparam \PD_PORT[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y7_N9
fiftyfivenm_io_obuf \PD_PORT[14]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~55_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[14]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[14]~output .bus_hold = "false";
defparam \PD_PORT[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N16
fiftyfivenm_io_obuf \PD_PORT[15]~output (
	.i(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~59_combout ),
	.oe(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PD_PORT[15]),
	.obar());
// synopsys translate_off
defparam \PD_PORT[15]~output .bus_hold = "false";
defparam \PD_PORT[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X18_Y4_N8
fiftyfivenm_io_ibuf \_RST~input (
	.i(_RST),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_RST~input_o ));
// synopsys translate_off
defparam \_RST~input .bus_hold = "false";
defparam \_RST~input .listen_to_nsleep_signal = "false";
defparam \_RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
fiftyfivenm_clkctrl \_RST~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\_RST~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\_RST~inputclkctrl_outclk ));
// synopsys translate_off
defparam \_RST~inputclkctrl .clock_type = "global clock";
defparam \_RST~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X18_Y8_N22
fiftyfivenm_io_ibuf \SCLK~input (
	.i(SCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SCLK~input_o ));
// synopsys translate_off
defparam \SCLK~input .bus_hold = "false";
defparam \SCLK~input .listen_to_nsleep_signal = "false";
defparam \SCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
fiftyfivenm_clkctrl \SCLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SCLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SCLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \SCLK~inputclkctrl .clock_type = "global clock";
defparam \SCLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 (
	.areset(!\_RST~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\SCLK~inputclkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c0_high = 13;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c0_initial = 4;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c0_low = 13;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c0_ph = 2;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c1_high = 13;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c1_initial = 7;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c1_low = 13;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c1_ph = 4;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c2_high = 13;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c2_initial = 10;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c2_low = 13;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c2_ph = 6;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "5000";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "10000";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "15000";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 40000;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .m = 26;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 192;
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X18_Y10_N8
fiftyfivenm_io_ibuf \_CS~input (
	.i(_CS),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_CS~input_o ));
// synopsys translate_off
defparam \_CS~input .bus_hold = "false";
defparam \_CS~input .listen_to_nsleep_signal = "false";
defparam \_CS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y11_N1
fiftyfivenm_io_ibuf \ADDR[5]~input (
	.i(ADDR[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADDR[5]~input_o ));
// synopsys translate_off
defparam \ADDR[5]~input .bus_hold = "false";
defparam \ADDR[5]~input .listen_to_nsleep_signal = "false";
defparam \ADDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y3_N1
fiftyfivenm_io_ibuf \_AS_IO~input (
	.i(_AS_IO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_AS_IO~input_o ));
// synopsys translate_off
defparam \_AS_IO~input .bus_hold = "false";
defparam \_AS_IO~input .listen_to_nsleep_signal = "false";
defparam \_AS_IO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y12_N1
fiftyfivenm_io_ibuf \ADDR[4]~input (
	.i(ADDR[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADDR[4]~input_o ));
// synopsys translate_off
defparam \ADDR[4]~input .bus_hold = "false";
defparam \ADDR[4]~input .listen_to_nsleep_signal = "false";
defparam \ADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|WDREGREQ~0 (
// Equation(s):
// \u_registers|u_addr_decoder|WDREGREQ~0_combout  = (!\_CS~input_o  & (!\ADDR[5]~input_o  & (!\_AS_IO~input_o  & !\ADDR[4]~input_o )))

	.dataa(\_CS~input_o ),
	.datab(\ADDR[5]~input_o ),
	.datac(\_AS_IO~input_o ),
	.datad(\ADDR[4]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|WDREGREQ~0 .lut_mask = 16'h0001;
defparam \u_registers|u_addr_decoder|WDREGREQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y17_N1
fiftyfivenm_io_ibuf \ADDR[6]~input (
	.i(ADDR[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADDR[6]~input_o ));
// synopsys translate_off
defparam \ADDR[6]~input .bus_hold = "false";
defparam \ADDR[6]~input .listen_to_nsleep_signal = "false";
defparam \ADDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y3_N8
fiftyfivenm_io_ibuf \R_W_IO~input (
	.i(R_W_IO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_W_IO~input_o ));
// synopsys translate_off
defparam \R_W_IO~input .bus_hold = "false";
defparam \R_W_IO~input .listen_to_nsleep_signal = "false";
defparam \R_W_IO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y11_N8
fiftyfivenm_io_ibuf \ADDR[3]~input (
	.i(ADDR[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADDR[3]~input_o ));
// synopsys translate_off
defparam \ADDR[3]~input .bus_hold = "false";
defparam \ADDR[3]~input .listen_to_nsleep_signal = "false";
defparam \ADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
fiftyfivenm_lcell_comb \u_registers|u_registers_cntr|CNTR_O[4]~12 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[4]~12_combout  = ((\ADDR[6]~input_o ) # ((\R_W_IO~input_o ) # (!\ADDR[3]~input_o ))) # (!\u_registers|u_addr_decoder|WDREGREQ~0_combout )

	.dataa(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.datab(\ADDR[6]~input_o ),
	.datac(\R_W_IO~input_o ),
	.datad(\ADDR[3]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[4]~12 .lut_mask = 16'hFDFF;
defparam \u_registers|u_registers_cntr|CNTR_O[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
fiftyfivenm_io_ibuf \DATA_IO[2]~input (
	.i(DATA_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[2]~input_o ));
// synopsys translate_off
defparam \DATA_IO[2]~input .bus_hold = "false";
defparam \DATA_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y17_N22
fiftyfivenm_io_ibuf \ADDR[2]~input (
	.i(ADDR[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADDR[2]~input_o ));
// synopsys translate_off
defparam \ADDR[2]~input .bus_hold = "false";
defparam \ADDR[2]~input .listen_to_nsleep_signal = "false";
defparam \ADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
fiftyfivenm_lcell_comb \u_registers|u_registers_cntr|CNTR_O[2]~7 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[2]~7_combout  = (\u_registers|u_registers_cntr|CNTR_O[4]~12_combout  & (((\u_registers|u_registers_cntr|CNTR_O [2])))) # (!\u_registers|u_registers_cntr|CNTR_O[4]~12_combout  & ((\ADDR[2]~input_o  & 
// ((\u_registers|u_registers_cntr|CNTR_O [2]))) # (!\ADDR[2]~input_o  & (\DATA_IO[2]~input_o ))))

	.dataa(\u_registers|u_registers_cntr|CNTR_O[4]~12_combout ),
	.datab(\DATA_IO[2]~input_o ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [2]),
	.datad(\ADDR[2]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[2]~7 .lut_mask = 16'hF0E4;
defparam \u_registers|u_registers_cntr|CNTR_O[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \u_registers|u_registers_cntr|CNTR_O[2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|u_registers_cntr|CNTR_O[2]~7_combout ),
	.asdata(vcc),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_cntr|CNTR_O [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[2] .is_wysiwyg = "true";
defparam \u_registers|u_registers_cntr|CNTR_O[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y17_N1
fiftyfivenm_io_ibuf \INTA~input (
	.i(INTA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\INTA~input_o ));
// synopsys translate_off
defparam \INTA~input .bus_hold = "false";
defparam \INTA~input .listen_to_nsleep_signal = "false";
defparam \INTA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|INT_O_~0 (
// Equation(s):
// \u_registers|u_registers_istr|INT_O_~0_combout  = (!\INTA~input_o ) # (!\u_registers|u_registers_cntr|CNTR_O [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_registers|u_registers_cntr|CNTR_O [2]),
	.datad(\INTA~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|INT_O_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT_O_~0 .lut_mask = 16'h0FFF;
defparam \u_registers|u_registers_istr|INT_O_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
fiftyfivenm_io_ibuf \_STERM~input (
	.i(_STERM),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_STERM~input_o ));
// synopsys translate_off
defparam \_STERM~input .bus_hold = "false";
defparam \_STERM~input .listen_to_nsleep_signal = "false";
defparam \_STERM~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0_combout  = (!\_STERM~input_o  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datad(\_STERM~input_o ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0 .lut_mask = 16'h00FE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y2_N22
fiftyfivenm_io_ibuf \_DSACK_IO[1]~input (
	.i(_DSACK_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_DSACK_IO[1]~input_o ));
// synopsys translate_off
defparam \_DSACK_IO[1]~input .bus_hold = "false";
defparam \_DSACK_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \_DSACK_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y9_N22
fiftyfivenm_io_ibuf \_BERR~input (
	.i(_BERR),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_BERR~input_o ));
// synopsys translate_off
defparam \_BERR~input .bus_hold = "false";
defparam \_BERR~input .listen_to_nsleep_signal = "false";
defparam \_BERR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
fiftyfivenm_lcell_comb DSK1_IN_(
// Equation(s):
// \DSK1_IN_~combout  = (!\_BERR~input_o ) # (!\_DSACK_IO[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_DSACK_IO[1]~input_o ),
	.datad(\_BERR~input_o ),
	.cin(gnd),
	.combout(\DSK1_IN_~combout ),
	.cout());
// synopsys translate_off
defparam DSK1_IN_.lut_mask = 16'h0FFF;
defparam DSK1_IN_.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \u_CPU_SM|DSACK_LATCHED_[1] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DSK1_IN_~combout ),
	.clrn(!\_AS_IO~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|DSACK_LATCHED_[1] .is_wysiwyg = "true";
defparam \u_CPU_SM|DSACK_LATCHED_[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y1_N22
fiftyfivenm_io_ibuf \_DSACK_IO[0]~input (
	.i(_DSACK_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_DSACK_IO[0]~input_o ));
// synopsys translate_off
defparam \_DSACK_IO[0]~input .bus_hold = "false";
defparam \_DSACK_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \_DSACK_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
fiftyfivenm_lcell_comb \DSK0_IN_~0 (
// Equation(s):
// \DSK0_IN_~0_combout  = (!\_BERR~input_o ) # (!\_DSACK_IO[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_DSACK_IO[0]~input_o ),
	.datad(\_BERR~input_o ),
	.cin(gnd),
	.combout(\DSK0_IN_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSK0_IN_~0 .lut_mask = 16'h0FFF;
defparam \DSK0_IN_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \u_CPU_SM|DSACK_LATCHED_[0] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(\DSK0_IN_~0_combout ),
	.asdata(vcc),
	.clrn(!\_AS_IO~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|DSACK_LATCHED_[0] .is_wysiwyg = "true";
defparam \u_CPU_SM|DSACK_LATCHED_[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
fiftyfivenm_lcell_comb \u_CPU_SM|iDSACK~0 (
// Equation(s):
// \u_CPU_SM|iDSACK~0_combout  = (!\u_CPU_SM|DSACK_LATCHED_ [1] & !\u_CPU_SM|DSACK_LATCHED_ [0])

	.dataa(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|iDSACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|iDSACK~0 .lut_mask = 16'h0055;
defparam \u_CPU_SM|iDSACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0_combout  = ((!\_DSACK_IO[1]~input_o  & !\_DSACK_IO[0]~input_o )) # (!\_BERR~input_o )

	.dataa(gnd),
	.datab(\_DSACK_IO[1]~input_o ),
	.datac(\_DSACK_IO[0]~input_o ),
	.datad(\_BERR~input_o ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0 .lut_mask = 16'h03FF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]))

	.dataa(gnd),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2 .lut_mask = 16'hC000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5 .lut_mask = 16'hF1F0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout  = (!\u_CPU_SM|iDSACK~0_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5_combout ))))

	.dataa(\u_CPU_SM|iDSACK~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2 .lut_mask = 16'h5444;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2])) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(gnd),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12 .lut_mask = 16'hFF77;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12_combout ))

	.dataa(gnd),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3 .lut_mask = 16'hFCFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8 .lut_mask = 16'h0200;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10 .lut_mask = 16'h5500;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout  & ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2 .lut_mask = 16'hCDDD;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5 .lut_mask = 16'h0101;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7 .lut_mask = 16'hF000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(gnd),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13 .lut_mask = 16'h5000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3 .lut_mask = 16'hFFD5;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout  = (\u_CPU_SM|DSACK_LATCHED_ [1] & (((!\_BERR~input_o ) # (!\_DSACK_IO[1]~input_o )))) # (!\u_CPU_SM|DSACK_LATCHED_ [1] & (\u_CPU_SM|DSACK_LATCHED_ [0] & ((!\_BERR~input_o ) # 
// (!\_DSACK_IO[1]~input_o ))))

	.dataa(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datab(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datac(\_DSACK_IO[1]~input_o ),
	.datad(\_BERR~input_o ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19 .lut_mask = 16'h0EEE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~5_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]) # (\DSK0_IN_~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\DSK0_IN_~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~5 .lut_mask = 16'hC800;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~5_combout )) # (!\_STERM~input_o ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout  & 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4 .lut_mask = 16'hCE0A;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
fiftyfivenm_clkctrl \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N15
fiftyfivenm_io_ibuf \DATA_IO[1]~input (
	.i(DATA_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[1]~input_o ));
// synopsys translate_off
defparam \DATA_IO[1]~input .bus_hold = "false";
defparam \DATA_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
fiftyfivenm_lcell_comb \u_registers|u_registers_cntr|CNTR_O[1]~8 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[1]~8_combout  = (\u_registers|u_registers_cntr|CNTR_O[4]~12_combout  & (((\u_registers|u_registers_cntr|CNTR_O [1])))) # (!\u_registers|u_registers_cntr|CNTR_O[4]~12_combout  & ((\ADDR[2]~input_o  & 
// ((\u_registers|u_registers_cntr|CNTR_O [1]))) # (!\ADDR[2]~input_o  & (\DATA_IO[1]~input_o ))))

	.dataa(\u_registers|u_registers_cntr|CNTR_O[4]~12_combout ),
	.datab(\DATA_IO[1]~input_o ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\ADDR[2]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[1]~8 .lut_mask = 16'hF0E4;
defparam \u_registers|u_registers_cntr|CNTR_O[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \u_registers|u_registers_cntr|CNTR_O[1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|u_registers_cntr|CNTR_O[1]~8_combout ),
	.asdata(vcc),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_cntr|CNTR_O [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[1] .is_wysiwyg = "true";
defparam \u_registers|u_registers_cntr|CNTR_O[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
fiftyfivenm_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~9 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~9_combout  = (\_CS~input_o ) # ((\ADDR[6]~input_o ) # ((\_AS_IO~input_o ) # (!\ADDR[4]~input_o )))

	.dataa(\_CS~input_o ),
	.datab(\ADDR[6]~input_o ),
	.datac(\_AS_IO~input_o ),
	.datad(\ADDR[4]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~9 .lut_mask = 16'hFEFF;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
fiftyfivenm_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~10 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~10_combout  = (\ADDR[3]~input_o  & (\u_registers|u_registers_cntr|CNTR_O [8] & ((!\ADDR[2]~input_o ) # (!\ADDR[5]~input_o )))) # (!\ADDR[3]~input_o  & ((\u_registers|u_registers_cntr|CNTR_O [8]) # 
// ((!\ADDR[5]~input_o  & !\ADDR[2]~input_o ))))

	.dataa(\ADDR[3]~input_o ),
	.datab(\ADDR[5]~input_o ),
	.datac(\ADDR[2]~input_o ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [8]),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~10 .lut_mask = 16'h7F01;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
fiftyfivenm_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~11 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~11_combout  = (\u_registers|u_registers_cntr|CNTR_O[8]~9_combout  & (\u_registers|u_registers_cntr|CNTR_O [8])) # (!\u_registers|u_registers_cntr|CNTR_O[8]~9_combout  & 
// ((\u_registers|u_registers_cntr|CNTR_O[8]~10_combout )))

	.dataa(\u_registers|u_registers_cntr|CNTR_O[8]~9_combout ),
	.datab(gnd),
	.datac(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datad(\u_registers|u_registers_cntr|CNTR_O[8]~10_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~11 .lut_mask = 16'hF5A0;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \u_registers|u_registers_cntr|CNTR_O[8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|u_registers_cntr|CNTR_O[8]~11_combout ),
	.asdata(vcc),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_cntr|CNTR_O [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8] .is_wysiwyg = "true";
defparam \u_registers|u_registers_cntr|CNTR_O[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y15_N1
fiftyfivenm_io_ibuf \_DREQ~input (
	.i(_DREQ),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_DREQ~input_o ));
// synopsys translate_off
defparam \_DREQ~input .bus_hold = "false";
defparam \_DREQ~input .listen_to_nsleep_signal = "false";
defparam \_DREQ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
fiftyfivenm_lcell_comb DREQ_(
// Equation(s):
// \DREQ_~combout  = (\u_registers|u_registers_cntr|CNTR_O [8] & !\_DREQ~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datad(\_DREQ~input_o ),
	.cin(gnd),
	.combout(\DREQ_~combout ),
	.cout());
// synopsys translate_off
defparam DREQ_.lut_mask = 16'h00F0;
defparam DREQ_.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N31
dffeas \u_CPU_SM|CCRESET_ (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_RST~inputclkctrl_outclk ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|CCRESET_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|CCRESET_ .is_wysiwyg = "true";
defparam \u_CPU_SM|CCRESET_ .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \u_SCSI_SM|CDREQ_ (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DREQ_~combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|CDREQ_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|CDREQ_ .is_wysiwyg = "true";
defparam \u_SCSI_SM|CDREQ_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|WDREGREQ (
// Equation(s):
// \u_registers|u_addr_decoder|WDREGREQ~combout  = (\u_registers|u_addr_decoder|WDREGREQ~0_combout  & \ADDR[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.datad(\ADDR[6]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|WDREGREQ~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|WDREGREQ .lut_mask = 16'hF000;
defparam \u_registers|u_addr_decoder|WDREGREQ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N1
dffeas \u_SCSI_SM|CCPUREQ (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_registers|u_addr_decoder|WDREGREQ~combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|CCPUREQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|CCPUREQ .is_wysiwyg = "true";
defparam \u_SCSI_SM|CCPUREQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout  = (\u_registers|u_registers_cntr|CNTR_O [1] & (!\u_SCSI_SM|RIFIFO_o~q  & (\u_SCSI_SM|CDREQ_~q  & !\u_SCSI_SM|CCPUREQ~q )))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datab(\u_SCSI_SM|RIFIFO_o~q ),
	.datac(\u_SCSI_SM|CDREQ_~q ),
	.datad(\u_SCSI_SM|CCPUREQ~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0 .lut_mask = 16'h0020;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
fiftyfivenm_lcell_comb \u_SCSI_SM|RDFIFO_o~0 (
// Equation(s):
// \u_SCSI_SM|RDFIFO_o~0_combout  = (\u_SCSI_SM|RDFIFO_o~q ) # ((\u_SCSI_SM|RDFIFO_d~q  & !\u_CPU_SM|INCFIFO~q ))

	.dataa(\u_SCSI_SM|RDFIFO_d~q ),
	.datab(gnd),
	.datac(\u_SCSI_SM|RDFIFO_o~q ),
	.datad(\u_CPU_SM|INCFIFO~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RDFIFO_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RDFIFO_o~0 .lut_mask = 16'hF0FA;
defparam \u_SCSI_SM|RDFIFO_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4_combout ) # ((\u_SCSI_SM|RDFIFO_o~q  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ))

	.dataa(\u_SCSI_SM|RDFIFO_o~q ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0 .lut_mask = 16'hF2F2;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \u_CPU_SM|DECFIFO (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DECFIFO_d~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|DECFIFO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|DECFIFO .is_wysiwyg = "true";
defparam \u_CPU_SM|DECFIFO .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N25
dffeas \u_SCSI_SM|RDFIFO_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_SCSI_SM|RDFIFO_o~0_combout ),
	.asdata(vcc),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_CPU_SM|DECFIFO~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|RDFIFO_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|RDFIFO_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|RDFIFO_o .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
fiftyfivenm_clkctrl \u_registers|u_registers_cntr|CNTR_O[8]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_registers|u_registers_cntr|CNTR_O [8]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~clkctrl .clock_type = "global clock";
defparam \u_registers|u_registers_cntr|CNTR_O[8]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \int_fifo|u_full_empty_ctr|DOWN[0] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|u_full_empty_ctr|UP [7]),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|DECFIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[0] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|DOWN[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout  = (\int_fifo|u_full_empty_ctr|DOWN [0]) # (\int_fifo|u_full_empty_ctr|UP [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.datad(\int_fifo|u_full_empty_ctr|UP [6]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 .lut_mask = 16'hFFF0;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|DOWN[1]~feeder (
// Equation(s):
// \int_fifo|u_full_empty_ctr|DOWN[1]~feeder_combout  = \int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|DOWN[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[1]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|u_full_empty_ctr|DOWN[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \int_fifo|u_full_empty_ctr|DOWN[1] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|DOWN[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|DOWN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[1] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|DOWN[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout  = (\int_fifo|u_full_empty_ctr|DOWN [1]) # (\int_fifo|u_full_empty_ctr|UP [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [1]),
	.datad(\int_fifo|u_full_empty_ctr|UP [5]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 .lut_mask = 16'hFFF0;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \int_fifo|u_full_empty_ctr|DOWN[2] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|DOWN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[2] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|DOWN[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|UP[0]~8 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP[0]~8_combout  = !\u_CPU_SM|DECFIFO~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CPU_SM|DECFIFO~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP[0]~8 .lut_mask = 16'h0F0F;
defparam \int_fifo|u_full_empty_ctr|UP[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|Equal0~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|Equal0~0_combout  = (\int_fifo|u_full_empty_ctr|UP [7]) # ((\int_fifo|u_full_empty_ctr|UP [6]) # ((\int_fifo|u_full_empty_ctr|UP [5]) # (\int_fifo|u_full_empty_ctr|UP [4])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [7]),
	.datab(\int_fifo|u_full_empty_ctr|UP [6]),
	.datac(\int_fifo|u_full_empty_ctr|UP [5]),
	.datad(\int_fifo|u_full_empty_ctr|UP [4]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|Equal0~0 .lut_mask = 16'hFFFE;
defparam \int_fifo|u_full_empty_ctr|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|Equal0~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|Equal0~1_combout  = (\int_fifo|u_full_empty_ctr|UP [3]) # ((\int_fifo|u_full_empty_ctr|UP [1]) # ((\int_fifo|u_full_empty_ctr|UP [2]) # (\int_fifo|u_full_empty_ctr|UP [0])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [3]),
	.datab(\int_fifo|u_full_empty_ctr|UP [1]),
	.datac(\int_fifo|u_full_empty_ctr|UP [2]),
	.datad(\int_fifo|u_full_empty_ctr|UP [0]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|Equal0~1 .lut_mask = 16'hFFFE;
defparam \int_fifo|u_full_empty_ctr|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|UP~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~1_combout  = (\u_CPU_SM|DECFIFO~q  & (((\int_fifo|u_full_empty_ctr|Equal0~0_combout ) # (\int_fifo|u_full_empty_ctr|Equal0~1_combout )))) # (!\u_CPU_SM|DECFIFO~q  & (\u_CPU_SM|INCFIFO~q ))

	.dataa(\u_CPU_SM|INCFIFO~q ),
	.datab(\u_CPU_SM|DECFIFO~q ),
	.datac(\int_fifo|u_full_empty_ctr|Equal0~0_combout ),
	.datad(\int_fifo|u_full_empty_ctr|Equal0~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~1 .lut_mask = 16'hEEE2;
defparam \int_fifo|u_full_empty_ctr|UP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \int_fifo|u_full_empty_ctr|UP[0] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|UP[0]~8_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|UP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP[0] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|UP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~5 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout  = (\int_fifo|u_full_empty_ctr|DOWN [2]) # (\int_fifo|u_full_empty_ctr|UP [4])

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [2]),
	.datab(gnd),
	.datac(\int_fifo|u_full_empty_ctr|UP [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~5 .lut_mask = 16'hFAFA;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \int_fifo|u_full_empty_ctr|DOWN[3] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[3] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|DOWN[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout  = (\int_fifo|u_full_empty_ctr|UP [3]) # (\int_fifo|u_full_empty_ctr|DOWN [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_fifo|u_full_empty_ctr|UP [3]),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 .lut_mask = 16'hFFF0;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \int_fifo|u_full_empty_ctr|DOWN[4] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|DOWN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[4] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|DOWN[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout  = (\int_fifo|u_full_empty_ctr|UP [2]) # (\int_fifo|u_full_empty_ctr|DOWN [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_fifo|u_full_empty_ctr|UP [2]),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [4]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 .lut_mask = 16'hFFF0;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \int_fifo|u_full_empty_ctr|DOWN[5] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[5] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|DOWN[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout  = (\int_fifo|u_full_empty_ctr|UP [1]) # (\int_fifo|u_full_empty_ctr|DOWN [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_fifo|u_full_empty_ctr|UP [1]),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 .lut_mask = 16'hFFF0;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \int_fifo|u_full_empty_ctr|DOWN[6] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|DECFIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|DOWN [6]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|DOWN[6] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|DOWN[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|UP~4 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~4_combout  = (\int_fifo|u_full_empty_ctr|UP [0]) # (\int_fifo|u_full_empty_ctr|DOWN [6])

	.dataa(gnd),
	.datab(\int_fifo|u_full_empty_ctr|UP [0]),
	.datac(gnd),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [6]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~4 .lut_mask = 16'hFFCC;
defparam \int_fifo|u_full_empty_ctr|UP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \int_fifo|u_full_empty_ctr|UP[1] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|UP~4_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_CPU_SM|DECFIFO~q ),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|UP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP[1] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|UP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|UP~5 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~5_combout  = (!\u_CPU_SM|DECFIFO~q  & ((\int_fifo|u_full_empty_ctr|UP [1]) # (\int_fifo|u_full_empty_ctr|DOWN [5])))

	.dataa(gnd),
	.datab(\int_fifo|u_full_empty_ctr|UP [1]),
	.datac(\u_CPU_SM|DECFIFO~q ),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [5]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~5_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~5 .lut_mask = 16'h0F0C;
defparam \int_fifo|u_full_empty_ctr|UP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \int_fifo|u_full_empty_ctr|UP[2] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|UP~5_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|UP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP[2] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|UP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|UP~6 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~6_combout  = (!\u_CPU_SM|DECFIFO~q  & ((\int_fifo|u_full_empty_ctr|UP [2]) # (\int_fifo|u_full_empty_ctr|DOWN [4])))

	.dataa(gnd),
	.datab(\int_fifo|u_full_empty_ctr|UP [2]),
	.datac(\u_CPU_SM|DECFIFO~q ),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [4]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~6_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~6 .lut_mask = 16'h0F0C;
defparam \int_fifo|u_full_empty_ctr|UP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \int_fifo|u_full_empty_ctr|UP[3] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|UP~6_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|UP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP[3] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|UP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|UP~7 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~7_combout  = (!\u_CPU_SM|DECFIFO~q  & ((\int_fifo|u_full_empty_ctr|UP [3]) # (\int_fifo|u_full_empty_ctr|DOWN [3])))

	.dataa(\int_fifo|u_full_empty_ctr|UP [3]),
	.datab(\u_CPU_SM|DECFIFO~q ),
	.datac(gnd),
	.datad(\int_fifo|u_full_empty_ctr|DOWN [3]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~7_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~7 .lut_mask = 16'h3322;
defparam \int_fifo|u_full_empty_ctr|UP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \int_fifo|u_full_empty_ctr|UP[4] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|UP~7_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|UP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP[4] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|UP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|UP~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~0_combout  = (!\u_CPU_SM|DECFIFO~q  & ((\int_fifo|u_full_empty_ctr|DOWN [2]) # (\int_fifo|u_full_empty_ctr|UP [4])))

	.dataa(gnd),
	.datab(\u_CPU_SM|DECFIFO~q ),
	.datac(\int_fifo|u_full_empty_ctr|DOWN [2]),
	.datad(\int_fifo|u_full_empty_ctr|UP [4]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~0 .lut_mask = 16'h3330;
defparam \int_fifo|u_full_empty_ctr|UP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \int_fifo|u_full_empty_ctr|UP[5] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|UP~0_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|UP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP[5] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|UP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|UP~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~2_combout  = (!\u_CPU_SM|DECFIFO~q  & ((\int_fifo|u_full_empty_ctr|DOWN [1]) # (\int_fifo|u_full_empty_ctr|UP [5])))

	.dataa(\int_fifo|u_full_empty_ctr|DOWN [1]),
	.datab(gnd),
	.datac(\u_CPU_SM|DECFIFO~q ),
	.datad(\int_fifo|u_full_empty_ctr|UP [5]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~2 .lut_mask = 16'h0F0A;
defparam \int_fifo|u_full_empty_ctr|UP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \int_fifo|u_full_empty_ctr|UP[6] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|UP~2_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|UP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP[6] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|UP[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|UP~3 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|UP~3_combout  = (!\u_CPU_SM|DECFIFO~q  & ((\int_fifo|u_full_empty_ctr|DOWN [0]) # (\int_fifo|u_full_empty_ctr|UP [6])))

	.dataa(gnd),
	.datab(\int_fifo|u_full_empty_ctr|DOWN [0]),
	.datac(\u_CPU_SM|DECFIFO~q ),
	.datad(\int_fifo|u_full_empty_ctr|UP [6]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP~3 .lut_mask = 16'h0F0C;
defparam \int_fifo|u_full_empty_ctr|UP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \int_fifo|u_full_empty_ctr|UP[7] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|UP~3_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|u_full_empty_ctr|UP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|UP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|UP[7] .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|UP[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~6 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout  & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout  & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout  & !\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout 
// )))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~3_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~5_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~4_combout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~6 .lut_mask = 16'h0001;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~7 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout  = (!\int_fifo|u_full_empty_ctr|UP [7] & (\int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout  & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout  & !\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout )))

	.dataa(\int_fifo|u_full_empty_ctr|UP [7]),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~6_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~7 .lut_mask = 16'h0004;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~8 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~8_combout  = (\u_CPU_SM|DECFIFO~q  & (((\u_CPU_SM|INCFIFO~q  & !\int_fifo|u_full_empty_ctr|FIFOEMPTY~q )) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout ))) # (!\u_CPU_SM|DECFIFO~q  & ((\u_CPU_SM|INCFIFO~q ) # 
// ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ))))

	.dataa(\u_CPU_SM|INCFIFO~q ),
	.datab(\u_CPU_SM|DECFIFO~q ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~7_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~8_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~8 .lut_mask = 16'h3AFE;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \int_fifo|u_full_empty_ctr|FIFOEMPTY (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|FIFOEMPTY~8_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout  = (!\u_registers|u_registers_cntr|CNTR_O [1] & (\int_fifo|u_full_empty_ctr|FIFOEMPTY~q  & (\u_SCSI_SM|CDREQ_~q  & !\u_SCSI_SM|CCPUREQ~q )))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datac(\u_SCSI_SM|CDREQ_~q ),
	.datad(\u_SCSI_SM|CCPUREQ~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0 .lut_mask = 16'h0040;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout  = (!\u_SCSI_SM|RDFIFO_o~q  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~q ))

	.dataa(\u_SCSI_SM|RDFIFO_o~q ),
	.datab(gnd),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0 .lut_mask = 16'h5000;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q ) # ((!\u_SCSI_SM|CCPUREQ~q  & (!\u_registers|u_registers_cntr|CNTR_O [1] & !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q )))

	.dataa(\u_SCSI_SM|CCPUREQ~q ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0 .lut_mask = 16'hCCCD;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout  = (\u_SCSI_SM|CCPUREQ~q  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~q ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q )))

	.dataa(\u_SCSI_SM|CCPUREQ~q ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q ),
	.datac(gnd),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 .lut_mask = 16'hAA22;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout  = (\R_W_IO~input_o  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_W_IO~input_o ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2 .lut_mask = 16'hF000;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout  = (!\R_W_IO~input_o  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\R_W_IO~input_o ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0 .lut_mask = 16'h0F00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N7
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
fiftyfivenm_lcell_comb \u_SCSI_SM|nLS2CPU~0 (
// Equation(s):
// \u_SCSI_SM|nLS2CPU~0_combout  = (!\u_SCSI_SM|nLS2CPU~q  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~q ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~q )))

	.dataa(gnd),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~q ),
	.datac(\u_SCSI_SM|nLS2CPU~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|nLS2CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|nLS2CPU~0 .lut_mask = 16'h0F0C;
defparam \u_SCSI_SM|nLS2CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N9
dffeas \u_SCSI_SM|nLS2CPU (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_SCSI_SM|nLS2CPU~0_combout ),
	.asdata(vcc),
	.clrn(!\_AS_IO~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|nLS2CPU~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|nLS2CPU .is_wysiwyg = "true";
defparam \u_SCSI_SM|nLS2CPU .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
fiftyfivenm_lcell_comb \u_SCSI_SM|CDSACK_~feeder (
// Equation(s):
// \u_SCSI_SM|CDSACK_~feeder_combout  = \u_SCSI_SM|nLS2CPU~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_SCSI_SM|nLS2CPU~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|CDSACK_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|CDSACK_~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|CDSACK_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \u_SCSI_SM|CDSACK_ (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_SCSI_SM|CDSACK_~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|CDSACK_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|CDSACK_ .is_wysiwyg = "true";
defparam \u_SCSI_SM|CDSACK_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~q ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~q  & \u_SCSI_SM|CDSACK_~q ))

	.dataa(gnd),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~q ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~q ),
	.datad(\u_SCSI_SM|CDSACK_~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0 .lut_mask = 16'hFCCC;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4~q ) # ((\u_SCSI_SM|CDSACK_~q  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~q ))

	.dataa(\u_SCSI_SM|CDSACK_~q ),
	.datab(gnd),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_4~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0 .lut_mask = 16'hFFA0;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ) # ((!\u_SCSI_SM|CDSACK_~q  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~q ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~q ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~q ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_5~q ),
	.datac(\u_SCSI_SM|CDSACK_~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 .lut_mask = 16'hFF0E;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~q  & ((\u_SCSI_SM|RDFIFO_o~q ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout )))

	.dataa(\u_SCSI_SM|RDFIFO_o~q ),
	.datab(gnd),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_F2S~0_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 .lut_mask = 16'hAF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout  = (\u_registers|u_registers_cntr|CNTR_O [1] & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q  & ((\int_fifo|u_full_empty_ctr|FIFOFULL~q ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout 
// ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 .lut_mask = 16'h00C4;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout  & ((\u_SCSI_SM|CCPUREQ~q ) # ((!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout  & !\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~1_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~2_combout ),
	.datad(\u_SCSI_SM|CCPUREQ~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 .lut_mask = 16'h5501;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout  & (!\int_fifo|u_full_empty_ctr|FIFOFULL~q  & !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|START_S2F~0_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.datac(gnd),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1 .lut_mask = 16'h0022;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~feeder (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~feeder_combout  = \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4 .is_wysiwyg = "true";
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO .lut_mask = 16'hFFF0;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \u_SCSI_SM|INCBO_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|INCBO~combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|INCBO_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|INCBO_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|INCBO_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
fiftyfivenm_lcell_comb \int_fifo|u_byte_ptr|BO0~0 (
// Equation(s):
// \int_fifo|u_byte_ptr|BO0~0_combout  = \int_fifo|u_byte_ptr|BO0~q  $ (\u_SCSI_SM|INCBO_o~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_fifo|u_byte_ptr|BO0~q ),
	.datad(\u_SCSI_SM|INCBO_o~q ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|BO0~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO0~0 .lut_mask = 16'h0FF0;
defparam \int_fifo|u_byte_ptr|BO0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \int_fifo|u_byte_ptr|BO0 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\int_fifo|u_byte_ptr|BO0~0_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_byte_ptr|BO0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO0 .is_wysiwyg = "true";
defparam \int_fifo|u_byte_ptr|BO0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|h_0C (
// Equation(s):
// \u_registers|u_addr_decoder|h_0C~combout  = (\u_registers|u_addr_decoder|WDREGREQ~0_combout  & (!\ADDR[6]~input_o  & (\ADDR[2]~input_o  & \ADDR[3]~input_o )))

	.dataa(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.datab(\ADDR[6]~input_o ),
	.datac(\ADDR[2]~input_o ),
	.datad(\ADDR[3]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|h_0C~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|h_0C .lut_mask = 16'h2000;
defparam \u_registers|u_addr_decoder|h_0C .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \int_fifo|u_byte_ptr|S (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_registers|u_addr_decoder|h_0C~combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_byte_ptr|S~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|S .is_wysiwyg = "true";
defparam \int_fifo|u_byte_ptr|S .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
fiftyfivenm_io_ibuf \DATA_IO[25]~input (
	.i(DATA_IO[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[25]~input_o ));
// synopsys translate_off
defparam \DATA_IO[25]~input .bus_hold = "false";
defparam \DATA_IO[25]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
fiftyfivenm_lcell_comb \int_fifo|u_byte_ptr|B~0 (
// Equation(s):
// \int_fifo|u_byte_ptr|B~0_combout  = !\DATA_IO[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_IO[25]~input_o ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|B~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|B~0 .lut_mask = 16'h00FF;
defparam \int_fifo|u_byte_ptr|B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \int_fifo|u_byte_ptr|B (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\int_fifo|u_byte_ptr|B~0_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_byte_ptr|B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|B .is_wysiwyg = "true";
defparam \int_fifo|u_byte_ptr|B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
fiftyfivenm_lcell_comb \int_fifo|u_byte_ptr|BO1~0 (
// Equation(s):
// \int_fifo|u_byte_ptr|BO1~0_combout  = (\int_fifo|u_byte_ptr|S~q  & (((\int_fifo|u_byte_ptr|B~q )))) # (!\int_fifo|u_byte_ptr|S~q  & (\int_fifo|u_byte_ptr|BO0~q  $ ((!\int_fifo|u_byte_ptr|BO1~q ))))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\int_fifo|u_byte_ptr|BO1~q ),
	.datac(\int_fifo|u_byte_ptr|S~q ),
	.datad(\int_fifo|u_byte_ptr|B~q ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|BO1~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO1~0 .lut_mask = 16'hF909;
defparam \int_fifo|u_byte_ptr|BO1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|h_08~0 (
// Equation(s):
// \u_registers|u_addr_decoder|h_08~0_combout  = (!\ADDR[6]~input_o  & \ADDR[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ADDR[6]~input_o ),
	.datad(\ADDR[3]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|h_08~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|h_08~0 .lut_mask = 16'h0F00;
defparam \u_registers|u_addr_decoder|h_08~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|ACR_WR (
// Equation(s):
// \u_registers|u_addr_decoder|ACR_WR~combout  = (\u_registers|u_addr_decoder|WDREGREQ~0_combout  & (\ADDR[2]~input_o  & (!\R_W_IO~input_o  & \u_registers|u_addr_decoder|h_08~0_combout )))

	.dataa(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.datab(\ADDR[2]~input_o ),
	.datac(\R_W_IO~input_o ),
	.datad(\u_registers|u_addr_decoder|h_08~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ACR_WR~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ACR_WR .lut_mask = 16'h0800;
defparam \u_registers|u_addr_decoder|ACR_WR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
fiftyfivenm_lcell_comb \int_fifo|u_byte_ptr|BO1~1 (
// Equation(s):
// \int_fifo|u_byte_ptr|BO1~1_combout  = (\u_SCSI_SM|INCBO_o~q  & (\int_fifo|u_byte_ptr|BO1~0_combout )) # (!\u_SCSI_SM|INCBO_o~q  & ((\u_registers|u_addr_decoder|ACR_WR~combout  & (\int_fifo|u_byte_ptr|BO1~0_combout )) # 
// (!\u_registers|u_addr_decoder|ACR_WR~combout  & ((\int_fifo|u_byte_ptr|BO1~q )))))

	.dataa(\u_SCSI_SM|INCBO_o~q ),
	.datab(\int_fifo|u_byte_ptr|BO1~0_combout ),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\u_registers|u_addr_decoder|ACR_WR~combout ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|BO1~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO1~1 .lut_mask = 16'hCCD8;
defparam \int_fifo|u_byte_ptr|BO1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \int_fifo|u_byte_ptr|BO1 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\int_fifo|u_byte_ptr|BO1~1_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_byte_ptr|BO1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO1 .is_wysiwyg = "true";
defparam \int_fifo|u_byte_ptr|BO1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0_combout  = (\int_fifo|u_byte_ptr|BO0~q  & (\int_fifo|u_byte_ptr|BO1~q  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q ))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\int_fifo|u_byte_ptr|BO1~q ),
	.datac(gnd),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0 .lut_mask = 16'h8800;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \u_SCSI_SM|RDFIFO_d (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|RDFIFO~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|RDFIFO_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|RDFIFO_d .is_wysiwyg = "true";
defparam \u_SCSI_SM|RDFIFO_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0_combout  = (\int_fifo|u_byte_ptr|BO0~q  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q  & \int_fifo|u_byte_ptr|BO1~q ))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(gnd),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0 .lut_mask = 16'hA000;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \u_SCSI_SM|RIFIFO_d (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|RIFIFO~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|RIFIFO_d~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|RIFIFO_d .is_wysiwyg = "true";
defparam \u_SCSI_SM|RIFIFO_d .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
fiftyfivenm_lcell_comb \u_SCSI_SM|RIFIFO_o~0 (
// Equation(s):
// \u_SCSI_SM|RIFIFO_o~0_combout  = (!\u_CPU_SM|INCFIFO~q  & ((\u_SCSI_SM|RIFIFO_o~q ) # ((!\u_SCSI_SM|RDFIFO_d~q  & \u_SCSI_SM|RIFIFO_d~q ))))

	.dataa(\u_SCSI_SM|RDFIFO_d~q ),
	.datab(\u_SCSI_SM|RIFIFO_d~q ),
	.datac(\u_SCSI_SM|RIFIFO_o~q ),
	.datad(\u_CPU_SM|INCFIFO~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RIFIFO_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RIFIFO_o~0 .lut_mask = 16'h00F4;
defparam \u_SCSI_SM|RIFIFO_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \u_SCSI_SM|RIFIFO_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_SCSI_SM|RIFIFO_o~0_combout ),
	.asdata(vcc),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_CPU_SM|DECFIFO~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|RIFIFO_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|RIFIFO_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|RIFIFO_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4_combout  & \u_SCSI_SM|RIFIFO_o~q ))

	.dataa(gnd),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~3_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4_combout ),
	.datad(\u_SCSI_SM|RIFIFO_o~q ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4 .lut_mask = 16'hCFCC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \u_CPU_SM|INCFIFO (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~4_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|INCFIFO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|INCFIFO .is_wysiwyg = "true";
defparam \u_CPU_SM|INCFIFO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
fiftyfivenm_lcell_comb \int_fifo|u_full_empty_ctr|FIFOFULL~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOFULL~0_combout  = (\u_CPU_SM|INCFIFO~q  & (\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout  & ((!\int_fifo|u_full_empty_ctr|FIFOFULL~q ) # (!\u_CPU_SM|DECFIFO~q )))) # (!\u_CPU_SM|INCFIFO~q  & (!\u_CPU_SM|DECFIFO~q  & 
// (\int_fifo|u_full_empty_ctr|FIFOFULL~q )))

	.dataa(\u_CPU_SM|INCFIFO~q ),
	.datab(\u_CPU_SM|DECFIFO~q ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~0 .lut_mask = 16'h3A10;
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \int_fifo|u_full_empty_ctr|FIFOFULL (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOFULL .is_wysiwyg = "true";
defparam \int_fifo|u_full_empty_ctr|FIFOFULL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4 .lut_mask = 16'h000F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
fiftyfivenm_lcell_comb \u_CPU_SM|DMAENA~feeder (
// Equation(s):
// \u_CPU_SM|DMAENA~feeder_combout  = \u_registers|u_registers_cntr|CNTR_O [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_registers|u_registers_cntr|CNTR_O [8]),
	.cin(gnd),
	.combout(\u_CPU_SM|DMAENA~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|DMAENA~feeder .lut_mask = 16'hFF00;
defparam \u_CPU_SM|DMAENA~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \u_CPU_SM|DMAENA (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_CPU_SM|DMAENA~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|DMAENA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|DMAENA .is_wysiwyg = "true";
defparam \u_CPU_SM|DMAENA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & (\u_registers|u_registers_cntr|CNTR_O [1] & 
// \u_CPU_SM|DMAENA~q )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_CPU_SM|DMAENA~q ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \u_CPU_SM|FLUSHFIFO (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_registers|FLUSHFIFO~q ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|FLUSHFIFO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|FLUSHFIFO .is_wysiwyg = "true";
defparam \u_CPU_SM|FLUSHFIFO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
fiftyfivenm_lcell_comb \u_CPU_SM|LASTWORD~0 (
// Equation(s):
// \u_CPU_SM|LASTWORD~0_combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~q  & (\u_registers|FLUSHFIFO~q  & ((\int_fifo|u_byte_ptr|BO0~q ) # (\int_fifo|u_byte_ptr|BO1~q ))))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\u_registers|FLUSHFIFO~q ),
	.cin(gnd),
	.combout(\u_CPU_SM|LASTWORD~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|LASTWORD~0 .lut_mask = 16'h3200;
defparam \u_CPU_SM|LASTWORD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout  = (!\int_fifo|u_full_empty_ctr|FIFOFULL~q  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20_combout  & (\u_CPU_SM|FLUSHFIFO~q  & !\u_CPU_SM|LASTWORD~0_combout )))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20_combout ),
	.datac(\u_CPU_SM|FLUSHFIFO~q ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
fiftyfivenm_lcell_comb \u_registers|A1~0 (
// Equation(s):
// \u_registers|A1~0_combout  = (\u_registers|u_addr_decoder|ACR_WR~combout  & (\DATA_IO[25]~input_o )) # (!\u_registers|u_addr_decoder|ACR_WR~combout  & ((\u_registers|A1~q )))

	.dataa(gnd),
	.datab(\DATA_IO[25]~input_o ),
	.datac(\u_registers|A1~q ),
	.datad(\u_registers|u_addr_decoder|ACR_WR~combout ),
	.cin(gnd),
	.combout(\u_registers|A1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|A1~0 .lut_mask = 16'hCCF0;
defparam \u_registers|A1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \u_registers|A1 (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|A1~0_combout ),
	.asdata(vcc),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|A1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|A1 .is_wysiwyg = "true";
defparam \u_registers|A1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y17_N15
fiftyfivenm_io_ibuf \_BG~input (
	.i(_BG),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_BG~input_o ));
// synopsys translate_off
defparam \_BG~input .bus_hold = "false";
defparam \_BG~input .listen_to_nsleep_signal = "false";
defparam \_BG~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
fiftyfivenm_lcell_comb \u_CPU_SM|BGRANT_~0 (
// Equation(s):
// \u_CPU_SM|BGRANT_~0_combout  = !\_BG~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_BG~input_o ),
	.cin(gnd),
	.combout(\u_CPU_SM|BGRANT_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|BGRANT_~0 .lut_mask = 16'h00FF;
defparam \u_CPU_SM|BGRANT_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N9
dffeas \u_CPU_SM|BGRANT_ (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_CPU_SM|BGRANT_~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|BGRANT_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|BGRANT_ .is_wysiwyg = "true";
defparam \u_CPU_SM|BGRANT_ .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y17_N8
fiftyfivenm_io_ibuf \_BGACK_IO~input (
	.i(_BGACK_IO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_BGACK_IO~input_o ));
// synopsys translate_off
defparam \_BGACK_IO~input .bus_hold = "false";
defparam \_BGACK_IO~input .listen_to_nsleep_signal = "false";
defparam \_BGACK_IO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
fiftyfivenm_lcell_comb \u_CPU_SM|aCYCLEDONE_~0 (
// Equation(s):
// \u_CPU_SM|aCYCLEDONE_~0_combout  = (\_DSACK_IO[0]~input_o  & (\_AS_IO~input_o  & (\_STERM~input_o  & \_BERR~input_o )))

	.dataa(\_DSACK_IO[0]~input_o ),
	.datab(\_AS_IO~input_o ),
	.datac(\_STERM~input_o ),
	.datad(\_BERR~input_o ),
	.cin(gnd),
	.combout(\u_CPU_SM|aCYCLEDONE_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|aCYCLEDONE_~0 .lut_mask = 16'h8000;
defparam \u_CPU_SM|aCYCLEDONE_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
fiftyfivenm_lcell_comb \u_CPU_SM|aCYCLEDONE_~1 (
// Equation(s):
// \u_CPU_SM|aCYCLEDONE_~1_combout  = (\_BGACK_IO~input_o  & (\_DSACK_IO[1]~input_o  & \u_CPU_SM|aCYCLEDONE_~0_combout ))

	.dataa(\_BGACK_IO~input_o ),
	.datab(gnd),
	.datac(\_DSACK_IO[1]~input_o ),
	.datad(\u_CPU_SM|aCYCLEDONE_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|aCYCLEDONE_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|aCYCLEDONE_~1 .lut_mask = 16'hA000;
defparam \u_CPU_SM|aCYCLEDONE_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N31
dffeas \u_CPU_SM|nCYCLEDONE (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_CPU_SM|aCYCLEDONE_~1_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|nCYCLEDONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|nCYCLEDONE .is_wysiwyg = "true";
defparam \u_CPU_SM|nCYCLEDONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout  = (\u_CPU_SM|BGRANT_~q  & \u_CPU_SM|nCYCLEDONE~q )

	.dataa(gnd),
	.datab(\u_CPU_SM|BGRANT_~q ),
	.datac(\u_CPU_SM|nCYCLEDONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4 .lut_mask = 16'hC0C0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15 .lut_mask = 16'h0100;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout  = (!\u_registers|A1~q  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout  & \u_CPU_SM|LASTWORD~0_combout )))

	.dataa(\u_registers|A1~q ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout ) # ((!\int_fifo|u_full_empty_ctr|FIFOEMPTY~q  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~0_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1 .lut_mask = 16'hFF32;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \u_CPU_SM|STOPFLUSH (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|STOPFLUSH_d~1_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|STOPFLUSH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|STOPFLUSH .is_wysiwyg = "true";
defparam \u_CPU_SM|STOPFLUSH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|CLR_INT~0 (
// Equation(s):
// \u_registers|u_addr_decoder|CLR_INT~0_combout  = (!\ADDR[5]~input_o  & (\ADDR[4]~input_o  & (!\_CS~input_o  & !\_AS_IO~input_o )))

	.dataa(\ADDR[5]~input_o ),
	.datab(\ADDR[4]~input_o ),
	.datac(\_CS~input_o ),
	.datad(\_AS_IO~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|CLR_INT~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CLR_INT~0 .lut_mask = 16'h0004;
defparam \u_registers|u_addr_decoder|CLR_INT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
fiftyfivenm_lcell_comb \u_registers|FLUSHFIFO~0 (
// Equation(s):
// \u_registers|FLUSHFIFO~0_combout  = (\u_registers|u_registers_cntr|CNTR_O [1] & (!\ADDR[6]~input_o  & (!\ADDR[3]~input_o  & \u_registers|u_addr_decoder|CLR_INT~0_combout )))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datab(\ADDR[6]~input_o ),
	.datac(\ADDR[3]~input_o ),
	.datad(\u_registers|u_addr_decoder|CLR_INT~0_combout ),
	.cin(gnd),
	.combout(\u_registers|FLUSHFIFO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|FLUSHFIFO~0 .lut_mask = 16'h0200;
defparam \u_registers|FLUSHFIFO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
fiftyfivenm_lcell_comb \u_registers|FLUSHFIFO~1 (
// Equation(s):
// \u_registers|FLUSHFIFO~1_combout  = (\ADDR[2]~input_o  & ((\u_registers|FLUSHFIFO~0_combout ) # ((!\u_CPU_SM|STOPFLUSH~q  & \u_registers|FLUSHFIFO~q )))) # (!\ADDR[2]~input_o  & (!\u_CPU_SM|STOPFLUSH~q  & (\u_registers|FLUSHFIFO~q )))

	.dataa(\ADDR[2]~input_o ),
	.datab(\u_CPU_SM|STOPFLUSH~q ),
	.datac(\u_registers|FLUSHFIFO~q ),
	.datad(\u_registers|FLUSHFIFO~0_combout ),
	.cin(gnd),
	.combout(\u_registers|FLUSHFIFO~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|FLUSHFIFO~1 .lut_mask = 16'hBA30;
defparam \u_registers|FLUSHFIFO~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \u_registers|FLUSHFIFO (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|FLUSHFIFO~1_combout ),
	.asdata(vcc),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|FLUSHFIFO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|FLUSHFIFO .is_wysiwyg = "true";
defparam \u_registers|FLUSHFIFO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~0_combout  = (\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ) # ((\u_registers|FLUSHFIFO~q  & ((\int_fifo|u_byte_ptr|BO0~q ) # (\int_fifo|u_byte_ptr|BO1~q ))))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\u_registers|FLUSHFIFO~q ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~0 .lut_mask = 16'hFECC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52_combout  = ((!\int_fifo|u_full_empty_ctr|FIFOFULL~q  & ((!\u_CPU_SM|FLUSHFIFO~q ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~0_combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20_combout )

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~0_combout ),
	.datac(\u_CPU_SM|FLUSHFIFO~q ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[7]~20_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52 .lut_mask = 16'h15FF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~50 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~50_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & (!\u_CPU_SM|iDSACK~0_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~50 .lut_mask = 16'hF2F0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~51 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~51_combout  = (\DSK1_IN_~combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ) # ((\DSK0_IN_~0_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~50_combout ))))

	.dataa(\DSK0_IN_~0_combout ),
	.datab(\DSK1_IN_~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~50_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~51 .lut_mask = 16'hCC80;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~68 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~68_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~51_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~51_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~68 .lut_mask = 16'hCCEC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16 .lut_mask = 16'hF000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[21] (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E [21] = (((!\u_CPU_SM|LASTWORD~0_combout ) # (!\int_fifo|u_byte_ptr|BO1~q )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout )) # (!\int_fifo|u_byte_ptr|BO0~q )

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E [21]),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[21] .lut_mask = 16'h7FFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E [21] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E [21]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39 .lut_mask = 16'hBF00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39_combout  & ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~q )))

	.dataa(gnd),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0 .lut_mask = 16'h3F00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2 .lut_mask = 16'h4555;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~13 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~13_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~13 .lut_mask = 16'h0008;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~13_combout  & ((\int_fifo|u_full_empty_ctr|FIFOFULL~q ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[60]~13_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0 .lut_mask = 16'h5545;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~49 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~49_combout  = ((!\_STERM~input_o  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ),
	.datad(\_STERM~input_o ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~49 .lut_mask = 16'h33F7;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~53 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~53_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~68_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~49_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~68_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~49_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~53 .lut_mask = 16'hFFDF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67_combout  = ((\DSK1_IN_~combout  & ((\u_CPU_SM|DSACK_LATCHED_ [1]) # (\u_CPU_SM|DSACK_LATCHED_ [0])))) # (!\_STERM~input_o )

	.dataa(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datab(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.datac(\_STERM~input_o ),
	.datad(\DSK1_IN_~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67 .lut_mask = 16'hEF0F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout  = (\int_fifo|u_byte_ptr|BO1~q  & \int_fifo|u_byte_ptr|BO0~q )

	.dataa(gnd),
	.datab(\int_fifo|u_byte_ptr|BO1~q ),
	.datac(gnd),
	.datad(\int_fifo|u_byte_ptr|BO0~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0 .lut_mask = 16'hCC00;
defparam \u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~47 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~47_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67_combout  & (((\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67_combout  & 
// (((\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~47 .lut_mask = 16'hF222;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~48 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~48_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout  & (((!\u_registers|A1~q  & !\u_CPU_SM|LASTWORD~0_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout )))

	.dataa(\u_registers|A1~q ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~48 .lut_mask = 16'h3070;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26_combout  = (\u_CPU_SM|nCYCLEDONE~q  & (\u_CPU_SM|BGRANT_~q  & \u_registers|A1~q ))

	.dataa(\u_CPU_SM|nCYCLEDONE~q ),
	.datab(\u_CPU_SM|BGRANT_~q ),
	.datac(\u_registers|A1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26 .lut_mask = 16'h8080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25_combout  & (((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27 .lut_mask = 16'h4CCC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~54 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~54_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~53_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~47_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~48_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~53_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~47_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~48_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~54 .lut_mask = 16'hFEFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[3] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~54_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[3] .is_wysiwyg = "true";
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]) # (((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14 .lut_mask = 16'hFBFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~18 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~18_combout  = ((\u_CPU_SM|iDSACK~0_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout )))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~18 .lut_mask = 16'hF373;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout 
// )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66 .lut_mask = 16'hDF00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7_combout  & ((!\u_CPU_SM|iDSACK~0_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66_combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4 .lut_mask = 16'h004C;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12_combout  & (\int_fifo|u_full_empty_ctr|FIFOFULL~q  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~12_combout ),
	.datab(gnd),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15 .lut_mask = 16'h00A0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15_combout  & (((\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ) # (\u_CPU_SM|LASTWORD~0_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datad(\u_CPU_SM|LASTWORD~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15 .lut_mask = 16'h5551;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~9 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~9_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~9 .lut_mask = 16'h0008;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~9_combout  & (((\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout )) # (!\u_CPU_SM|LASTWORD~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[58]~9_combout ),
	.datab(\u_CPU_SM|LASTWORD~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5 .lut_mask = 16'h5515;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16 .lut_mask = 16'hAA00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~14 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~14_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout  & (!\u_CPU_SM|iDSACK~0_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~14 .lut_mask = 16'hF2F0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~65 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~65_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~14_combout  & (((!\_DSACK_IO[0]~input_o  & !\_DSACK_IO[1]~input_o )) # (!\_BERR~input_o )))

	.dataa(\_DSACK_IO[0]~input_o ),
	.datab(\_BERR~input_o ),
	.datac(\_DSACK_IO[1]~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~14_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~65 .lut_mask = 16'h3700;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout  & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~17 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~17_combout  = (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~65_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~65_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~17 .lut_mask = 16'hFFF7;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~28 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~28_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~17_combout ) # (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~18_combout  & \_STERM~input_o )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~18_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~17_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~27_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~28 .lut_mask = 16'hECFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N29
dffeas \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[0] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~28_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[0] .is_wysiwyg = "true";
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout  & 
// ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6 .lut_mask = 16'h1300;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20_combout  = (!\DSK0_IN_~0_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout  & (\_STERM~input_o  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout 
// )))

	.dataa(\DSK0_IN_~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14 .lut_mask = 16'h5500;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20_combout  & (((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout ) # (!\_STERM~input_o )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21 .lut_mask = 16'h1555;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~55 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~55_combout  = (((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~15_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~55 .lut_mask = 16'h7FFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~56 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~56_combout  = (!\_STERM~input_o  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~56 .lut_mask = 16'h0F07;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~57 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~57_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~56_combout ) # ((\_STERM~input_o  & (\u_CPU_SM|iDSACK~0_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout )))

	.dataa(\_STERM~input_o ),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~56_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~57 .lut_mask = 16'hF8F0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~58 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~58_combout  = ((\DSK0_IN_~0_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout )

	.dataa(\DSK0_IN_~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~58 .lut_mask = 16'h8F0F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~59 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~59_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~55_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~57_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~58_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~55_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~57_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~58_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~59 .lut_mask = 16'hFEEE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \u_CPU_SM|DREQ_ (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DREQ_~combout ),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|DREQ_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|DREQ_ .is_wysiwyg = "true";
defparam \u_CPU_SM|DREQ_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~60 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~60_combout  = ((!\u_registers|u_registers_cntr|CNTR_O [1] & ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ) # (!\u_CPU_SM|DREQ_~q )))) # (!\u_CPU_SM|DMAENA~q )

	.dataa(\u_CPU_SM|DMAENA~q ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\u_CPU_SM|DREQ_~q ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~60 .lut_mask = 16'h7757;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (!\u_registers|u_registers_cntr|CNTR_O [1] & \u_CPU_SM|DMAENA~q ))

	.dataa(gnd),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_CPU_SM|DMAENA~q ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32 .lut_mask = 16'h0300;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~61 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~61_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~60_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32_combout )))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~60_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~61 .lut_mask = 16'h0D08;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] $ (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0 .lut_mask = 16'h0110;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~62 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~62_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~61_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout  & (!\u_registers|A1~q  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~61_combout ),
	.datac(\u_registers|A1~q ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~62 .lut_mask = 16'hCECC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~63 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~63_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~59_combout ) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~62_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datab(gnd),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~59_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~62_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~63 .lut_mask = 16'hF5F0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N3
dffeas \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[4] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~63_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[4] .is_wysiwyg = "true";
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout  & (((\u_CPU_SM|DSACK_LATCHED_ [1]) # (\u_CPU_SM|DSACK_LATCHED_ [0])) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datac(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5 .lut_mask = 16'h5551;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10_combout  & (((\u_CPU_SM|iDSACK~0_combout ) # (\DSK1_IN_~combout )) # (!\_STERM~input_o )))

	.dataa(\_STERM~input_o ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10_combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\DSK1_IN_~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38 .lut_mask = 16'hCCC4;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38_combout ) # ((\_STERM~input_o  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5_combout ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39_combout )

	.dataa(\_STERM~input_o ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~39_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~38_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40 .lut_mask = 16'hFF2F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~67_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37 .lut_mask = 16'hEC00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~41 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~41_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37_combout ) # 
// ((!\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~40_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~37_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~19_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~41 .lut_mask = 16'hEFEE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~6_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~6 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~6_combout  & ((!\u_CPU_SM|iDSACK~0_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7_combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[62]~6_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4 .lut_mask = 16'h0013;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9 .lut_mask = 16'hF000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~42 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~42_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout ) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout  & !\_STERM~input_o ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~2_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~42 .lut_mask = 16'hFF57;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~43 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~43_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~20_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[32]~15_combout ),
	.datac(gnd),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~43 .lut_mask = 16'hFFEE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~44 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~44_combout  = (\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ) # (((!\int_fifo|u_byte_ptr|BO0~q  & !\int_fifo|u_byte_ptr|BO1~q )) # (!\u_registers|FLUSHFIFO~q ))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\u_registers|FLUSHFIFO~q ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~44 .lut_mask = 16'hCDFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~45 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~45_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~44_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~8_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~26_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~44_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~45 .lut_mask = 16'hEAC0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~46 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~46_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~41_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~42_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~43_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~45_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~41_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~42_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~43_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~45_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~46 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[2] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[2]~46_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[2] .is_wysiwyg = "true";
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~22 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~22_combout  = (\_STERM~input_o  & ((\u_CPU_SM|DSACK_LATCHED_ [1]) # (\u_CPU_SM|DSACK_LATCHED_ [0])))

	.dataa(\u_CPU_SM|DSACK_LATCHED_ [1]),
	.datab(gnd),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|DSACK_LATCHED_ [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~22 .lut_mask = 16'hF0A0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~23 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~23_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~22_combout ) # 
// ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~22_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~23 .lut_mask = 16'h5051;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~24 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~24_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & !\u_CPU_SM|iDSACK~0_combout 
// )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datad(\u_CPU_SM|iDSACK~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~24 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~23_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12_combout  & 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~24_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~23_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~24_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~21_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18_combout  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[35]~18_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11 .lut_mask = 16'h00F7;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~29 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~29_combout  = ((\u_CPU_SM|iDSACK~0_combout  & (\_STERM~input_o  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16_combout )

	.dataa(\u_CPU_SM|iDSACK~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~16_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~29 .lut_mask = 16'h33B3;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~30 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~30_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout  & ((!\u_registers|A1~q ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.datad(\u_registers|A1~q ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~30 .lut_mask = 16'h40C0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~33 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~33_combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~q  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (\u_CPU_SM|DREQ_~q  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datac(\u_CPU_SM|DREQ_~q ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~33 .lut_mask = 16'h0010;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~31 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~31_combout  = (\DSK1_IN_~combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ) # ((\DSK0_IN_~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout 
// ))))

	.dataa(\DSK0_IN_~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datac(\DSK1_IN_~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~31 .lut_mask = 16'hF080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~34 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~34_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~31_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~33_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~33_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~31_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~32_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~34 .lut_mask = 16'hECCC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~35 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~35_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~30_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~34_combout ) # ((\_STERM~input_o  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~30_combout ),
	.datab(\_STERM~input_o ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~34_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~35 .lut_mask = 16'hFFEA;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~36 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~36_combout  = (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~29_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~35_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[0]~25_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~29_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~35_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~36 .lut_mask = 16'hFFF7;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[1] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[1]~36_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[1] .is_wysiwyg = "true";
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3 .lut_mask = 16'h00F0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout ) # (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~15_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[3]~52_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~1 .lut_mask = 16'hECFF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \u_CPU_SM|BREQ (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BREQ_d~1_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|BREQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|BREQ .is_wysiwyg = "true";
defparam \u_CPU_SM|BREQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~3_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~3 .lut_mask = 16'h0002;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~5_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout  & ((!\u_CPU_SM|nCYCLEDONE~q ) # (!\u_CPU_SM|BGRANT_~q )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|S2ORS8~0_combout ),
	.datab(\u_CPU_SM|BGRANT_~q ),
	.datac(\u_CPU_SM|nCYCLEDONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~5 .lut_mask = 16'h2A2A;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2 .lut_mask = 16'hEAC0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~4_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~3_combout  & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~4 .lut_mask = 16'h0F01;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N8
fiftyfivenm_lcell_comb \u_CPU_SM|BGACK~feeder (
// Equation(s):
// \u_CPU_SM|BGACK~feeder_combout  = \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BGACK_d~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|BGACK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|BGACK~feeder .lut_mask = 16'hFF00;
defparam \u_CPU_SM|BGACK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N9
dffeas \u_CPU_SM|BGACK (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|BGACK~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|BGACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|BGACK .is_wysiwyg = "true";
defparam \u_CPU_SM|BGACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0 .lut_mask = 16'hFFAE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout  = ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout  & (\u_CPU_SM|iDSACK~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~2_combout ),
	.datac(\u_CPU_SM|iDSACK~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3 .lut_mask = 16'h7333;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout  & (!\u_CPU_SM|iDSACK~0_combout  & ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout  & (((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~16_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~14_combout ),
	.datad(\u_CPU_SM|iDSACK~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4 .lut_mask = 16'h153F;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout  = (\_STERM~input_o  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout ) # ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~3_combout ),
	.datab(\_STERM~input_o ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0 .lut_mask = 16'h8CCC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1_combout  = (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout )) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1 .lut_mask = 16'hF7FF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \u_CPU_SM|PAS (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~1_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|PAS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|PAS .is_wysiwyg = "true";
defparam \u_CPU_SM|PAS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N2
fiftyfivenm_lcell_comb \AS_O_~0 (
// Equation(s):
// \AS_O_~0_combout  = !\u_CPU_SM|PAS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CPU_SM|PAS~q ),
	.cin(gnd),
	.combout(\AS_O_~0_combout ),
	.cout());
// synopsys translate_off
defparam \AS_O_~0 .lut_mask = 16'h00FF;
defparam \AS_O_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N3
dffeas AS_O_(
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(\AS_O_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AS_O_~q ),
	.prn(vcc));
// synopsys translate_off
defparam AS_O_.is_wysiwyg = "true";
defparam AS_O_.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~3_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_Y~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d .lut_mask = 16'hFDF5;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \u_CPU_SM|PDS (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|PDS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|PDS .is_wysiwyg = "true";
defparam \u_CPU_SM|PDS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
fiftyfivenm_lcell_comb \DS_O_~0 (
// Equation(s):
// \DS_O_~0_combout  = !\u_CPU_SM|PDS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CPU_SM|PDS~q ),
	.cin(gnd),
	.combout(\DS_O_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DS_O_~0 .lut_mask = 16'h00FF;
defparam \DS_O_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas DS_O_(
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(\DS_O_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DS_O_~q ),
	.prn(vcc));
// synopsys translate_off
defparam DS_O_.is_wysiwyg = "true";
defparam DS_O_.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
fiftyfivenm_lcell_comb \u_registers|u_registers_term|TERM_COUNTER[1]~5 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER[1]~5_combout  = (!\_AS_IO~input_o  & (!\_CS~input_o  & ((!\ADDR[6]~input_o ) # (!\u_registers|u_addr_decoder|WDREGREQ~0_combout ))))

	.dataa(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.datab(\ADDR[6]~input_o ),
	.datac(\_AS_IO~input_o ),
	.datad(\_CS~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~5 .lut_mask = 16'h0007;
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
fiftyfivenm_lcell_comb \u_registers|u_registers_term|TERM_COUNTER[1]~2 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER[1]~2_combout  = (\u_registers|u_registers_term|TERM_COUNTER[1]~5_combout  & (((!\u_registers|u_addr_decoder|h_08~0_combout ) # (!\u_registers|u_addr_decoder|WDREGREQ~0_combout )) # (!\ADDR[2]~input_o )))

	.dataa(\ADDR[2]~input_o ),
	.datab(\u_registers|u_registers_term|TERM_COUNTER[1]~5_combout ),
	.datac(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.datad(\u_registers|u_addr_decoder|h_08~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~2 .lut_mask = 16'h4CCC;
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
fiftyfivenm_lcell_comb \u_registers|u_registers_term|TERM_COUNTER[1]~3 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER[1]~3_combout  = (\u_registers|u_registers_term|TERM_COUNTER [1]) # ((\u_registers|u_registers_term|TERM_COUNTER [0] & \u_registers|u_registers_term|TERM_COUNTER[1]~2_combout ))

	.dataa(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datab(\u_registers|u_registers_term|TERM_COUNTER[1]~2_combout ),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~3 .lut_mask = 16'hF8F8;
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N5
dffeas \u_registers|u_registers_term|TERM_COUNTER[1] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|u_registers_term|TERM_COUNTER[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\_AS_IO~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[1] .is_wysiwyg = "true";
defparam \u_registers|u_registers_term|TERM_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
fiftyfivenm_lcell_comb \u_registers|u_registers_term|TERM_COUNTER[0]~4 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER[0]~4_combout  = (\u_registers|u_registers_term|TERM_COUNTER[1]~2_combout  & ((\u_registers|u_registers_term|TERM_COUNTER [1]) # (!\u_registers|u_registers_term|TERM_COUNTER [0]))) # 
// (!\u_registers|u_registers_term|TERM_COUNTER[1]~2_combout  & ((\u_registers|u_registers_term|TERM_COUNTER [0])))

	.dataa(\u_registers|u_registers_term|TERM_COUNTER[1]~2_combout ),
	.datab(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[0]~4 .lut_mask = 16'hDADA;
defparam \u_registers|u_registers_term|TERM_COUNTER[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N7
dffeas \u_registers|u_registers_term|TERM_COUNTER[0] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|u_registers_term|TERM_COUNTER[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\_AS_IO~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[0] .is_wysiwyg = "true";
defparam \u_registers|u_registers_term|TERM_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
fiftyfivenm_lcell_comb \u_registers|u_registers_term|REG_DSK_~0 (
// Equation(s):
// \u_registers|u_registers_term|REG_DSK_~0_combout  = (\u_registers|u_registers_term|REG_DSK_~q ) # ((\u_registers|u_registers_term|TERM_COUNTER [0] & (\u_registers|u_registers_term|TERM_COUNTER[1]~2_combout  & !\u_registers|u_registers_term|TERM_COUNTER 
// [1])))

	.dataa(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datab(\u_registers|u_registers_term|TERM_COUNTER[1]~2_combout ),
	.datac(\u_registers|u_registers_term|REG_DSK_~q ),
	.datad(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|REG_DSK_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|REG_DSK_~0 .lut_mask = 16'hF0F8;
defparam \u_registers|u_registers_term|REG_DSK_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \u_registers|u_registers_term|REG_DSK_ (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|u_registers_term|REG_DSK_~0_combout ),
	.asdata(vcc),
	.clrn(!\_AS_IO~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_term|REG_DSK_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_term|REG_DSK_ .is_wysiwyg = "true";
defparam \u_registers|u_registers_term|REG_DSK_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
fiftyfivenm_lcell_comb dsack_int(
// Equation(s):
// \dsack_int~combout  = (!\u_SCSI_SM|nLS2CPU~q  & !\u_registers|u_registers_term|REG_DSK_~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_SCSI_SM|nLS2CPU~q ),
	.datad(\u_registers|u_registers_term|REG_DSK_~q ),
	.cin(gnd),
	.combout(\dsack_int~combout ),
	.cout());
// synopsys translate_off
defparam dsack_int.lut_mask = 16'h000F;
defparam dsack_int.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|ISTR_RD_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|ISTR_RD_~0_combout  = (!\ADDR[6]~input_o  & \R_W_IO~input_o )

	.dataa(\ADDR[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_W_IO~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ISTR_RD_~0 .lut_mask = 16'h5500;
defparam \u_registers|u_addr_decoder|ISTR_RD_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|ISTR_RD_~1 (
// Equation(s):
// \u_registers|u_addr_decoder|ISTR_RD_~1_combout  = (\ADDR[3]~input_o  & (\ADDR[2]~input_o  & (\u_registers|u_addr_decoder|CLR_INT~0_combout  & \u_registers|u_addr_decoder|ISTR_RD_~0_combout )))

	.dataa(\ADDR[3]~input_o ),
	.datab(\ADDR[2]~input_o ),
	.datac(\u_registers|u_addr_decoder|CLR_INT~0_combout ),
	.datad(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ISTR_RD_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ISTR_RD_~1 .lut_mask = 16'h8000;
defparam \u_registers|u_addr_decoder|ISTR_RD_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|SSPBDAT_RD_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout  = (!\ADDR[2]~input_o  & (\ADDR[3]~input_o  & (\ADDR[6]~input_o  & \u_registers|u_addr_decoder|CLR_INT~0_combout )))

	.dataa(\ADDR[2]~input_o ),
	.datab(\ADDR[3]~input_o ),
	.datac(\ADDR[6]~input_o ),
	.datad(\u_registers|u_addr_decoder|CLR_INT~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|SSPBDAT_RD_~0 .lut_mask = 16'h4000;
defparam \u_registers|u_addr_decoder|SSPBDAT_RD_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|SSPBDAT_RD_~1 (
// Equation(s):
// \u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  = (\R_W_IO~input_o  & \u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout )

	.dataa(\R_W_IO~input_o ),
	.datab(gnd),
	.datac(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|SSPBDAT_RD_~1 .lut_mask = 16'hA0A0;
defparam \u_registers|u_addr_decoder|SSPBDAT_RD_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y7_N29
fiftyfivenm_io_ibuf \DATA_IO[0]~input (
	.i(DATA_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[0]~input_o ));
// synopsys translate_off
defparam \DATA_IO[0]~input .bus_hold = "false";
defparam \DATA_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|SSPBDAT_WR~0 (
// Equation(s):
// \u_registers|u_addr_decoder|SSPBDAT_WR~0_combout  = (\ADDR[6]~input_o  & \u_registers|u_addr_decoder|CLR_INT~0_combout )

	.dataa(\ADDR[6]~input_o ),
	.datab(\u_registers|u_addr_decoder|CLR_INT~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|SSPBDAT_WR~0 .lut_mask = 16'h8888;
defparam \u_registers|u_addr_decoder|SSPBDAT_WR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|SSPBDAT_WR~1 (
// Equation(s):
// \u_registers|u_addr_decoder|SSPBDAT_WR~1_combout  = (\ADDR[3]~input_o  & (!\R_W_IO~input_o  & (!\ADDR[2]~input_o  & \u_registers|u_addr_decoder|SSPBDAT_WR~0_combout )))

	.dataa(\ADDR[3]~input_o ),
	.datab(\R_W_IO~input_o ),
	.datac(\ADDR[2]~input_o ),
	.datad(\u_registers|u_addr_decoder|SSPBDAT_WR~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|SSPBDAT_WR~1 .lut_mask = 16'h0200;
defparam \u_registers|u_addr_decoder|SSPBDAT_WR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \u_registers|SSPBDAT[0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[0]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[0] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|CLR_INT (
// Equation(s):
// \u_registers|u_addr_decoder|CLR_INT~combout  = (!\ADDR[6]~input_o  & (\ADDR[3]~input_o  & (\u_registers|u_addr_decoder|CLR_INT~0_combout  & !\ADDR[2]~input_o )))

	.dataa(\ADDR[6]~input_o ),
	.datab(\ADDR[3]~input_o ),
	.datac(\u_registers|u_addr_decoder|CLR_INT~0_combout ),
	.datad(\ADDR[2]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|CLR_INT~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CLR_INT .lut_mask = 16'h0040;
defparam \u_registers|u_addr_decoder|CLR_INT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \u_registers|u_addr_decoder|CLR_INT~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_registers|u_addr_decoder|CLR_INT~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_registers|u_addr_decoder|CLR_INT~clkctrl_outclk ));
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CLR_INT~clkctrl .clock_type = "global clock";
defparam \u_registers|u_addr_decoder|CLR_INT~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|FE~1 (
// Equation(s):
// \u_registers|u_registers_istr|FE~1_combout  = ((GLOBAL(\u_registers|u_addr_decoder|CLR_INT~clkctrl_outclk ) & ((\u_registers|u_registers_istr|FE~2_combout ))) # (!GLOBAL(\u_registers|u_addr_decoder|CLR_INT~clkctrl_outclk ) & 
// (\u_registers|u_registers_istr|FE~1_combout ))) # (!GLOBAL(\_RST~inputclkctrl_outclk ))

	.dataa(\u_registers|u_registers_istr|FE~1_combout ),
	.datab(\u_registers|u_registers_istr|FE~2_combout ),
	.datac(\_RST~inputclkctrl_outclk ),
	.datad(\u_registers|u_addr_decoder|CLR_INT~clkctrl_outclk ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FE~1 .lut_mask = 16'hCFAF;
defparam \u_registers|u_registers_istr|FE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|FE~4 (
// Equation(s):
// \u_registers|u_registers_istr|FE~4_combout  = \int_fifo|u_full_empty_ctr|FIFOEMPTY~q  $ (!\u_registers|u_registers_istr|FE~1_combout )

	.dataa(gnd),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~q ),
	.datac(gnd),
	.datad(\u_registers|u_registers_istr|FE~1_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FE~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FE~4 .lut_mask = 16'hCC33;
defparam \u_registers|u_registers_istr|FE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|FE~0 (
// Equation(s):
// \u_registers|u_registers_istr|FE~0_combout  = (\u_registers|u_addr_decoder|CLR_INT~combout ) # (!GLOBAL(\_RST~inputclkctrl_outclk ))

	.dataa(\_RST~inputclkctrl_outclk ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_registers|u_addr_decoder|CLR_INT~combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FE~0 .lut_mask = 16'hFF55;
defparam \u_registers|u_registers_istr|FE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \u_registers|u_registers_istr|FE~_emulated (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|u_registers_istr|FE~4_combout ),
	.asdata(vcc),
	.clrn(!\u_registers|u_registers_istr|FE~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_registers|u_addr_decoder|ISTR_RD_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_istr|FE~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_istr|FE~_emulated .is_wysiwyg = "true";
defparam \u_registers|u_registers_istr|FE~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|FE~3 (
// Equation(s):
// \u_registers|u_registers_istr|FE~3_combout  = \u_registers|u_registers_istr|FE~_emulated_q  $ (\u_registers|u_registers_istr|FE~1_combout )

	.dataa(gnd),
	.datab(\u_registers|u_registers_istr|FE~_emulated_q ),
	.datac(gnd),
	.datad(\u_registers|u_registers_istr|FE~1_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FE~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FE~3 .lut_mask = 16'h33CC;
defparam \u_registers|u_registers_istr|FE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|FE~2 (
// Equation(s):
// \u_registers|u_registers_istr|FE~2_combout  = ((\u_registers|u_addr_decoder|CLR_INT~combout  & (\u_registers|u_registers_istr|FE~2_combout )) # (!\u_registers|u_addr_decoder|CLR_INT~combout  & ((\u_registers|u_registers_istr|FE~3_combout )))) # 
// (!GLOBAL(\_RST~inputclkctrl_outclk ))

	.dataa(\u_registers|u_addr_decoder|CLR_INT~combout ),
	.datab(\u_registers|u_registers_istr|FE~2_combout ),
	.datac(\_RST~inputclkctrl_outclk ),
	.datad(\u_registers|u_registers_istr|FE~3_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FE~2 .lut_mask = 16'hDF8F;
defparam \u_registers|u_registers_istr|FE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[0]~0 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~0_combout  = (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (((\u_registers|SSPBDAT [0])))) # (!\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|u_addr_decoder|ISTR_RD_~1_combout  & 
// ((\u_registers|u_registers_istr|FE~2_combout ))))

	.dataa(\u_registers|u_addr_decoder|ISTR_RD_~1_combout ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [0]),
	.datad(\u_registers|u_registers_istr|FE~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~0 .lut_mask = 16'hE2C0;
defparam \u_datapath|u_datapath_output|DATA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~q  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~q  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~q  & 
// !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~q )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~q ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~q ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_4~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3 .lut_mask = 16'h0001;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ) # (((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~q ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~q )) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3_combout ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~2_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_6~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_5~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 .lut_mask = 16'hFFFB;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \u_SCSI_SM|S2CPU_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|S2CPU_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|S2CPU_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|S2CPU_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q  & ((\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout ) # ((\int_fifo|u_full_empty_ctr|FIFOFULL~q  & 
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q )))) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q  & (\int_fifo|u_full_empty_ctr|FIFOFULL~q  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0 .lut_mask = 16'hEAC0;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \u_SCSI_SM|INCNO_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|INCNO_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|INCNO_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|INCNO_o .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N9
dffeas \u_CPU_SM|INCNO (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|FF~4_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|INCNO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|INCNO .is_wysiwyg = "true";
defparam \u_CPU_SM|INCNO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
fiftyfivenm_lcell_comb \int_fifo|u_next_out_cntr|COUNT[0]~1 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[0]~1_combout  = \int_fifo|u_next_out_cntr|COUNT [0] $ (((\u_SCSI_SM|INCNO_o~q ) # (\u_CPU_SM|INCNO~q )))

	.dataa(\u_SCSI_SM|INCNO_o~q ),
	.datab(\u_CPU_SM|INCNO~q ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[0]~1 .lut_mask = 16'h1E1E;
defparam \int_fifo|u_next_out_cntr|COUNT[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \int_fifo|u_next_out_cntr|COUNT[0] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\int_fifo|u_next_out_cntr|COUNT[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_next_out_cntr|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[0] .is_wysiwyg = "true";
defparam \int_fifo|u_next_out_cntr|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~q ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~q ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~q )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~q ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N3
dffeas \u_SCSI_SM|CPU2S_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|CPU2S_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|CPU2S_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|CPU2S_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0 .lut_mask = 16'h0A08;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout )

	.dataa(gnd),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_Y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0 .lut_mask = 16'hC0C0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout  & (((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout  & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout )) # (!\u_CPU_SM|iDSACK~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ),
	.datad(\u_CPU_SM|iDSACK~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1 .lut_mask = 16'h0133;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout  & (\DSK0_IN_~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5_combout ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~19_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE[4]~66_combout ),
	.datac(\DSK0_IN_~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|INCFIFO_d~5_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0 .lut_mask = 16'hB333;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0_combout ) # 
// ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1_combout  & \_STERM~input_o )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1_combout ),
	.datab(\_STERM~input_o ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1 .lut_mask = 16'hFFF4;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \u_CPU_SM|DIEL (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEL_d~1_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|DIEL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|DIEL .is_wysiwyg = "true";
defparam \u_CPU_SM|DIEL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
fiftyfivenm_lcell_comb \u_datapath|bDIEL (
// Equation(s):
// \u_datapath|bDIEL~combout  = (\u_SCSI_SM|CPU2S_o~q ) # (\u_CPU_SM|DIEL~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_SCSI_SM|CPU2S_o~q ),
	.datad(\u_CPU_SM|DIEL~q ),
	.cin(gnd),
	.combout(\u_datapath|bDIEL~combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|bDIEL .lut_mask = 16'hFFF0;
defparam \u_datapath|bDIEL .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N1
fiftyfivenm_io_ibuf \DATA_IO[16]~input (
	.i(DATA_IO[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[16]~input_o ));
// synopsys translate_off
defparam \DATA_IO[16]~input .bus_hold = "false";
defparam \DATA_IO[16]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y6_N7
dffeas \u_datapath|u_datapath_input|UD_LATCH[0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[0] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ) # (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7_combout ) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~11_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~12_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[56]~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d .lut_mask = 16'hFFBF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \u_CPU_SM|BRIDGEIN (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEIN_d~combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|BRIDGEIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|BRIDGEIN .is_wysiwyg = "true";
defparam \u_CPU_SM|BRIDGEIN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_input|CPU_OD[0]~0 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[0]~0_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[0]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [0] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[0]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [0]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[0]~0 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y12_N22
fiftyfivenm_io_ibuf \PD_PORT[0]~input (
	.i(PD_PORT[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[0]~input_o ));
// synopsys translate_off
defparam \PD_PORT[0]~input .bus_hold = "false";
defparam \PD_PORT[0]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~q  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~q  & ((\int_fifo|u_full_empty_ctr|FIFOFULL~q ) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q ))))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_2~q ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_3~q ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2 .lut_mask = 16'h0301;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout )

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ),
	.datab(gnd),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 .lut_mask = 16'hAFAF;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \u_SCSI_SM|S2F_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|S2F_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|S2F_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|S2F_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[0]~2 (
// Equation(s):
// \u_datapath|FIFO_ID[0]~2_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[0]~input_o ))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|u_datapath_input|CPU_OD[0]~0_combout ))

	.dataa(\u_datapath|u_datapath_input|CPU_OD[0]~0_combout ),
	.datab(\PD_PORT[0]~input_o ),
	.datac(gnd),
	.datad(\u_SCSI_SM|S2F_o~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[0]~2 .lut_mask = 16'hCCAA;
defparam \u_datapath|FIFO_ID[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout  = (\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout  & ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q  & 
// \int_fifo|u_full_empty_ctr|FIFOFULL~q )))) # (!\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout  & (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q  & ((\int_fifo|u_full_empty_ctr|FIFOFULL~q ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_24dec|D2~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_1~q ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2F_4~q ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 .lut_mask = 16'hECA0;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \u_SCSI_SM|INCNI_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|INCNI_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|INCNI_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|INCNI_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~14 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~14_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout  & 
// !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~14 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \u_CPU_SM|INCNI (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~14_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|INCNI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|INCNI .is_wysiwyg = "true";
defparam \u_CPU_SM|INCNI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
fiftyfivenm_lcell_comb \int_fifo|u_next_in_cntr|COUNT[0]~3 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[0]~3_combout  = \int_fifo|u_next_in_cntr|COUNT [0] $ (((\u_SCSI_SM|INCNI_o~q ) # (\u_CPU_SM|INCNI~q )))

	.dataa(\u_SCSI_SM|INCNI_o~q ),
	.datab(gnd),
	.datac(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datad(\u_CPU_SM|INCNI~q ),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[0]~3 .lut_mask = 16'h0F5A;
defparam \int_fifo|u_next_in_cntr|COUNT[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \int_fifo|u_next_in_cntr|COUNT[0] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\int_fifo|u_next_in_cntr|COUNT[0]~3_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_next_in_cntr|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[0] .is_wysiwyg = "true";
defparam \int_fifo|u_next_in_cntr|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
fiftyfivenm_lcell_comb \int_fifo|u_next_in_cntr|COUNT[1]~1 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[1]~1_combout  = \int_fifo|u_next_in_cntr|COUNT [1] $ (((\int_fifo|u_next_in_cntr|COUNT [0] & ((\u_CPU_SM|INCNI~q ) # (\u_SCSI_SM|INCNI_o~q )))))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datab(\u_CPU_SM|INCNI~q ),
	.datac(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datad(\u_SCSI_SM|INCNI_o~q ),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[1]~1 .lut_mask = 16'h5A78;
defparam \int_fifo|u_next_in_cntr|COUNT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \int_fifo|u_next_in_cntr|COUNT[1] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\int_fifo|u_next_in_cntr|COUNT[1]~1_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_next_in_cntr|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[1] .is_wysiwyg = "true";
defparam \int_fifo|u_next_in_cntr|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
fiftyfivenm_lcell_comb \int_fifo|u_next_in_cntr|COUNT[2]~0 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[2]~0_combout  = (\int_fifo|u_next_in_cntr|COUNT [1] & \int_fifo|u_next_in_cntr|COUNT [0])

	.dataa(gnd),
	.datab(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[2]~0 .lut_mask = 16'hC0C0;
defparam \int_fifo|u_next_in_cntr|COUNT[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
fiftyfivenm_lcell_comb \int_fifo|u_next_in_cntr|COUNT[2]~2 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[2]~2_combout  = \int_fifo|u_next_in_cntr|COUNT [2] $ (((\int_fifo|u_next_in_cntr|COUNT[2]~0_combout  & ((\u_SCSI_SM|INCNI_o~q ) # (\u_CPU_SM|INCNI~q )))))

	.dataa(\u_SCSI_SM|INCNI_o~q ),
	.datab(\int_fifo|u_next_in_cntr|COUNT[2]~0_combout ),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\u_CPU_SM|INCNI~q ),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[2]~2 .lut_mask = 16'h3C78;
defparam \int_fifo|u_next_in_cntr|COUNT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \int_fifo|u_next_in_cntr|COUNT[2] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\int_fifo|u_next_in_cntr|COUNT[2]~2_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_next_in_cntr|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[2] .is_wysiwyg = "true";
defparam \int_fifo|u_next_in_cntr|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~4 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~4_combout  = (((\R_W_IO~input_o  & \u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q )) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout )) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3_combout )

	.dataa(\R_W_IO~input_o ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~3_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~4 .lut_mask = 16'hBF3F;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N5
dffeas \u_SCSI_SM|RE_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector6~4_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|RE_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|RE_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|RE_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout  = (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~q  & (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~q  & !\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~q ))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~q ),
	.datab(gnd),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0 .lut_mask = 16'h0005;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3_combout  = ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ) # (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ))) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout )

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~0_combout ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~2_combout ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~1_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3 .lut_mask = 16'hFFDF;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \u_SCSI_SM|DACK_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|DACK_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|DACK_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|DACK_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
fiftyfivenm_lcell_comb \int_fifo|u_write_strobes|LLWS~4 (
// Equation(s):
// \int_fifo|u_write_strobes|LLWS~4_combout  = (\u_SCSI_SM|RE_o~q  & \u_SCSI_SM|DACK_o~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_SCSI_SM|RE_o~q ),
	.datad(\u_SCSI_SM|DACK_o~q ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LLWS~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LLWS~4 .lut_mask = 16'hF000;
defparam \int_fifo|u_write_strobes|LLWS~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~10 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~10_combout  = ((!\DSK0_IN_~0_combout  & (\DSK1_IN_~combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1_combout )

	.dataa(\DSK0_IN_~0_combout ),
	.datab(\DSK1_IN_~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~10 .lut_mask = 16'h40FF;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[61]~10_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5 .lut_mask = 16'hAA2A;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~12 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~12_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~12 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~11_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~12_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~10_combout  & \_STERM~input_o ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~10_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~12_combout ),
	.datad(\_STERM~input_o ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~11 .lut_mask = 16'hFBF3;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \u_CPU_SM|PLLW (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLLW_d~11_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|PLLW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|PLLW .is_wysiwyg = "true";
defparam \u_CPU_SM|PLLW .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas LLW(
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CPU_SM|PLLW~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LLW~q ),
	.prn(vcc));
// synopsys translate_off
defparam LLW.is_wysiwyg = "true";
defparam LLW.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
fiftyfivenm_lcell_comb \int_fifo|u_write_strobes|LLWS (
// Equation(s):
// \int_fifo|u_write_strobes|LLWS~combout  = (\LLW~q ) # ((\int_fifo|u_write_strobes|LLWS~4_combout  & (\int_fifo|u_byte_ptr|BO0~q  & \int_fifo|u_byte_ptr|BO1~q )))

	.dataa(\int_fifo|u_write_strobes|LLWS~4_combout ),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\LLW~q ),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LLWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LLWS .lut_mask = 16'hF8F0;
defparam \int_fifo|u_write_strobes|LLWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
fiftyfivenm_lcell_comb \int_fifo|BUFFER[3][0]~43 (
// Equation(s):
// \int_fifo|BUFFER[3][0]~43_combout  = (\int_fifo|u_next_in_cntr|COUNT [1] & (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LLWS~combout  & \int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LLWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][0]~43 .lut_mask = 16'h2000;
defparam \int_fifo|BUFFER[3][0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \int_fifo|BUFFER[3][0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[0]~2_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[3][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][0] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
fiftyfivenm_lcell_comb \int_fifo|BUFFER[1][0]~25 (
// Equation(s):
// \int_fifo|BUFFER[1][0]~25_combout  = (!\int_fifo|u_next_in_cntr|COUNT [1] & (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LLWS~combout  & \int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LLWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[1][0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[1][0]~25 .lut_mask = 16'h1000;
defparam \int_fifo|BUFFER[1][0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \int_fifo|BUFFER[1][0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[0]~2_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][0] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
fiftyfivenm_lcell_comb \int_fifo|u_next_out_cntr|COUNT[1]~0 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[1]~0_combout  = \int_fifo|u_next_out_cntr|COUNT [1] $ (((\int_fifo|u_next_out_cntr|COUNT [0] & ((\u_CPU_SM|INCNO~q ) # (\u_SCSI_SM|INCNO_o~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\u_CPU_SM|INCNO~q ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datad(\u_SCSI_SM|INCNO_o~q ),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[1]~0 .lut_mask = 16'h5A78;
defparam \int_fifo|u_next_out_cntr|COUNT[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \int_fifo|u_next_out_cntr|COUNT[1] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\int_fifo|u_next_out_cntr|COUNT[1]~0_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_next_out_cntr|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[1] .is_wysiwyg = "true";
defparam \int_fifo|u_next_out_cntr|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
fiftyfivenm_lcell_comb \int_fifo|BUFFER[0][0]~27 (
// Equation(s):
// \int_fifo|BUFFER[0][0]~27_combout  = (!\int_fifo|u_next_in_cntr|COUNT [1] & (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LLWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LLWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[0][0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[0][0]~27 .lut_mask = 16'h0010;
defparam \int_fifo|BUFFER[0][0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N27
dffeas \int_fifo|BUFFER[0][0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[0]~2_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][0] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
fiftyfivenm_lcell_comb \int_fifo|BUFFER[2][0]~26 (
// Equation(s):
// \int_fifo|BUFFER[2][0]~26_combout  = (\int_fifo|u_next_in_cntr|COUNT [1] & (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LLWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LLWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][0]~26 .lut_mask = 16'h0020;
defparam \int_fifo|BUFFER[2][0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \int_fifo|BUFFER[2][0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[0]~2_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][0] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
fiftyfivenm_lcell_comb \int_fifo|Mux31~2 (
// Equation(s):
// \int_fifo|Mux31~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][0]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][0]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][0]~q ),
	.datad(\int_fifo|BUFFER[2][0]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
fiftyfivenm_lcell_comb \int_fifo|Mux31~3 (
// Equation(s):
// \int_fifo|Mux31~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux31~2_combout  & (\int_fifo|BUFFER[3][0]~q )) # (!\int_fifo|Mux31~2_combout  & ((\int_fifo|BUFFER[1][0]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux31~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][0]~q ),
	.datac(\int_fifo|BUFFER[1][0]~q ),
	.datad(\int_fifo|Mux31~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
fiftyfivenm_lcell_comb \int_fifo|u_next_out_cntr|COUNT[2]~2 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[2]~2_combout  = (!\int_fifo|u_next_out_cntr|COUNT [1]) # (!\int_fifo|u_next_out_cntr|COUNT [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[2]~2 .lut_mask = 16'h0FFF;
defparam \int_fifo|u_next_out_cntr|COUNT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
fiftyfivenm_lcell_comb \int_fifo|u_next_out_cntr|COUNT[2]~3 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[2]~3_combout  = \int_fifo|u_next_out_cntr|COUNT [2] $ (((!\int_fifo|u_next_out_cntr|COUNT[2]~2_combout  & ((\u_SCSI_SM|INCNO_o~q ) # (\u_CPU_SM|INCNO~q )))))

	.dataa(\u_SCSI_SM|INCNO_o~q ),
	.datab(\u_CPU_SM|INCNO~q ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_out_cntr|COUNT[2]~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[2]~3 .lut_mask = 16'hF01E;
defparam \int_fifo|u_next_out_cntr|COUNT[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \int_fifo|u_next_out_cntr|COUNT[2] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\int_fifo|u_next_out_cntr|COUNT[2]~3_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|u_next_out_cntr|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[2] .is_wysiwyg = "true";
defparam \int_fifo|u_next_out_cntr|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
fiftyfivenm_lcell_comb \int_fifo|BUFFER[4][0]~24 (
// Equation(s):
// \int_fifo|BUFFER[4][0]~24_combout  = (!\int_fifo|u_next_in_cntr|COUNT [1] & (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LLWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LLWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[4][0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[4][0]~24 .lut_mask = 16'h0040;
defparam \int_fifo|BUFFER[4][0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N3
dffeas \int_fifo|BUFFER[4][0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[0]~2_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][0] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
fiftyfivenm_lcell_comb \int_fifo|BUFFER[5][0]~23 (
// Equation(s):
// \int_fifo|BUFFER[5][0]~23_combout  = (!\int_fifo|u_next_in_cntr|COUNT [1] & (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LLWS~combout  & \int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LLWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][0]~23 .lut_mask = 16'h4000;
defparam \int_fifo|BUFFER[5][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \int_fifo|BUFFER[5][0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[0]~2_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][0] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
fiftyfivenm_lcell_comb \int_fifo|Mux31~0 (
// Equation(s):
// \int_fifo|Mux31~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1]) # ((\int_fifo|BUFFER[5][0]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[4][0]~q )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][0]~q ),
	.datad(\int_fifo|BUFFER[5][0]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~0 .lut_mask = 16'hBA98;
defparam \int_fifo|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
fiftyfivenm_lcell_comb \int_fifo|BUFFER[6][0]~22 (
// Equation(s):
// \int_fifo|BUFFER[6][0]~22_combout  = (\int_fifo|u_next_in_cntr|COUNT [1] & (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LLWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LLWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][0]~22 .lut_mask = 16'h0080;
defparam \int_fifo|BUFFER[6][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \int_fifo|BUFFER[6][0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[0]~2_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][0] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
fiftyfivenm_lcell_comb \int_fifo|BUFFER[7][0]~42 (
// Equation(s):
// \int_fifo|BUFFER[7][0]~42_combout  = (\int_fifo|u_next_in_cntr|COUNT [1] & (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LLWS~combout  & \int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LLWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[7][0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[7][0]~42 .lut_mask = 16'h8000;
defparam \int_fifo|BUFFER[7][0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N27
dffeas \int_fifo|BUFFER[7][0] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[0]~2_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][0] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
fiftyfivenm_lcell_comb \int_fifo|Mux31~1 (
// Equation(s):
// \int_fifo|Mux31~1_combout  = (\int_fifo|Mux31~0_combout  & (((\int_fifo|BUFFER[7][0]~q ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux31~0_combout  & (\int_fifo|BUFFER[6][0]~q  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux31~0_combout ),
	.datab(\int_fifo|BUFFER[6][0]~q ),
	.datac(\int_fifo|BUFFER[7][0]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
fiftyfivenm_lcell_comb \int_fifo|Mux31~4 (
// Equation(s):
// \int_fifo|Mux31~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux31~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux31~3_combout ))

	.dataa(gnd),
	.datab(\int_fifo|Mux31~3_combout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|Mux31~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~4 .lut_mask = 16'hFC0C;
defparam \int_fifo|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \int_fifo|FIFO_OD[0] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[0] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \u_datapath|u_datapath_output|LD_LATCH[0] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[0] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~21 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~21_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & !\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~21 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~64 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~64_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (\_STERM~input_o  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datab(\_STERM~input_o ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~64 .lut_mask = 16'h8080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~21_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~64_combout  & 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[37]~21_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|NEXT_STATE~64_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2 .lut_mask = 16'h1000;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~6_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout  & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~6 .lut_mask = 16'h080A;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] $ (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0 .lut_mask = 16'h0060;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout  = (!\_STERM~input_o  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout )))

	.dataa(gnd),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4 .lut_mask = 16'h0F0C;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ) # ((\u_CPU_SM|iDSACK~0_combout  & (!\_STERM~input_o )) # (!\u_CPU_SM|iDSACK~0_combout  & ((!\DSK1_IN_~combout ))))

	.dataa(\_STERM~input_o ),
	.datab(\u_CPU_SM|iDSACK~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_X~0_combout ),
	.datad(\DSK1_IN_~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3 .lut_mask = 16'hF4F7;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout 
// )))) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~6_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~6_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~4_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5 .lut_mask = 16'hD5DD;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N21
dffeas \u_CPU_SM|F2CPUL (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~5_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|F2CPUL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|F2CPUL .is_wysiwyg = "true";
defparam \u_CPU_SM|F2CPUL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[0]~1 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~1_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_CPU_SM|F2CPUL~q  & ((\u_datapath|u_datapath_output|LD_LATCH [0]))) # (!\u_CPU_SM|F2CPUL~q  & (\u_datapath|u_datapath_output|DATA[0]~0_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~0_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [0]),
	.datad(\u_CPU_SM|F2CPUL~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~1 .lut_mask = 16'h3022;
defparam \u_datapath|u_datapath_output|DATA[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N15
dffeas \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PD_PORT[0]~input_o ),
	.clrn(\u_SCSI_SM|S2CPU_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[0]~2 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~2_combout  = (\u_datapath|u_datapath_output|DATA[0]~1_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0] & \u_SCSI_SM|S2CPU_o~q ))

	.dataa(\u_datapath|u_datapath_output|DATA[0]~1_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]),
	.datac(gnd),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~2 .lut_mask = 16'hEEAA;
defparam \u_datapath|u_datapath_output|DATA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
fiftyfivenm_lcell_comb \DATA_IO~64 (
// Equation(s):
// \DATA_IO~64_combout  = (\u_CPU_SM|BGACK~q ) # ((\R_W_IO~input_o  & !\u_registers|u_addr_decoder|h_0C~combout ))

	.dataa(\u_CPU_SM|BGACK~q ),
	.datab(gnd),
	.datac(\R_W_IO~input_o ),
	.datad(\u_registers|u_addr_decoder|h_0C~combout ),
	.cin(gnd),
	.combout(\DATA_IO~64_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_IO~64 .lut_mask = 16'hAAFA;
defparam \DATA_IO~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y10_N1
fiftyfivenm_io_ibuf \PD_PORT[1]~input (
	.i(PD_PORT[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[1]~input_o ));
// synopsys translate_off
defparam \PD_PORT[1]~input .bus_hold = "false";
defparam \PD_PORT[1]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PD_PORT[1]~input_o ),
	.clrn(\u_SCSI_SM|S2CPU_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[4]~5 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~5_combout  = (\u_CPU_SM|F2CPUL~q ) # ((\R_W_IO~input_o  & \u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ))

	.dataa(\R_W_IO~input_o ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.datac(\u_CPU_SM|F2CPUL~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~5 .lut_mask = 16'hF8F8;
defparam \u_datapath|u_datapath_output|DATA[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \u_registers|SSPBDAT[1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[1]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[1] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N1
fiftyfivenm_io_ibuf \DATA_IO[17]~input (
	.i(DATA_IO[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[17]~input_o ));
// synopsys translate_off
defparam \DATA_IO[17]~input .bus_hold = "false";
defparam \DATA_IO[17]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y6_N23
dffeas \u_datapath|u_datapath_input|UD_LATCH[1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[1] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
fiftyfivenm_lcell_comb \u_datapath|u_datapath_input|CPU_OD[1]~1 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[1]~1_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[1]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [1] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[1]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [1]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[1]~1 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[1]~8 (
// Equation(s):
// \u_datapath|FIFO_ID[1]~8_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[1]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|u_datapath_input|CPU_OD[1]~1_combout )))

	.dataa(\PD_PORT[1]~input_o ),
	.datab(\u_SCSI_SM|S2F_o~q ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_input|CPU_OD[1]~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[1]~8 .lut_mask = 16'hBB88;
defparam \u_datapath|FIFO_ID[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N9
dffeas \int_fifo|BUFFER[2][1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[1]~8_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][1] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N31
dffeas \int_fifo|BUFFER[0][1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[1]~8_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][1] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
fiftyfivenm_lcell_comb \int_fifo|Mux30~2 (
// Equation(s):
// \int_fifo|Mux30~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][1]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][1]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][1]~q ),
	.datac(\int_fifo|BUFFER[0][1]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \int_fifo|BUFFER[1][1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[1]~8_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][1] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \int_fifo|BUFFER[3][1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[1]~8_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[3][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][1] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
fiftyfivenm_lcell_comb \int_fifo|Mux30~3 (
// Equation(s):
// \int_fifo|Mux30~3_combout  = (\int_fifo|Mux30~2_combout  & (((\int_fifo|BUFFER[3][1]~q )) # (!\int_fifo|u_next_out_cntr|COUNT [0]))) # (!\int_fifo|Mux30~2_combout  & (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[1][1]~q )))

	.dataa(\int_fifo|Mux30~2_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[1][1]~q ),
	.datad(\int_fifo|BUFFER[3][1]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~3 .lut_mask = 16'hEA62;
defparam \int_fifo|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \int_fifo|BUFFER[6][1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[1]~8_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][1] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \int_fifo|BUFFER[7][1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[1]~8_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][1] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \int_fifo|BUFFER[4][1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[1]~8_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][1] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \int_fifo|BUFFER[5][1] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[1]~8_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][1] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
fiftyfivenm_lcell_comb \int_fifo|Mux30~0 (
// Equation(s):
// \int_fifo|Mux30~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1]) # ((\int_fifo|BUFFER[5][1]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[4][1]~q )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][1]~q ),
	.datad(\int_fifo|BUFFER[5][1]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~0 .lut_mask = 16'hBA98;
defparam \int_fifo|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
fiftyfivenm_lcell_comb \int_fifo|Mux30~1 (
// Equation(s):
// \int_fifo|Mux30~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux30~0_combout  & ((\int_fifo|BUFFER[7][1]~q ))) # (!\int_fifo|Mux30~0_combout  & (\int_fifo|BUFFER[6][1]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux30~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][1]~q ),
	.datac(\int_fifo|BUFFER[7][1]~q ),
	.datad(\int_fifo|Mux30~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
fiftyfivenm_lcell_comb \int_fifo|Mux30~4 (
// Equation(s):
// \int_fifo|Mux30~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux30~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux30~3_combout ))

	.dataa(\int_fifo|Mux30~3_combout ),
	.datab(gnd),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|Mux30~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~4 .lut_mask = 16'hFA0A;
defparam \int_fifo|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \int_fifo|FIFO_OD[1] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[1] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \u_datapath|u_datapath_output|LD_LATCH[1] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[1] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[4]~3 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~3_combout  = (\u_registers|u_addr_decoder|WDREGREQ~0_combout  & (!\ADDR[2]~input_o  & (\R_W_IO~input_o  & \u_registers|u_addr_decoder|h_08~0_combout )))

	.dataa(\u_registers|u_addr_decoder|WDREGREQ~0_combout ),
	.datab(\ADDR[2]~input_o ),
	.datac(\R_W_IO~input_o ),
	.datad(\u_registers|u_addr_decoder|h_08~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~3 .lut_mask = 16'h2000;
defparam \u_datapath|u_datapath_output|DATA[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[4]~4 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~4_combout  = (\u_CPU_SM|F2CPUL~q ) # ((\u_datapath|u_datapath_output|DATA[4]~3_combout  & ((!\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ) # (!\R_W_IO~input_o ))))

	.dataa(\R_W_IO~input_o ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.datac(\u_CPU_SM|F2CPUL~q ),
	.datad(\u_datapath|u_datapath_output|DATA[4]~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~4 .lut_mask = 16'hF7F0;
defparam \u_datapath|u_datapath_output|DATA[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[1]~7 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~7_combout  = (\u_datapath|u_datapath_output|DATA[4]~5_combout  & ((\u_datapath|u_datapath_output|DATA[4]~4_combout  & ((\u_datapath|u_datapath_output|LD_LATCH [1]))) # (!\u_datapath|u_datapath_output|DATA[4]~4_combout 
//  & (\u_registers|SSPBDAT [1])))) # (!\u_datapath|u_datapath_output|DATA[4]~5_combout  & (((\u_datapath|u_datapath_output|DATA[4]~4_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[4]~5_combout ),
	.datab(\u_registers|SSPBDAT [1]),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [1]),
	.datad(\u_datapath|u_datapath_output|DATA[4]~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~7 .lut_mask = 16'hF588;
defparam \u_datapath|u_datapath_output|DATA[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[4]~6 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~6_combout  = (!\u_datapath|u_datapath_output|DATA[4]~5_combout  & ((\u_registers|u_addr_decoder|ISTR_RD_~1_combout ) # (\u_datapath|u_datapath_output|DATA[4]~4_combout )))

	.dataa(\u_registers|u_addr_decoder|ISTR_RD_~1_combout ),
	.datab(gnd),
	.datac(\u_datapath|u_datapath_output|DATA[4]~5_combout ),
	.datad(\u_datapath|u_datapath_output|DATA[4]~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~6 .lut_mask = 16'h0F0A;
defparam \u_datapath|u_datapath_output|DATA[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|FF~1 (
// Equation(s):
// \u_registers|u_registers_istr|FF~1_combout  = (GLOBAL(\_RST~inputclkctrl_outclk ) & ((GLOBAL(\u_registers|u_addr_decoder|CLR_INT~clkctrl_outclk ) & ((\u_registers|u_registers_istr|FF~2_combout ))) # 
// (!GLOBAL(\u_registers|u_addr_decoder|CLR_INT~clkctrl_outclk ) & (\u_registers|u_registers_istr|FF~1_combout ))))

	.dataa(\u_registers|u_registers_istr|FF~1_combout ),
	.datab(\u_registers|u_registers_istr|FF~2_combout ),
	.datac(\_RST~inputclkctrl_outclk ),
	.datad(\u_registers|u_addr_decoder|CLR_INT~clkctrl_outclk ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FF~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FF~1 .lut_mask = 16'hC0A0;
defparam \u_registers|u_registers_istr|FF~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|FF~4 (
// Equation(s):
// \u_registers|u_registers_istr|FF~4_combout  = \int_fifo|u_full_empty_ctr|FIFOFULL~q  $ (\u_registers|u_registers_istr|FF~1_combout )

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_registers|u_registers_istr|FF~1_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FF~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FF~4 .lut_mask = 16'h55AA;
defparam \u_registers|u_registers_istr|FF~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \u_registers|u_registers_istr|FF~_emulated (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|u_registers_istr|FF~4_combout ),
	.asdata(vcc),
	.clrn(!\u_registers|u_registers_istr|FE~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_registers|u_addr_decoder|ISTR_RD_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_istr|FF~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_istr|FF~_emulated .is_wysiwyg = "true";
defparam \u_registers|u_registers_istr|FF~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|FF~3 (
// Equation(s):
// \u_registers|u_registers_istr|FF~3_combout  = \u_registers|u_registers_istr|FF~_emulated_q  $ (\u_registers|u_registers_istr|FF~1_combout )

	.dataa(gnd),
	.datab(\u_registers|u_registers_istr|FF~_emulated_q ),
	.datac(gnd),
	.datad(\u_registers|u_registers_istr|FF~1_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FF~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FF~3 .lut_mask = 16'h33CC;
defparam \u_registers|u_registers_istr|FF~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|FF~2 (
// Equation(s):
// \u_registers|u_registers_istr|FF~2_combout  = (GLOBAL(\_RST~inputclkctrl_outclk ) & ((\u_registers|u_addr_decoder|CLR_INT~combout  & (\u_registers|u_registers_istr|FF~2_combout )) # (!\u_registers|u_addr_decoder|CLR_INT~combout  & 
// ((\u_registers|u_registers_istr|FF~3_combout )))))

	.dataa(\u_registers|u_addr_decoder|CLR_INT~combout ),
	.datab(\u_registers|u_registers_istr|FF~2_combout ),
	.datac(\_RST~inputclkctrl_outclk ),
	.datad(\u_registers|u_registers_istr|FF~3_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|FF~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|FF~2 .lut_mask = 16'hD080;
defparam \u_registers|u_registers_istr|FF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[1]~8 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~8_combout  = (\u_datapath|u_datapath_output|DATA[1]~7_combout  & (((\u_registers|u_registers_cntr|CNTR_O [1])) # (!\u_datapath|u_datapath_output|DATA[4]~6_combout ))) # 
// (!\u_datapath|u_datapath_output|DATA[1]~7_combout  & (\u_datapath|u_datapath_output|DATA[4]~6_combout  & ((\u_registers|u_registers_istr|FF~2_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[1]~7_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[4]~6_combout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_registers|u_registers_istr|FF~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~8 .lut_mask = 16'hE6A2;
defparam \u_datapath|u_datapath_output|DATA[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[1]~9 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~9_combout  = (\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1])) # (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[1]~8_combout )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]),
	.datab(gnd),
	.datac(\u_datapath|u_datapath_output|DATA[1]~8_combout ),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~9 .lut_mask = 16'hAAF0;
defparam \u_datapath|u_datapath_output|DATA[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y12_N8
fiftyfivenm_io_ibuf \PD_PORT[2]~input (
	.i(PD_PORT[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[2]~input_o ));
// synopsys translate_off
defparam \PD_PORT[2]~input .bus_hold = "false";
defparam \PD_PORT[2]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y6_N29
dffeas \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PD_PORT[2]~input_o ),
	.clrn(\u_SCSI_SM|S2CPU_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \u_registers|SSPBDAT[2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[2]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[2] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[2]~10 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~10_combout  = (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|SSPBDAT [2])) # (!\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (((\u_registers|u_registers_cntr|CNTR_O [2] & 
// \u_datapath|u_datapath_output|DATA[4]~3_combout ))))

	.dataa(\u_registers|SSPBDAT [2]),
	.datab(\u_registers|u_registers_cntr|CNTR_O [2]),
	.datac(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datad(\u_datapath|u_datapath_output|DATA[4]~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~10 .lut_mask = 16'hACA0;
defparam \u_datapath|u_datapath_output|DATA[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N8
fiftyfivenm_io_ibuf \DATA_IO[18]~input (
	.i(DATA_IO[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[18]~input_o ));
// synopsys translate_off
defparam \DATA_IO[18]~input .bus_hold = "false";
defparam \DATA_IO[18]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y6_N11
dffeas \u_datapath|u_datapath_input|UD_LATCH[2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[2] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
fiftyfivenm_lcell_comb \u_datapath|u_datapath_input|CPU_OD[2]~2 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[2]~2_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[2]~input_o )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~q  & ((\u_datapath|u_datapath_input|UD_LATCH [2]))))

	.dataa(\u_CPU_SM|BRIDGEIN~q ),
	.datab(\DATA_IO[2]~input_o ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [2]),
	.datad(\u_datapath|bDIEL~combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[2]~2 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_input|CPU_OD[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[2]~13 (
// Equation(s):
// \u_datapath|FIFO_ID[2]~13_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[2]~input_o ))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|u_datapath_input|CPU_OD[2]~2_combout ))

	.dataa(gnd),
	.datab(\u_SCSI_SM|S2F_o~q ),
	.datac(\u_datapath|u_datapath_input|CPU_OD[2]~2_combout ),
	.datad(\PD_PORT[2]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[2]~13 .lut_mask = 16'hFC30;
defparam \u_datapath|FIFO_ID[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \int_fifo|BUFFER[6][2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[2]~13_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][2] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N3
dffeas \int_fifo|BUFFER[7][2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[2]~13_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][2] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \int_fifo|BUFFER[5][2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[2]~13_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][2] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \int_fifo|BUFFER[4][2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[2]~13_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][2] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
fiftyfivenm_lcell_comb \int_fifo|Mux29~0 (
// Equation(s):
// \int_fifo|Mux29~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][2]~q ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][2]~q  & !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][2]~q ),
	.datac(\int_fifo|BUFFER[4][2]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
fiftyfivenm_lcell_comb \int_fifo|Mux29~1 (
// Equation(s):
// \int_fifo|Mux29~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux29~0_combout  & ((\int_fifo|BUFFER[7][2]~q ))) # (!\int_fifo|Mux29~0_combout  & (\int_fifo|BUFFER[6][2]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux29~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][2]~q ),
	.datac(\int_fifo|BUFFER[7][2]~q ),
	.datad(\int_fifo|Mux29~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \int_fifo|BUFFER[2][2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[2]~13_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][2] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \int_fifo|BUFFER[0][2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[2]~13_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][2] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
fiftyfivenm_lcell_comb \int_fifo|Mux29~2 (
// Equation(s):
// \int_fifo|Mux29~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][2]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][2]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][2]~q ),
	.datac(\int_fifo|BUFFER[0][2]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \int_fifo|BUFFER[1][2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[2]~13_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][2] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \int_fifo|BUFFER[3][2] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[2]~13_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][2] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
fiftyfivenm_lcell_comb \int_fifo|Mux29~3 (
// Equation(s):
// \int_fifo|Mux29~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux29~2_combout  & ((\int_fifo|BUFFER[3][2]~q ))) # (!\int_fifo|Mux29~2_combout  & (\int_fifo|BUFFER[1][2]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux29~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux29~2_combout ),
	.datac(\int_fifo|BUFFER[1][2]~q ),
	.datad(\int_fifo|BUFFER[3][2]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
fiftyfivenm_lcell_comb \int_fifo|Mux29~4 (
// Equation(s):
// \int_fifo|Mux29~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux29~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux29~3_combout )))

	.dataa(\int_fifo|Mux29~1_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(gnd),
	.datad(\int_fifo|Mux29~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~4 .lut_mask = 16'hBB88;
defparam \int_fifo|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \int_fifo|FIFO_OD[2] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[2] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N21
dffeas \u_datapath|u_datapath_output|LD_LATCH[2] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[2] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[2]~11 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~11_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_CPU_SM|F2CPUL~q  & ((\u_datapath|u_datapath_output|LD_LATCH [2]))) # (!\u_CPU_SM|F2CPUL~q  & (\u_datapath|u_datapath_output|DATA[2]~10_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[2]~10_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [2]),
	.datad(\u_CPU_SM|F2CPUL~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~11 .lut_mask = 16'h3022;
defparam \u_datapath|u_datapath_output|DATA[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[2]~12 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~12_combout  = (\u_datapath|u_datapath_output|DATA[2]~11_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2] & \u_SCSI_SM|S2CPU_o~q ))

	.dataa(gnd),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]),
	.datac(\u_SCSI_SM|S2CPU_o~q ),
	.datad(\u_datapath|u_datapath_output|DATA[2]~11_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~12 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_output|DATA[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y14_N22
fiftyfivenm_io_ibuf \PD_PORT[3]~input (
	.i(PD_PORT[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[3]~input_o ));
// synopsys translate_off
defparam \PD_PORT[3]~input .bus_hold = "false";
defparam \PD_PORT[3]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
fiftyfivenm_io_ibuf \DATA_IO[3]~input (
	.i(DATA_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[3]~input_o ));
// synopsys translate_off
defparam \DATA_IO[3]~input .bus_hold = "false";
defparam \DATA_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N1
fiftyfivenm_io_ibuf \DATA_IO[19]~input (
	.i(DATA_IO[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[19]~input_o ));
// synopsys translate_off
defparam \DATA_IO[19]~input .bus_hold = "false";
defparam \DATA_IO[19]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N27
dffeas \u_datapath|u_datapath_input|UD_LATCH[3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[3] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_input|CPU_OD[3]~3 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[3]~3_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[3]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [3] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[3]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [3]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[3]~3 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[3]~18 (
// Equation(s):
// \u_datapath|FIFO_ID[3]~18_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[3]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|u_datapath_input|CPU_OD[3]~3_combout )))

	.dataa(gnd),
	.datab(\PD_PORT[3]~input_o ),
	.datac(\u_SCSI_SM|S2F_o~q ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[3]~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[3]~18 .lut_mask = 16'hCFC0;
defparam \u_datapath|FIFO_ID[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \int_fifo|BUFFER[5][3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[3]~18_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][3] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \int_fifo|BUFFER[4][3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[3]~18_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][3] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
fiftyfivenm_lcell_comb \int_fifo|Mux28~0 (
// Equation(s):
// \int_fifo|Mux28~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][3]~q ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][3]~q  & !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][3]~q ),
	.datac(\int_fifo|BUFFER[4][3]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \int_fifo|BUFFER[7][3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[3]~18_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][3] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \int_fifo|BUFFER[6][3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[3]~18_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][3] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
fiftyfivenm_lcell_comb \int_fifo|Mux28~1 (
// Equation(s):
// \int_fifo|Mux28~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux28~0_combout  & (\int_fifo|BUFFER[7][3]~q )) # (!\int_fifo|Mux28~0_combout  & ((\int_fifo|BUFFER[6][3]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux28~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux28~0_combout ),
	.datac(\int_fifo|BUFFER[7][3]~q ),
	.datad(\int_fifo|BUFFER[6][3]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~1 .lut_mask = 16'hE6C4;
defparam \int_fifo|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \int_fifo|BUFFER[3][3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[3]~18_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[3][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][3] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \int_fifo|BUFFER[0][3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[3]~18_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][3] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \int_fifo|BUFFER[2][3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[3]~18_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][3] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
fiftyfivenm_lcell_comb \int_fifo|Mux28~2 (
// Equation(s):
// \int_fifo|Mux28~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][3]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][3]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][3]~q ),
	.datad(\int_fifo|BUFFER[2][3]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \int_fifo|BUFFER[1][3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[3]~18_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][3] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
fiftyfivenm_lcell_comb \int_fifo|Mux28~3 (
// Equation(s):
// \int_fifo|Mux28~3_combout  = (\int_fifo|Mux28~2_combout  & ((\int_fifo|BUFFER[3][3]~q ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux28~2_combout  & (((\int_fifo|BUFFER[1][3]~q  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][3]~q ),
	.datab(\int_fifo|Mux28~2_combout ),
	.datac(\int_fifo|BUFFER[1][3]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
fiftyfivenm_lcell_comb \int_fifo|Mux28~4 (
// Equation(s):
// \int_fifo|Mux28~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux28~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux28~3_combout )))

	.dataa(\int_fifo|Mux28~1_combout ),
	.datab(\int_fifo|Mux28~3_combout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_fifo|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~4 .lut_mask = 16'hACAC;
defparam \int_fifo|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \int_fifo|FIFO_OD[3] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[3] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \u_datapath|u_datapath_output|LD_LATCH[3] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[3] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \u_registers|SSPBDAT[3] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[3]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[3] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[3]~13 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[3]~13_combout  = (\u_CPU_SM|F2CPUL~q  & (\u_datapath|u_datapath_output|LD_LATCH [3])) # (!\u_CPU_SM|F2CPUL~q  & (((\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & \u_registers|SSPBDAT [3]))))

	.dataa(\u_datapath|u_datapath_output|LD_LATCH [3]),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [3]),
	.datad(\u_CPU_SM|F2CPUL~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[3]~13 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_output|DATA[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N25
dffeas \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PD_PORT[3]~input_o ),
	.clrn(\u_SCSI_SM|S2CPU_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[3]~14 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[3]~14_combout  = (\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]))) # (!\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_output|DATA[3]~13_combout ))

	.dataa(\u_SCSI_SM|S2CPU_o~q ),
	.datab(\u_datapath|u_datapath_output|DATA[3]~13_combout ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[3]~14 .lut_mask = 16'hEE44;
defparam \u_datapath|u_datapath_output|DATA[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N29
fiftyfivenm_io_ibuf \DATA_IO[4]~input (
	.i(DATA_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[4]~input_o ));
// synopsys translate_off
defparam \DATA_IO[4]~input .bus_hold = "false";
defparam \DATA_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
fiftyfivenm_lcell_comb \u_registers|u_registers_cntr|CNTR_O[4]~6 (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[4]~6_combout  = (\u_registers|u_registers_cntr|CNTR_O[4]~12_combout  & (((\u_registers|u_registers_cntr|CNTR_O [4])))) # (!\u_registers|u_registers_cntr|CNTR_O[4]~12_combout  & ((\ADDR[2]~input_o  & 
// ((\u_registers|u_registers_cntr|CNTR_O [4]))) # (!\ADDR[2]~input_o  & (\DATA_IO[4]~input_o ))))

	.dataa(\u_registers|u_registers_cntr|CNTR_O[4]~12_combout ),
	.datab(\DATA_IO[4]~input_o ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [4]),
	.datad(\ADDR[2]~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[4]~6 .lut_mask = 16'hF0E4;
defparam \u_registers|u_registers_cntr|CNTR_O[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \u_registers|u_registers_cntr|CNTR_O[4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_registers|u_registers_cntr|CNTR_O[4]~6_combout ),
	.asdata(vcc),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_cntr|CNTR_O [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[4] .is_wysiwyg = "true";
defparam \u_registers|u_registers_cntr|CNTR_O[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \u_registers|SSPBDAT[4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[4]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[4] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y12_N15
fiftyfivenm_io_ibuf \PD_PORT[4]~input (
	.i(PD_PORT[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[4]~input_o ));
// synopsys translate_off
defparam \PD_PORT[4]~input .bus_hold = "false";
defparam \PD_PORT[4]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N1
fiftyfivenm_io_ibuf \DATA_IO[20]~input (
	.i(DATA_IO[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[20]~input_o ));
// synopsys translate_off
defparam \DATA_IO[20]~input .bus_hold = "false";
defparam \DATA_IO[20]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \u_datapath|u_datapath_input|UD_LATCH[4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[4] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_input|CPU_OD[4]~4 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[4]~4_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[4]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [4] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[4]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [4]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[4]~4 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[4]~23 (
// Equation(s):
// \u_datapath|FIFO_ID[4]~23_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[4]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|u_datapath_input|CPU_OD[4]~4_combout )))

	.dataa(\PD_PORT[4]~input_o ),
	.datab(gnd),
	.datac(\u_SCSI_SM|S2F_o~q ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[4]~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[4]~23 .lut_mask = 16'hAFA0;
defparam \u_datapath|FIFO_ID[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \int_fifo|BUFFER[6][4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[4]~23_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][4] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N15
dffeas \int_fifo|BUFFER[7][4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[4]~23_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][4] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \int_fifo|BUFFER[4][4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[4]~23_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][4] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \int_fifo|BUFFER[5][4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[4]~23_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][4] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
fiftyfivenm_lcell_comb \int_fifo|Mux27~0 (
// Equation(s):
// \int_fifo|Mux27~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1]) # ((\int_fifo|BUFFER[5][4]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[4][4]~q )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][4]~q ),
	.datad(\int_fifo|BUFFER[5][4]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~0 .lut_mask = 16'hBA98;
defparam \int_fifo|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
fiftyfivenm_lcell_comb \int_fifo|Mux27~1 (
// Equation(s):
// \int_fifo|Mux27~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux27~0_combout  & ((\int_fifo|BUFFER[7][4]~q ))) # (!\int_fifo|Mux27~0_combout  & (\int_fifo|BUFFER[6][4]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux27~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][4]~q ),
	.datac(\int_fifo|BUFFER[7][4]~q ),
	.datad(\int_fifo|Mux27~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \int_fifo|BUFFER[3][4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[4]~23_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[3][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][4] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \int_fifo|BUFFER[1][4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[4]~23_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][4] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N3
dffeas \int_fifo|BUFFER[0][4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[4]~23_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][4] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \int_fifo|BUFFER[2][4] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[4]~23_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][4] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
fiftyfivenm_lcell_comb \int_fifo|Mux27~2 (
// Equation(s):
// \int_fifo|Mux27~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][4]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][4]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][4]~q ),
	.datad(\int_fifo|BUFFER[2][4]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
fiftyfivenm_lcell_comb \int_fifo|Mux27~3 (
// Equation(s):
// \int_fifo|Mux27~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux27~2_combout  & (\int_fifo|BUFFER[3][4]~q )) # (!\int_fifo|Mux27~2_combout  & ((\int_fifo|BUFFER[1][4]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux27~2_combout ))))

	.dataa(\int_fifo|BUFFER[3][4]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[1][4]~q ),
	.datad(\int_fifo|Mux27~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~3 .lut_mask = 16'hBBC0;
defparam \int_fifo|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
fiftyfivenm_lcell_comb \int_fifo|Mux27~4 (
// Equation(s):
// \int_fifo|Mux27~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux27~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux27~3_combout )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datab(gnd),
	.datac(\int_fifo|Mux27~1_combout ),
	.datad(\int_fifo|Mux27~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~4 .lut_mask = 16'hF5A0;
defparam \int_fifo|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \int_fifo|FIFO_OD[4] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[4] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N3
dffeas \u_datapath|u_datapath_output|LD_LATCH[4] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[4] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[4]~15 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~15_combout  = (\u_datapath|u_datapath_output|DATA[4]~5_combout  & ((\u_datapath|u_datapath_output|DATA[4]~4_combout  & ((\u_datapath|u_datapath_output|LD_LATCH [4]))) # 
// (!\u_datapath|u_datapath_output|DATA[4]~4_combout  & (\u_registers|SSPBDAT [4])))) # (!\u_datapath|u_datapath_output|DATA[4]~5_combout  & (((\u_datapath|u_datapath_output|DATA[4]~4_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[4]~5_combout ),
	.datab(\u_registers|SSPBDAT [4]),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [4]),
	.datad(\u_datapath|u_datapath_output|DATA[4]~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~15 .lut_mask = 16'hF588;
defparam \u_datapath|u_datapath_output|DATA[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|INT_P~0 (
// Equation(s):
// \u_registers|u_registers_istr|INT_P~0_combout  = !\u_registers|u_registers_istr|INT_O_~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_registers|u_registers_istr|INT_O_~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|INT_P~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT_P~0 .lut_mask = 16'h00FF;
defparam \u_registers|u_registers_istr|INT_P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
fiftyfivenm_lcell_comb \u_registers|u_registers_istr|always0~0 (
// Equation(s):
// \u_registers|u_registers_istr|always0~0_combout  = (\u_registers|u_addr_decoder|CLR_INT~combout ) # (!GLOBAL(\_RST~inputclkctrl_outclk ))

	.dataa(\u_registers|u_addr_decoder|CLR_INT~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\_RST~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|always0~0 .lut_mask = 16'hAAFF;
defparam \u_registers|u_registers_istr|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \u_registers|u_registers_istr|INT_P (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_registers|u_registers_istr|INT_P~0_combout ),
	.clrn(!\u_registers|u_registers_istr|always0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|ISTR_RD_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_istr|INT_P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT_P .is_wysiwyg = "true";
defparam \u_registers|u_registers_istr|INT_P .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[4]~16 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~16_combout  = (\u_datapath|u_datapath_output|DATA[4]~15_combout  & ((\u_registers|u_registers_cntr|CNTR_O [4]) # ((!\u_datapath|u_datapath_output|DATA[4]~6_combout )))) # 
// (!\u_datapath|u_datapath_output|DATA[4]~15_combout  & (((\u_registers|u_registers_istr|INT_P~q  & \u_datapath|u_datapath_output|DATA[4]~6_combout ))))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [4]),
	.datab(\u_datapath|u_datapath_output|DATA[4]~15_combout ),
	.datac(\u_registers|u_registers_istr|INT_P~q ),
	.datad(\u_datapath|u_datapath_output|DATA[4]~6_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~16 .lut_mask = 16'hB8CC;
defparam \u_datapath|u_datapath_output|DATA[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PD_PORT[4]~input_o ),
	.clrn(\u_SCSI_SM|S2CPU_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[4]~17 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~17_combout  = (\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]))) # (!\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_output|DATA[4]~16_combout ))

	.dataa(\u_datapath|u_datapath_output|DATA[4]~16_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~17 .lut_mask = 16'hEE22;
defparam \u_datapath|u_datapath_output|DATA[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \u_registers|u_registers_istr|E_INT (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\INTA~input_o ),
	.clrn(!\u_registers|u_registers_istr|always0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|ISTR_RD_~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|u_registers_istr|E_INT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|u_registers_istr|E_INT .is_wysiwyg = "true";
defparam \u_registers|u_registers_istr|E_INT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
fiftyfivenm_lcell_comb \u_registers|u_addr_decoder|ISTR_RD_~2 (
// Equation(s):
// \u_registers|u_addr_decoder|ISTR_RD_~2_combout  = (!\ADDR[6]~input_o  & (\ADDR[2]~input_o  & \R_W_IO~input_o ))

	.dataa(\ADDR[6]~input_o ),
	.datab(\ADDR[2]~input_o ),
	.datac(gnd),
	.datad(\R_W_IO~input_o ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ISTR_RD_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ISTR_RD_~2 .lut_mask = 16'h4400;
defparam \u_registers|u_addr_decoder|ISTR_RD_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
fiftyfivenm_lcell_comb \u_registers|ISTR[5]~0 (
// Equation(s):
// \u_registers|ISTR[5]~0_combout  = (\ADDR[3]~input_o  & (\u_registers|u_addr_decoder|CLR_INT~0_combout  & (\u_registers|u_registers_istr|E_INT~q  & \u_registers|u_addr_decoder|ISTR_RD_~2_combout )))

	.dataa(\ADDR[3]~input_o ),
	.datab(\u_registers|u_addr_decoder|CLR_INT~0_combout ),
	.datac(\u_registers|u_registers_istr|E_INT~q ),
	.datad(\u_registers|u_addr_decoder|ISTR_RD_~2_combout ),
	.cin(gnd),
	.combout(\u_registers|ISTR[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|ISTR[5]~0 .lut_mask = 16'h8000;
defparam \u_registers|ISTR[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[6]~19 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[6]~19_combout  = (\u_SCSI_SM|S2CPU_o~q ) # ((\R_W_IO~input_o  & (!\u_CPU_SM|F2CPUL~q  & \u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout )))

	.dataa(\R_W_IO~input_o ),
	.datab(\u_CPU_SM|F2CPUL~q ),
	.datac(\u_registers|u_addr_decoder|SSPBDAT_RD_~0_combout ),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[6]~19 .lut_mask = 16'hFF20;
defparam \u_datapath|u_datapath_output|DATA[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
fiftyfivenm_io_ibuf \DATA_IO[5]~input (
	.i(DATA_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[5]~input_o ));
// synopsys translate_off
defparam \DATA_IO[5]~input .bus_hold = "false";
defparam \DATA_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \u_registers|SSPBDAT[5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[5]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[5] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[6]~18 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[6]~18_combout  = (\u_SCSI_SM|S2CPU_o~q ) # (\u_CPU_SM|F2CPUL~q )

	.dataa(\u_SCSI_SM|S2CPU_o~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CPU_SM|F2CPUL~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[6]~18 .lut_mask = 16'hFFAA;
defparam \u_datapath|u_datapath_output|DATA[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[5]~20 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[5]~20_combout  = (\u_datapath|u_datapath_output|DATA[6]~19_combout  & (((\u_registers|SSPBDAT [5]) # (\u_datapath|u_datapath_output|DATA[6]~18_combout )))) # (!\u_datapath|u_datapath_output|DATA[6]~19_combout  & 
// (\u_registers|ISTR[5]~0_combout  & ((!\u_datapath|u_datapath_output|DATA[6]~18_combout ))))

	.dataa(\u_registers|ISTR[5]~0_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[6]~19_combout ),
	.datac(\u_registers|SSPBDAT [5]),
	.datad(\u_datapath|u_datapath_output|DATA[6]~18_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[5]~20 .lut_mask = 16'hCCE2;
defparam \u_datapath|u_datapath_output|DATA[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y10_N15
fiftyfivenm_io_ibuf \PD_PORT[5]~input (
	.i(PD_PORT[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[5]~input_o ));
// synopsys translate_off
defparam \PD_PORT[5]~input .bus_hold = "false";
defparam \PD_PORT[5]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N8
fiftyfivenm_io_ibuf \DATA_IO[21]~input (
	.i(DATA_IO[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[21]~input_o ));
// synopsys translate_off
defparam \DATA_IO[21]~input .bus_hold = "false";
defparam \DATA_IO[21]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N13
dffeas \u_datapath|u_datapath_input|UD_LATCH[5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[5] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
fiftyfivenm_lcell_comb \u_datapath|u_datapath_input|CPU_OD[5]~5 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[5]~5_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[5]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [5] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[5]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [5]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[5]~5 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[5]~28 (
// Equation(s):
// \u_datapath|FIFO_ID[5]~28_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[5]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|u_datapath_input|CPU_OD[5]~5_combout )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(gnd),
	.datac(\PD_PORT[5]~input_o ),
	.datad(\u_datapath|u_datapath_input|CPU_OD[5]~5_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[5]~28 .lut_mask = 16'hF5A0;
defparam \u_datapath|FIFO_ID[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \int_fifo|BUFFER[3][5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[5]~28_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[3][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][5] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \int_fifo|BUFFER[0][5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[5]~28_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][5] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \int_fifo|BUFFER[2][5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[5]~28_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][5] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
fiftyfivenm_lcell_comb \int_fifo|Mux26~2 (
// Equation(s):
// \int_fifo|Mux26~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][5]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][5]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][5]~q ),
	.datad(\int_fifo|BUFFER[2][5]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \int_fifo|BUFFER[1][5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[5]~28_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][5] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
fiftyfivenm_lcell_comb \int_fifo|Mux26~3 (
// Equation(s):
// \int_fifo|Mux26~3_combout  = (\int_fifo|Mux26~2_combout  & ((\int_fifo|BUFFER[3][5]~q ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux26~2_combout  & (((\int_fifo|BUFFER[1][5]~q  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][5]~q ),
	.datab(\int_fifo|Mux26~2_combout ),
	.datac(\int_fifo|BUFFER[1][5]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \int_fifo|BUFFER[6][5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[5]~28_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][5] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \int_fifo|BUFFER[7][5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[5]~28_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][5] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \int_fifo|BUFFER[4][5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[5]~28_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][5] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \int_fifo|BUFFER[5][5] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[5]~28_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][5] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
fiftyfivenm_lcell_comb \int_fifo|Mux26~0 (
// Equation(s):
// \int_fifo|Mux26~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1]) # ((\int_fifo|BUFFER[5][5]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[4][5]~q )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][5]~q ),
	.datad(\int_fifo|BUFFER[5][5]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~0 .lut_mask = 16'hBA98;
defparam \int_fifo|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
fiftyfivenm_lcell_comb \int_fifo|Mux26~1 (
// Equation(s):
// \int_fifo|Mux26~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux26~0_combout  & ((\int_fifo|BUFFER[7][5]~q ))) # (!\int_fifo|Mux26~0_combout  & (\int_fifo|BUFFER[6][5]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux26~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][5]~q ),
	.datac(\int_fifo|BUFFER[7][5]~q ),
	.datad(\int_fifo|Mux26~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
fiftyfivenm_lcell_comb \int_fifo|Mux26~4 (
// Equation(s):
// \int_fifo|Mux26~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux26~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux26~3_combout ))

	.dataa(gnd),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(\int_fifo|Mux26~3_combout ),
	.datad(\int_fifo|Mux26~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~4 .lut_mask = 16'hFC30;
defparam \int_fifo|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N27
dffeas \int_fifo|FIFO_OD[5] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[5] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \u_datapath|u_datapath_output|LD_LATCH[5] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[5] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PD_PORT[5]~input_o ),
	.clrn(\u_SCSI_SM|S2CPU_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[5]~21 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[5]~21_combout  = (\u_datapath|u_datapath_output|DATA[5]~20_combout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5])) # (!\u_datapath|u_datapath_output|DATA[6]~18_combout ))) # 
// (!\u_datapath|u_datapath_output|DATA[5]~20_combout  & (\u_datapath|u_datapath_output|DATA[6]~18_combout  & (\u_datapath|u_datapath_output|LD_LATCH [5])))

	.dataa(\u_datapath|u_datapath_output|DATA[5]~20_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[6]~18_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [5]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[5]~21 .lut_mask = 16'hEA62;
defparam \u_datapath|u_datapath_output|DATA[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y15_N22
fiftyfivenm_io_ibuf \PD_PORT[6]~input (
	.i(PD_PORT[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[6]~input_o ));
// synopsys translate_off
defparam \PD_PORT[6]~input .bus_hold = "false";
defparam \PD_PORT[6]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y6_N3
dffeas \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PD_PORT[6]~input_o ),
	.clrn(\u_SCSI_SM|S2CPU_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
fiftyfivenm_io_ibuf \DATA_IO[6]~input (
	.i(DATA_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[6]~input_o ));
// synopsys translate_off
defparam \DATA_IO[6]~input .bus_hold = "false";
defparam \DATA_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y10_N15
fiftyfivenm_io_ibuf \DATA_IO[22]~input (
	.i(DATA_IO[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[22]~input_o ));
// synopsys translate_off
defparam \DATA_IO[22]~input .bus_hold = "false";
defparam \DATA_IO[22]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \u_datapath|u_datapath_input|UD_LATCH[6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[6] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_input|CPU_OD[6]~6 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[6]~6_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[6]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [6] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[6]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [6]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[6]~6 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_input|CPU_OD[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[6]~33 (
// Equation(s):
// \u_datapath|FIFO_ID[6]~33_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[6]~input_o ))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|u_datapath_input|CPU_OD[6]~6_combout ))

	.dataa(gnd),
	.datab(\u_SCSI_SM|S2F_o~q ),
	.datac(\u_datapath|u_datapath_input|CPU_OD[6]~6_combout ),
	.datad(\PD_PORT[6]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[6]~33 .lut_mask = 16'hFC30;
defparam \u_datapath|FIFO_ID[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \int_fifo|BUFFER[3][6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[6]~33_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][6] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \int_fifo|BUFFER[1][6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[6]~33_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][6] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N7
dffeas \int_fifo|BUFFER[0][6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[6]~33_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][6] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N21
dffeas \int_fifo|BUFFER[2][6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[6]~33_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][6] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
fiftyfivenm_lcell_comb \int_fifo|Mux25~2 (
// Equation(s):
// \int_fifo|Mux25~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][6]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][6]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][6]~q ),
	.datad(\int_fifo|BUFFER[2][6]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
fiftyfivenm_lcell_comb \int_fifo|Mux25~3 (
// Equation(s):
// \int_fifo|Mux25~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux25~2_combout  & (\int_fifo|BUFFER[3][6]~q )) # (!\int_fifo|Mux25~2_combout  & ((\int_fifo|BUFFER[1][6]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux25~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][6]~q ),
	.datac(\int_fifo|BUFFER[1][6]~q ),
	.datad(\int_fifo|Mux25~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N15
dffeas \int_fifo|BUFFER[4][6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[6]~33_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][6] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \int_fifo|BUFFER[5][6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[6]~33_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][6] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
fiftyfivenm_lcell_comb \int_fifo|Mux25~0 (
// Equation(s):
// \int_fifo|Mux25~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1]) # ((\int_fifo|BUFFER[5][6]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[4][6]~q )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][6]~q ),
	.datad(\int_fifo|BUFFER[5][6]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~0 .lut_mask = 16'hBA98;
defparam \int_fifo|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \int_fifo|BUFFER[7][6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[6]~33_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][6] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \int_fifo|BUFFER[6][6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[6]~33_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][6] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
fiftyfivenm_lcell_comb \int_fifo|Mux25~1 (
// Equation(s):
// \int_fifo|Mux25~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux25~0_combout  & (\int_fifo|BUFFER[7][6]~q )) # (!\int_fifo|Mux25~0_combout  & ((\int_fifo|BUFFER[6][6]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux25~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux25~0_combout ),
	.datac(\int_fifo|BUFFER[7][6]~q ),
	.datad(\int_fifo|BUFFER[6][6]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~1 .lut_mask = 16'hE6C4;
defparam \int_fifo|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
fiftyfivenm_lcell_comb \int_fifo|Mux25~4 (
// Equation(s):
// \int_fifo|Mux25~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux25~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux25~3_combout ))

	.dataa(\int_fifo|Mux25~3_combout ),
	.datab(gnd),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|Mux25~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~4 .lut_mask = 16'hFA0A;
defparam \int_fifo|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \int_fifo|FIFO_OD[6] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[6] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \u_datapath|u_datapath_output|LD_LATCH[6] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[6] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[6]~22 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[6]~22_combout  = (\u_datapath|u_datapath_output|DATA[6]~18_combout  & (((\u_datapath|u_datapath_output|LD_LATCH [6]) # (\u_datapath|u_datapath_output|DATA[6]~19_combout )))) # 
// (!\u_datapath|u_datapath_output|DATA[6]~18_combout  & (\u_registers|ISTR[5]~0_combout  & ((!\u_datapath|u_datapath_output|DATA[6]~19_combout ))))

	.dataa(\u_registers|ISTR[5]~0_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[6]~18_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [6]),
	.datad(\u_datapath|u_datapath_output|DATA[6]~19_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[6]~22 .lut_mask = 16'hCCE2;
defparam \u_datapath|u_datapath_output|DATA[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \u_registers|SSPBDAT[6] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[6]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[6] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[6]~23 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[6]~23_combout  = (\u_datapath|u_datapath_output|DATA[6]~22_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]) # ((!\u_datapath|u_datapath_output|DATA[6]~19_combout )))) # 
// (!\u_datapath|u_datapath_output|DATA[6]~22_combout  & (((\u_registers|SSPBDAT [6] & \u_datapath|u_datapath_output|DATA[6]~19_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]),
	.datab(\u_datapath|u_datapath_output|DATA[6]~22_combout ),
	.datac(\u_registers|SSPBDAT [6]),
	.datad(\u_datapath|u_datapath_output|DATA[6]~19_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[6]~23 .lut_mask = 16'hB8CC;
defparam \u_datapath|u_datapath_output|DATA[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y1_N1
fiftyfivenm_io_ibuf \DATA_IO[7]~input (
	.i(DATA_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[7]~input_o ));
// synopsys translate_off
defparam \DATA_IO[7]~input .bus_hold = "false";
defparam \DATA_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \u_registers|SSPBDAT[7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[7]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[7] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[7]~24 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[7]~24_combout  = (\u_datapath|u_datapath_output|DATA[6]~18_combout  & (((\u_datapath|u_datapath_output|DATA[6]~19_combout )))) # (!\u_datapath|u_datapath_output|DATA[6]~18_combout  & 
// ((\u_datapath|u_datapath_output|DATA[6]~19_combout  & ((\u_registers|SSPBDAT [7]))) # (!\u_datapath|u_datapath_output|DATA[6]~19_combout  & (\u_registers|ISTR[5]~0_combout ))))

	.dataa(\u_registers|ISTR[5]~0_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[6]~18_combout ),
	.datac(\u_registers|SSPBDAT [7]),
	.datad(\u_datapath|u_datapath_output|DATA[6]~19_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[7]~24 .lut_mask = 16'hFC22;
defparam \u_datapath|u_datapath_output|DATA[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N8
fiftyfivenm_io_ibuf \DATA_IO[23]~input (
	.i(DATA_IO[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[23]~input_o ));
// synopsys translate_off
defparam \DATA_IO[23]~input .bus_hold = "false";
defparam \DATA_IO[23]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \u_datapath|u_datapath_input|UD_LATCH[7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[7] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_input|CPU_OD[7]~7 (
// Equation(s):
// \u_datapath|u_datapath_input|CPU_OD[7]~7_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[7]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_CPU_SM|BRIDGEIN~q  & \u_datapath|u_datapath_input|UD_LATCH [7]))))

	.dataa(\DATA_IO[7]~input_o ),
	.datab(\u_CPU_SM|BRIDGEIN~q ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [7]),
	.datad(\u_datapath|bDIEL~combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_input|CPU_OD[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_input|CPU_OD[7]~7 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_input|CPU_OD[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y17_N8
fiftyfivenm_io_ibuf \PD_PORT[7]~input (
	.i(PD_PORT[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[7]~input_o ));
// synopsys translate_off
defparam \PD_PORT[7]~input .bus_hold = "false";
defparam \PD_PORT[7]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[7]~38 (
// Equation(s):
// \u_datapath|FIFO_ID[7]~38_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[7]~input_o ))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|u_datapath_input|CPU_OD[7]~7_combout ))

	.dataa(gnd),
	.datab(\u_SCSI_SM|S2F_o~q ),
	.datac(\u_datapath|u_datapath_input|CPU_OD[7]~7_combout ),
	.datad(\PD_PORT[7]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[7]~38 .lut_mask = 16'hFC30;
defparam \u_datapath|FIFO_ID[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \int_fifo|BUFFER[6][7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[7]~38_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][7] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \int_fifo|BUFFER[7][7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[7]~38_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][0]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][7] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \int_fifo|BUFFER[4][7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[7]~38_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][7] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \int_fifo|BUFFER[5][7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[7]~38_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][7] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
fiftyfivenm_lcell_comb \int_fifo|Mux24~0 (
// Equation(s):
// \int_fifo|Mux24~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1]) # ((\int_fifo|BUFFER[5][7]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[4][7]~q )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][7]~q ),
	.datad(\int_fifo|BUFFER[5][7]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~0 .lut_mask = 16'hBA98;
defparam \int_fifo|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
fiftyfivenm_lcell_comb \int_fifo|Mux24~1 (
// Equation(s):
// \int_fifo|Mux24~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux24~0_combout  & ((\int_fifo|BUFFER[7][7]~q ))) # (!\int_fifo|Mux24~0_combout  & (\int_fifo|BUFFER[6][7]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux24~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][7]~q ),
	.datac(\int_fifo|BUFFER[7][7]~q ),
	.datad(\int_fifo|Mux24~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \int_fifo|BUFFER[0][7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[7]~38_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][7] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N17
dffeas \int_fifo|BUFFER[2][7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[7]~38_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][7] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
fiftyfivenm_lcell_comb \int_fifo|Mux24~2 (
// Equation(s):
// \int_fifo|Mux24~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][7]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][7]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][7]~q ),
	.datad(\int_fifo|BUFFER[2][7]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \int_fifo|BUFFER[1][7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[7]~38_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][7] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \int_fifo|BUFFER[3][7] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[7]~38_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][0]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][7] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
fiftyfivenm_lcell_comb \int_fifo|Mux24~3 (
// Equation(s):
// \int_fifo|Mux24~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux24~2_combout  & ((\int_fifo|BUFFER[3][7]~q ))) # (!\int_fifo|Mux24~2_combout  & (\int_fifo|BUFFER[1][7]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux24~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux24~2_combout ),
	.datac(\int_fifo|BUFFER[1][7]~q ),
	.datad(\int_fifo|BUFFER[3][7]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
fiftyfivenm_lcell_comb \int_fifo|Mux24~4 (
// Equation(s):
// \int_fifo|Mux24~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux24~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux24~3_combout )))

	.dataa(gnd),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(\int_fifo|Mux24~1_combout ),
	.datad(\int_fifo|Mux24~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~4 .lut_mask = 16'hF3C0;
defparam \int_fifo|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \int_fifo|FIFO_OD[7] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[7] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \u_datapath|u_datapath_output|LD_LATCH[7] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[7] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7] (
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PD_PORT[7]~input_o ),
	.clrn(\u_SCSI_SM|S2CPU_o~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_SCSI_SM|nLS2CPU~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[7]~25 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[7]~25_combout  = (\u_datapath|u_datapath_output|DATA[7]~24_combout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7])) # (!\u_datapath|u_datapath_output|DATA[6]~18_combout ))) # 
// (!\u_datapath|u_datapath_output|DATA[7]~24_combout  & (\u_datapath|u_datapath_output|DATA[6]~18_combout  & (\u_datapath|u_datapath_output|LD_LATCH [7])))

	.dataa(\u_datapath|u_datapath_output|DATA[7]~24_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[6]~18_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [7]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[7]~25 .lut_mask = 16'hEA62;
defparam \u_datapath|u_datapath_output|DATA[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
fiftyfivenm_io_ibuf \DATA_IO[8]~input (
	.i(DATA_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[8]~input_o ));
// synopsys translate_off
defparam \DATA_IO[8]~input .bus_hold = "false";
defparam \DATA_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \u_registers|SSPBDAT[8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[8]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[8] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[8]~26 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[8]~26_combout  = (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (((\u_registers|SSPBDAT [8])))) # (!\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|u_registers_cntr|CNTR_O [8] & 
// ((\u_datapath|u_datapath_output|DATA[4]~3_combout ))))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [8]),
	.datad(\u_datapath|u_datapath_output|DATA[4]~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[8]~26 .lut_mask = 16'hE2C0;
defparam \u_datapath|u_datapath_output|DATA[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
fiftyfivenm_io_ibuf \DATA_IO[24]~input (
	.i(DATA_IO[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[24]~input_o ));
// synopsys translate_off
defparam \DATA_IO[24]~input .bus_hold = "false";
defparam \DATA_IO[24]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N5
dffeas \u_datapath|u_datapath_input|UD_LATCH[8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[8] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[8]~0 (
// Equation(s):
// \u_datapath|FIFO_ID[8]~0_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[8]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [8] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[8]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [8]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[8]~0 .lut_mask = 16'hB888;
defparam \u_datapath|FIFO_ID[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[8]~1 (
// Equation(s):
// \u_datapath|FIFO_ID[8]~1_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[0]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|FIFO_ID[8]~0_combout )))

	.dataa(\PD_PORT[0]~input_o ),
	.datab(gnd),
	.datac(\u_SCSI_SM|S2F_o~q ),
	.datad(\u_datapath|FIFO_ID[8]~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[8]~1 .lut_mask = 16'hAFA0;
defparam \u_datapath|FIFO_ID[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
fiftyfivenm_lcell_comb \int_fifo|u_write_strobes|LMWS (
// Equation(s):
// \int_fifo|u_write_strobes|LMWS~combout  = (\LLW~q ) # ((\int_fifo|u_write_strobes|LLWS~4_combout  & (!\int_fifo|u_byte_ptr|BO0~q  & \int_fifo|u_byte_ptr|BO1~q )))

	.dataa(\int_fifo|u_write_strobes|LLWS~4_combout ),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\LLW~q ),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LMWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LMWS .lut_mask = 16'hF2F0;
defparam \int_fifo|u_write_strobes|LMWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
fiftyfivenm_lcell_comb \int_fifo|BUFFER[3][8]~41 (
// Equation(s):
// \int_fifo|BUFFER[3][8]~41_combout  = (\int_fifo|u_next_in_cntr|COUNT [1] & (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LMWS~combout  & \int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][8]~41 .lut_mask = 16'h2000;
defparam \int_fifo|BUFFER[3][8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \int_fifo|BUFFER[3][8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[8]~1_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][8] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
fiftyfivenm_lcell_comb \int_fifo|BUFFER[1][8]~20 (
// Equation(s):
// \int_fifo|BUFFER[1][8]~20_combout  = (!\int_fifo|u_next_in_cntr|COUNT [1] & (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LMWS~combout  & \int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[1][8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[1][8]~20 .lut_mask = 16'h1000;
defparam \int_fifo|BUFFER[1][8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N21
dffeas \int_fifo|BUFFER[1][8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[8]~1_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][8] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
fiftyfivenm_lcell_comb \int_fifo|BUFFER[0][8]~21 (
// Equation(s):
// \int_fifo|BUFFER[0][8]~21_combout  = (!\int_fifo|u_next_in_cntr|COUNT [1] & (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LMWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[0][8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[0][8]~21 .lut_mask = 16'h0010;
defparam \int_fifo|BUFFER[0][8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N27
dffeas \int_fifo|BUFFER[0][8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[8]~1_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][8] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
fiftyfivenm_lcell_comb \int_fifo|Mux23~2 (
// Equation(s):
// \int_fifo|Mux23~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[1][8]~q ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[0][8]~q  & !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[1][8]~q ),
	.datac(\int_fifo|BUFFER[0][8]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
fiftyfivenm_lcell_comb \int_fifo|BUFFER[2][8]~19 (
// Equation(s):
// \int_fifo|BUFFER[2][8]~19_combout  = (\int_fifo|u_next_in_cntr|COUNT [1] & (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LMWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][8]~19 .lut_mask = 16'h0020;
defparam \int_fifo|BUFFER[2][8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \int_fifo|BUFFER[2][8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[8]~1_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][8]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][8] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
fiftyfivenm_lcell_comb \int_fifo|Mux23~3 (
// Equation(s):
// \int_fifo|Mux23~3_combout  = (\int_fifo|Mux23~2_combout  & ((\int_fifo|BUFFER[3][8]~q ) # ((!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux23~2_combout  & (((\int_fifo|BUFFER[2][8]~q  & \int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[3][8]~q ),
	.datab(\int_fifo|Mux23~2_combout ),
	.datac(\int_fifo|BUFFER[2][8]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
fiftyfivenm_lcell_comb \int_fifo|BUFFER[5][8]~17 (
// Equation(s):
// \int_fifo|BUFFER[5][8]~17_combout  = (!\int_fifo|u_next_in_cntr|COUNT [1] & (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LMWS~combout  & \int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][8]~17 .lut_mask = 16'h4000;
defparam \int_fifo|BUFFER[5][8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N9
dffeas \int_fifo|BUFFER[5][8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[8]~1_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][8] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
fiftyfivenm_lcell_comb \int_fifo|BUFFER[4][8]~18 (
// Equation(s):
// \int_fifo|BUFFER[4][8]~18_combout  = (!\int_fifo|u_next_in_cntr|COUNT [1] & (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LMWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[4][8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[4][8]~18 .lut_mask = 16'h0040;
defparam \int_fifo|BUFFER[4][8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N19
dffeas \int_fifo|BUFFER[4][8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[8]~1_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][8] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
fiftyfivenm_lcell_comb \int_fifo|Mux23~0 (
// Equation(s):
// \int_fifo|Mux23~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][8]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][8]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[5][8]~q ),
	.datac(\int_fifo|BUFFER[4][8]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~0 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
fiftyfivenm_lcell_comb \int_fifo|BUFFER[7][8]~40 (
// Equation(s):
// \int_fifo|BUFFER[7][8]~40_combout  = (\int_fifo|u_next_in_cntr|COUNT [1] & (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LMWS~combout  & \int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[7][8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[7][8]~40 .lut_mask = 16'h8000;
defparam \int_fifo|BUFFER[7][8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N27
dffeas \int_fifo|BUFFER[7][8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[8]~1_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][8]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][8] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
fiftyfivenm_lcell_comb \int_fifo|BUFFER[6][8]~16 (
// Equation(s):
// \int_fifo|BUFFER[6][8]~16_combout  = (\int_fifo|u_next_in_cntr|COUNT [1] & (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_write_strobes|LMWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [0])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datac(\int_fifo|u_write_strobes|LMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][8]~16 .lut_mask = 16'h0080;
defparam \int_fifo|BUFFER[6][8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N29
dffeas \int_fifo|BUFFER[6][8] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[8]~1_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][8] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
fiftyfivenm_lcell_comb \int_fifo|Mux23~1 (
// Equation(s):
// \int_fifo|Mux23~1_combout  = (\int_fifo|Mux23~0_combout  & (((\int_fifo|BUFFER[7][8]~q )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux23~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[6][8]~q ))))

	.dataa(\int_fifo|Mux23~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][8]~q ),
	.datad(\int_fifo|BUFFER[6][8]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~1 .lut_mask = 16'hE6A2;
defparam \int_fifo|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
fiftyfivenm_lcell_comb \int_fifo|Mux23~4 (
// Equation(s):
// \int_fifo|Mux23~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux23~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux23~3_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datab(\int_fifo|Mux23~3_combout ),
	.datac(gnd),
	.datad(\int_fifo|Mux23~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~4 .lut_mask = 16'hEE44;
defparam \int_fifo|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \int_fifo|FIFO_OD[8] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux23~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[8] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N9
dffeas \u_datapath|u_datapath_output|LD_LATCH[8] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[8] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[8]~27 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[8]~27_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_CPU_SM|F2CPUL~q  & ((\u_datapath|u_datapath_output|LD_LATCH [8]))) # (!\u_CPU_SM|F2CPUL~q  & (\u_datapath|u_datapath_output|DATA[8]~26_combout ))))

	.dataa(\u_CPU_SM|F2CPUL~q ),
	.datab(\u_datapath|u_datapath_output|DATA[8]~26_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [8]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[8]~27 .lut_mask = 16'h00E4;
defparam \u_datapath|u_datapath_output|DATA[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
fiftyfivenm_io_ibuf \DATA_IO[9]~input (
	.i(DATA_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[9]~input_o ));
// synopsys translate_off
defparam \DATA_IO[9]~input .bus_hold = "false";
defparam \DATA_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N15
dffeas \u_datapath|u_datapath_input|UD_LATCH[9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[9] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[9]~6 (
// Equation(s):
// \u_datapath|FIFO_ID[9]~6_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[9]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [9] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[9]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [9]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[9]~6 .lut_mask = 16'hB888;
defparam \u_datapath|FIFO_ID[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[9]~7 (
// Equation(s):
// \u_datapath|FIFO_ID[9]~7_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[1]~input_o ))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[9]~6_combout ))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(gnd),
	.datac(\u_datapath|FIFO_ID[9]~6_combout ),
	.datad(\PD_PORT[1]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[9]~7 .lut_mask = 16'hFA50;
defparam \u_datapath|FIFO_ID[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
fiftyfivenm_lcell_comb \int_fifo|BUFFER[3][9]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][9]~feeder_combout  = \u_datapath|FIFO_ID[9]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[9]~7_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][9]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \int_fifo|BUFFER[3][9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_fifo|BUFFER[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][9] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N17
dffeas \int_fifo|BUFFER[1][9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[9]~7_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][9] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
fiftyfivenm_lcell_comb \int_fifo|BUFFER[2][9]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][9]~feeder_combout  = \u_datapath|FIFO_ID[9]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[9]~7_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][9]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \int_fifo|BUFFER[2][9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_fifo|BUFFER[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[2][8]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][9] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N19
dffeas \int_fifo|BUFFER[0][9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[9]~7_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][9] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
fiftyfivenm_lcell_comb \int_fifo|Mux22~2 (
// Equation(s):
// \int_fifo|Mux22~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][9]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][9]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][9]~q ),
	.datac(\int_fifo|BUFFER[0][9]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
fiftyfivenm_lcell_comb \int_fifo|Mux22~3 (
// Equation(s):
// \int_fifo|Mux22~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux22~2_combout  & (\int_fifo|BUFFER[3][9]~q )) # (!\int_fifo|Mux22~2_combout  & ((\int_fifo|BUFFER[1][9]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux22~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][9]~q ),
	.datac(\int_fifo|BUFFER[1][9]~q ),
	.datad(\int_fifo|Mux22~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N5
dffeas \int_fifo|BUFFER[5][9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[9]~7_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][9] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N23
dffeas \int_fifo|BUFFER[4][9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[9]~7_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][9] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N22
fiftyfivenm_lcell_comb \int_fifo|Mux22~0 (
// Equation(s):
// \int_fifo|Mux22~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][9]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][9]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[5][9]~q ),
	.datac(\int_fifo|BUFFER[4][9]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~0 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N9
dffeas \int_fifo|BUFFER[6][9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[9]~7_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][9] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N11
dffeas \int_fifo|BUFFER[7][9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[9]~7_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][8]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][9] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
fiftyfivenm_lcell_comb \int_fifo|Mux22~1 (
// Equation(s):
// \int_fifo|Mux22~1_combout  = (\int_fifo|Mux22~0_combout  & (((\int_fifo|BUFFER[7][9]~q ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux22~0_combout  & (\int_fifo|BUFFER[6][9]~q  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux22~0_combout ),
	.datab(\int_fifo|BUFFER[6][9]~q ),
	.datac(\int_fifo|BUFFER[7][9]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
fiftyfivenm_lcell_comb \int_fifo|Mux22~4 (
// Equation(s):
// \int_fifo|Mux22~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux22~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux22~3_combout ))

	.dataa(gnd),
	.datab(\int_fifo|Mux22~3_combout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|Mux22~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~4 .lut_mask = 16'hFC0C;
defparam \int_fifo|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \int_fifo|FIFO_OD[9] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[9] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \u_datapath|u_datapath_output|LD_LATCH[9] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[9] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N29
dffeas \u_registers|SSPBDAT[9] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[9]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[9] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[9]~28 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[9]~28_combout  = (!\u_CPU_SM|F2CPUL~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|SSPBDAT [9] & !\u_SCSI_SM|S2CPU_o~q )))

	.dataa(\u_CPU_SM|F2CPUL~q ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [9]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[9]~28 .lut_mask = 16'h0040;
defparam \u_datapath|u_datapath_output|DATA[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[9]~29 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[9]~29_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[9]~28_combout ) # ((\u_CPU_SM|F2CPUL~q  & \u_datapath|u_datapath_output|LD_LATCH [9]))))

	.dataa(\u_CPU_SM|F2CPUL~q ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [9]),
	.datad(\u_datapath|u_datapath_output|DATA[9]~28_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[9]~29 .lut_mask = 16'h3320;
defparam \u_datapath|u_datapath_output|DATA[9]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
fiftyfivenm_io_ibuf \DATA_IO[10]~input (
	.i(DATA_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[10]~input_o ));
// synopsys translate_off
defparam \DATA_IO[10]~input .bus_hold = "false";
defparam \DATA_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N29
fiftyfivenm_io_ibuf \DATA_IO[26]~input (
	.i(DATA_IO[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[26]~input_o ));
// synopsys translate_off
defparam \DATA_IO[26]~input .bus_hold = "false";
defparam \DATA_IO[26]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \u_datapath|u_datapath_input|UD_LATCH[10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[10] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[10]~11 (
// Equation(s):
// \u_datapath|FIFO_ID[10]~11_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[10]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [10] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[10]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [10]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[10]~11 .lut_mask = 16'hB888;
defparam \u_datapath|FIFO_ID[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[10]~12 (
// Equation(s):
// \u_datapath|FIFO_ID[10]~12_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[2]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|FIFO_ID[10]~11_combout )))

	.dataa(\PD_PORT[2]~input_o ),
	.datab(\u_datapath|FIFO_ID[10]~11_combout ),
	.datac(gnd),
	.datad(\u_SCSI_SM|S2F_o~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[10]~12 .lut_mask = 16'hAACC;
defparam \u_datapath|FIFO_ID[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \int_fifo|BUFFER[2][10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[10]~12_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][8]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][10] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N23
dffeas \int_fifo|BUFFER[0][10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[10]~12_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][10] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
fiftyfivenm_lcell_comb \int_fifo|Mux21~2 (
// Equation(s):
// \int_fifo|Mux21~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][10]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][10]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][10]~q ),
	.datac(\int_fifo|BUFFER[0][10]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N25
dffeas \int_fifo|BUFFER[1][10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[10]~12_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][10] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \int_fifo|BUFFER[3][10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[10]~12_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][10] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
fiftyfivenm_lcell_comb \int_fifo|Mux21~3 (
// Equation(s):
// \int_fifo|Mux21~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux21~2_combout  & ((\int_fifo|BUFFER[3][10]~q ))) # (!\int_fifo|Mux21~2_combout  & (\int_fifo|BUFFER[1][10]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux21~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux21~2_combout ),
	.datac(\int_fifo|BUFFER[1][10]~q ),
	.datad(\int_fifo|BUFFER[3][10]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N3
dffeas \int_fifo|BUFFER[4][10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[10]~12_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][10] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N13
dffeas \int_fifo|BUFFER[5][10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[10]~12_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][10] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
fiftyfivenm_lcell_comb \int_fifo|Mux21~0 (
// Equation(s):
// \int_fifo|Mux21~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][10]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][10]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][10]~q ),
	.datad(\int_fifo|BUFFER[5][10]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \int_fifo|BUFFER[7][10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[10]~12_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][8]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][10] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N21
dffeas \int_fifo|BUFFER[6][10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[10]~12_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][10] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
fiftyfivenm_lcell_comb \int_fifo|Mux21~1 (
// Equation(s):
// \int_fifo|Mux21~1_combout  = (\int_fifo|Mux21~0_combout  & (((\int_fifo|BUFFER[7][10]~q )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux21~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[6][10]~q ))))

	.dataa(\int_fifo|Mux21~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][10]~q ),
	.datad(\int_fifo|BUFFER[6][10]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~1 .lut_mask = 16'hE6A2;
defparam \int_fifo|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
fiftyfivenm_lcell_comb \int_fifo|Mux21~4 (
// Equation(s):
// \int_fifo|Mux21~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux21~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux21~3_combout ))

	.dataa(\int_fifo|Mux21~3_combout ),
	.datab(gnd),
	.datac(\int_fifo|Mux21~1_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~4 .lut_mask = 16'hF0AA;
defparam \int_fifo|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \int_fifo|FIFO_OD[10] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[10] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \u_datapath|u_datapath_output|LD_LATCH[10] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[10] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \u_registers|SSPBDAT[10] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[10]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[10] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[10]~30 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[10]~30_combout  = (!\u_CPU_SM|F2CPUL~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|SSPBDAT [10] & !\u_SCSI_SM|S2CPU_o~q )))

	.dataa(\u_CPU_SM|F2CPUL~q ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [10]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[10]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[10]~30 .lut_mask = 16'h0040;
defparam \u_datapath|u_datapath_output|DATA[10]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[10]~31 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[10]~31_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[10]~30_combout ) # ((\u_CPU_SM|F2CPUL~q  & \u_datapath|u_datapath_output|LD_LATCH [10]))))

	.dataa(\u_CPU_SM|F2CPUL~q ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [10]),
	.datad(\u_datapath|u_datapath_output|DATA[10]~30_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[10]~31 .lut_mask = 16'h3320;
defparam \u_datapath|u_datapath_output|DATA[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
fiftyfivenm_io_ibuf \DATA_IO[11]~input (
	.i(DATA_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[11]~input_o ));
// synopsys translate_off
defparam \DATA_IO[11]~input .bus_hold = "false";
defparam \DATA_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
fiftyfivenm_io_ibuf \DATA_IO[27]~input (
	.i(DATA_IO[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[27]~input_o ));
// synopsys translate_off
defparam \DATA_IO[27]~input .bus_hold = "false";
defparam \DATA_IO[27]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \u_datapath|u_datapath_input|UD_LATCH[11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[11] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[11]~16 (
// Equation(s):
// \u_datapath|FIFO_ID[11]~16_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[11]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [11] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[11]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [11]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[11]~16 .lut_mask = 16'hB888;
defparam \u_datapath|FIFO_ID[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[11]~17 (
// Equation(s):
// \u_datapath|FIFO_ID[11]~17_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[3]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|FIFO_ID[11]~16_combout )))

	.dataa(gnd),
	.datab(\PD_PORT[3]~input_o ),
	.datac(\u_SCSI_SM|S2F_o~q ),
	.datad(\u_datapath|FIFO_ID[11]~16_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[11]~17 .lut_mask = 16'hCFC0;
defparam \u_datapath|FIFO_ID[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
fiftyfivenm_lcell_comb \int_fifo|BUFFER[3][11]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][11]~feeder_combout  = \u_datapath|FIFO_ID[11]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[11]~17_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][11]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \int_fifo|BUFFER[3][11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_fifo|BUFFER[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][11] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N5
dffeas \int_fifo|BUFFER[1][11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[11]~17_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][11] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
fiftyfivenm_lcell_comb \int_fifo|BUFFER[2][11]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][11]~feeder_combout  = \u_datapath|FIFO_ID[11]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[11]~17_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][11]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \int_fifo|BUFFER[2][11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_fifo|BUFFER[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[2][8]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][11] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N11
dffeas \int_fifo|BUFFER[0][11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[11]~17_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][11] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N10
fiftyfivenm_lcell_comb \int_fifo|Mux20~2 (
// Equation(s):
// \int_fifo|Mux20~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][11]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][11]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][11]~q ),
	.datac(\int_fifo|BUFFER[0][11]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
fiftyfivenm_lcell_comb \int_fifo|Mux20~3 (
// Equation(s):
// \int_fifo|Mux20~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux20~2_combout  & (\int_fifo|BUFFER[3][11]~q )) # (!\int_fifo|Mux20~2_combout  & ((\int_fifo|BUFFER[1][11]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux20~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][11]~q ),
	.datac(\int_fifo|BUFFER[1][11]~q ),
	.datad(\int_fifo|Mux20~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N13
dffeas \int_fifo|BUFFER[6][11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[11]~17_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][11] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N7
dffeas \int_fifo|BUFFER[4][11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[11]~17_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][11] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N17
dffeas \int_fifo|BUFFER[5][11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[11]~17_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][11] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
fiftyfivenm_lcell_comb \int_fifo|Mux20~0 (
// Equation(s):
// \int_fifo|Mux20~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][11]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][11]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][11]~q ),
	.datad(\int_fifo|BUFFER[5][11]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N3
dffeas \int_fifo|BUFFER[7][11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[11]~17_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][8]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][11] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
fiftyfivenm_lcell_comb \int_fifo|Mux20~1 (
// Equation(s):
// \int_fifo|Mux20~1_combout  = (\int_fifo|Mux20~0_combout  & (((\int_fifo|BUFFER[7][11]~q ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux20~0_combout  & (\int_fifo|BUFFER[6][11]~q  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[6][11]~q ),
	.datab(\int_fifo|Mux20~0_combout ),
	.datac(\int_fifo|BUFFER[7][11]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~1 .lut_mask = 16'hE2CC;
defparam \int_fifo|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
fiftyfivenm_lcell_comb \int_fifo|Mux20~4 (
// Equation(s):
// \int_fifo|Mux20~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux20~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux20~3_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datab(gnd),
	.datac(\int_fifo|Mux20~3_combout ),
	.datad(\int_fifo|Mux20~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~4 .lut_mask = 16'hFA50;
defparam \int_fifo|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \int_fifo|FIFO_OD[11] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[11] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \u_datapath|u_datapath_output|LD_LATCH[11] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[11] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \u_registers|SSPBDAT[11] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[11]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[11] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[11]~32 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[11]~32_combout  = (!\u_SCSI_SM|S2CPU_o~q  & (!\u_CPU_SM|F2CPUL~q  & (\u_registers|SSPBDAT [11] & \u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout )))

	.dataa(\u_SCSI_SM|S2CPU_o~q ),
	.datab(\u_CPU_SM|F2CPUL~q ),
	.datac(\u_registers|SSPBDAT [11]),
	.datad(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[11]~32 .lut_mask = 16'h1000;
defparam \u_datapath|u_datapath_output|DATA[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[11]~33 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[11]~33_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[11]~32_combout ) # ((\u_CPU_SM|F2CPUL~q  & \u_datapath|u_datapath_output|LD_LATCH [11]))))

	.dataa(\u_SCSI_SM|S2CPU_o~q ),
	.datab(\u_CPU_SM|F2CPUL~q ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [11]),
	.datad(\u_datapath|u_datapath_output|DATA[11]~32_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[11]~33 .lut_mask = 16'h5540;
defparam \u_datapath|u_datapath_output|DATA[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
fiftyfivenm_io_ibuf \DATA_IO[12]~input (
	.i(DATA_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[12]~input_o ));
// synopsys translate_off
defparam \DATA_IO[12]~input .bus_hold = "false";
defparam \DATA_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \u_registers|SSPBDAT[12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[12]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[12] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[12]~34 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[12]~34_combout  = (\u_registers|SSPBDAT [12] & (!\u_CPU_SM|F2CPUL~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & !\u_SCSI_SM|S2CPU_o~q )))

	.dataa(\u_registers|SSPBDAT [12]),
	.datab(\u_CPU_SM|F2CPUL~q ),
	.datac(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[12]~34 .lut_mask = 16'h0020;
defparam \u_datapath|u_datapath_output|DATA[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N22
fiftyfivenm_io_ibuf \DATA_IO[28]~input (
	.i(DATA_IO[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[28]~input_o ));
// synopsys translate_off
defparam \DATA_IO[28]~input .bus_hold = "false";
defparam \DATA_IO[28]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y6_N15
dffeas \u_datapath|u_datapath_input|UD_LATCH[12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[12] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N14
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[12]~21 (
// Equation(s):
// \u_datapath|FIFO_ID[12]~21_combout  = (\u_datapath|bDIEL~combout  & (((\DATA_IO[12]~input_o )))) # (!\u_datapath|bDIEL~combout  & (\u_CPU_SM|BRIDGEIN~q  & (\u_datapath|u_datapath_input|UD_LATCH [12])))

	.dataa(\u_CPU_SM|BRIDGEIN~q ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [12]),
	.datad(\DATA_IO[12]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[12]~21 .lut_mask = 16'hEC20;
defparam \u_datapath|FIFO_ID[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[12]~22 (
// Equation(s):
// \u_datapath|FIFO_ID[12]~22_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[4]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|FIFO_ID[12]~21_combout )))

	.dataa(gnd),
	.datab(\PD_PORT[4]~input_o ),
	.datac(\u_datapath|FIFO_ID[12]~21_combout ),
	.datad(\u_SCSI_SM|S2F_o~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[12]~22 .lut_mask = 16'hCCF0;
defparam \u_datapath|FIFO_ID[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N31
dffeas \int_fifo|BUFFER[4][12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[12]~22_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][12] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N1
dffeas \int_fifo|BUFFER[5][12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[12]~22_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][12] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
fiftyfivenm_lcell_comb \int_fifo|Mux19~0 (
// Equation(s):
// \int_fifo|Mux19~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][12]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][12]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][12]~q ),
	.datad(\int_fifo|BUFFER[5][12]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \int_fifo|BUFFER[6][12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[12]~22_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][12] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N15
dffeas \int_fifo|BUFFER[7][12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[12]~22_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][8]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][12] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N14
fiftyfivenm_lcell_comb \int_fifo|Mux19~1 (
// Equation(s):
// \int_fifo|Mux19~1_combout  = (\int_fifo|Mux19~0_combout  & (((\int_fifo|BUFFER[7][12]~q ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux19~0_combout  & (\int_fifo|BUFFER[6][12]~q  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux19~0_combout ),
	.datab(\int_fifo|BUFFER[6][12]~q ),
	.datac(\int_fifo|BUFFER[7][12]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
fiftyfivenm_lcell_comb \int_fifo|BUFFER[3][12]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][12]~feeder_combout  = \u_datapath|FIFO_ID[12]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[12]~22_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][12]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \int_fifo|BUFFER[3][12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_fifo|BUFFER[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][12] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N9
dffeas \int_fifo|BUFFER[1][12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[12]~22_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][12] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
fiftyfivenm_lcell_comb \int_fifo|BUFFER[2][12]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][12]~feeder_combout  = \u_datapath|FIFO_ID[12]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[12]~22_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][12]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \int_fifo|BUFFER[2][12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_fifo|BUFFER[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[2][8]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][12] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N3
dffeas \int_fifo|BUFFER[0][12] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[12]~22_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][12] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
fiftyfivenm_lcell_comb \int_fifo|Mux19~2 (
// Equation(s):
// \int_fifo|Mux19~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][12]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][12]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][12]~q ),
	.datac(\int_fifo|BUFFER[0][12]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
fiftyfivenm_lcell_comb \int_fifo|Mux19~3 (
// Equation(s):
// \int_fifo|Mux19~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux19~2_combout  & (\int_fifo|BUFFER[3][12]~q )) # (!\int_fifo|Mux19~2_combout  & ((\int_fifo|BUFFER[1][12]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux19~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][12]~q ),
	.datac(\int_fifo|BUFFER[1][12]~q ),
	.datad(\int_fifo|Mux19~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
fiftyfivenm_lcell_comb \int_fifo|Mux19~4 (
// Equation(s):
// \int_fifo|Mux19~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux19~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux19~3_combout )))

	.dataa(gnd),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(\int_fifo|Mux19~1_combout ),
	.datad(\int_fifo|Mux19~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~4 .lut_mask = 16'hF3C0;
defparam \int_fifo|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \int_fifo|FIFO_OD[12] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[12] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \u_datapath|u_datapath_output|LD_LATCH[12] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[12] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[12]~35 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[12]~35_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[12]~34_combout ) # ((\u_CPU_SM|F2CPUL~q  & \u_datapath|u_datapath_output|LD_LATCH [12]))))

	.dataa(\u_datapath|u_datapath_output|DATA[12]~34_combout ),
	.datab(\u_CPU_SM|F2CPUL~q ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [12]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[12]~35 .lut_mask = 16'h00EA;
defparam \u_datapath|u_datapath_output|DATA[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
fiftyfivenm_io_ibuf \DATA_IO[13]~input (
	.i(DATA_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[13]~input_o ));
// synopsys translate_off
defparam \DATA_IO[13]~input .bus_hold = "false";
defparam \DATA_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \DATA_IO[29]~input (
	.i(DATA_IO[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[29]~input_o ));
// synopsys translate_off
defparam \DATA_IO[29]~input .bus_hold = "false";
defparam \DATA_IO[29]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N3
dffeas \u_datapath|u_datapath_input|UD_LATCH[13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[13] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[13]~26 (
// Equation(s):
// \u_datapath|FIFO_ID[13]~26_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[13]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_CPU_SM|BRIDGEIN~q  & \u_datapath|u_datapath_input|UD_LATCH [13]))))

	.dataa(\DATA_IO[13]~input_o ),
	.datab(\u_CPU_SM|BRIDGEIN~q ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [13]),
	.datad(\u_datapath|bDIEL~combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[13]~26 .lut_mask = 16'hAAC0;
defparam \u_datapath|FIFO_ID[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[13]~27 (
// Equation(s):
// \u_datapath|FIFO_ID[13]~27_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[5]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|FIFO_ID[13]~26_combout )))

	.dataa(\PD_PORT[5]~input_o ),
	.datab(gnd),
	.datac(\u_datapath|FIFO_ID[13]~26_combout ),
	.datad(\u_SCSI_SM|S2F_o~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[13]~27 .lut_mask = 16'hAAF0;
defparam \u_datapath|FIFO_ID[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \int_fifo|BUFFER[3][13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[13]~27_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][13] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N1
dffeas \int_fifo|BUFFER[1][13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[13]~27_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][13] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \int_fifo|BUFFER[2][13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[13]~27_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][8]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][13] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N7
dffeas \int_fifo|BUFFER[0][13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[13]~27_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][13] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
fiftyfivenm_lcell_comb \int_fifo|Mux18~2 (
// Equation(s):
// \int_fifo|Mux18~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][13]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][13]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][13]~q ),
	.datac(\int_fifo|BUFFER[0][13]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
fiftyfivenm_lcell_comb \int_fifo|Mux18~3 (
// Equation(s):
// \int_fifo|Mux18~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux18~2_combout  & (\int_fifo|BUFFER[3][13]~q )) # (!\int_fifo|Mux18~2_combout  & ((\int_fifo|BUFFER[1][13]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux18~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][13]~q ),
	.datac(\int_fifo|BUFFER[1][13]~q ),
	.datad(\int_fifo|Mux18~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N11
dffeas \int_fifo|BUFFER[4][13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[13]~27_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][13] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N25
dffeas \int_fifo|BUFFER[5][13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[13]~27_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][13] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
fiftyfivenm_lcell_comb \int_fifo|Mux18~0 (
// Equation(s):
// \int_fifo|Mux18~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][13]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][13]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][13]~q ),
	.datad(\int_fifo|BUFFER[5][13]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N1
dffeas \int_fifo|BUFFER[6][13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[13]~27_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][13] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N7
dffeas \int_fifo|BUFFER[7][13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[13]~27_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][8]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][13] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
fiftyfivenm_lcell_comb \int_fifo|Mux18~1 (
// Equation(s):
// \int_fifo|Mux18~1_combout  = (\int_fifo|Mux18~0_combout  & (((\int_fifo|BUFFER[7][13]~q ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux18~0_combout  & (\int_fifo|BUFFER[6][13]~q  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux18~0_combout ),
	.datab(\int_fifo|BUFFER[6][13]~q ),
	.datac(\int_fifo|BUFFER[7][13]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
fiftyfivenm_lcell_comb \int_fifo|Mux18~4 (
// Equation(s):
// \int_fifo|Mux18~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux18~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux18~3_combout ))

	.dataa(gnd),
	.datab(\int_fifo|Mux18~3_combout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|Mux18~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~4 .lut_mask = 16'hFC0C;
defparam \int_fifo|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \int_fifo|FIFO_OD[13] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[13] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \u_datapath|u_datapath_output|LD_LATCH[13] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[13] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \u_registers|SSPBDAT[13] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[13]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[13] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[13]~36 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[13]~36_combout  = (\u_registers|SSPBDAT [13] & (!\u_CPU_SM|F2CPUL~q  & (!\u_SCSI_SM|S2CPU_o~q  & \u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout )))

	.dataa(\u_registers|SSPBDAT [13]),
	.datab(\u_CPU_SM|F2CPUL~q ),
	.datac(\u_SCSI_SM|S2CPU_o~q ),
	.datad(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[13]~36 .lut_mask = 16'h0200;
defparam \u_datapath|u_datapath_output|DATA[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[13]~37 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[13]~37_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[13]~36_combout ) # ((\u_CPU_SM|F2CPUL~q  & \u_datapath|u_datapath_output|LD_LATCH [13]))))

	.dataa(\u_SCSI_SM|S2CPU_o~q ),
	.datab(\u_CPU_SM|F2CPUL~q ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [13]),
	.datad(\u_datapath|u_datapath_output|DATA[13]~36_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[13]~37 .lut_mask = 16'h5540;
defparam \u_datapath|u_datapath_output|DATA[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
fiftyfivenm_io_ibuf \DATA_IO[14]~input (
	.i(DATA_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[14]~input_o ));
// synopsys translate_off
defparam \DATA_IO[14]~input .bus_hold = "false";
defparam \DATA_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \u_registers|SSPBDAT[14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[14]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[14] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[14]~38 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[14]~38_combout  = (\u_registers|SSPBDAT [14] & (!\u_CPU_SM|F2CPUL~q  & (!\u_SCSI_SM|S2CPU_o~q  & \u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout )))

	.dataa(\u_registers|SSPBDAT [14]),
	.datab(\u_CPU_SM|F2CPUL~q ),
	.datac(\u_SCSI_SM|S2CPU_o~q ),
	.datad(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[14]~38 .lut_mask = 16'h0200;
defparam \u_datapath|u_datapath_output|DATA[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N15
fiftyfivenm_io_ibuf \DATA_IO[30]~input (
	.i(DATA_IO[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[30]~input_o ));
// synopsys translate_off
defparam \DATA_IO[30]~input .bus_hold = "false";
defparam \DATA_IO[30]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N21
dffeas \u_datapath|u_datapath_input|UD_LATCH[14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[14] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[14]~31 (
// Equation(s):
// \u_datapath|FIFO_ID[14]~31_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[14]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [14] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[14]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [14]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[14]~31 .lut_mask = 16'hB888;
defparam \u_datapath|FIFO_ID[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[14]~32 (
// Equation(s):
// \u_datapath|FIFO_ID[14]~32_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[6]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|FIFO_ID[14]~31_combout )))

	.dataa(\PD_PORT[6]~input_o ),
	.datab(gnd),
	.datac(\u_datapath|FIFO_ID[14]~31_combout ),
	.datad(\u_SCSI_SM|S2F_o~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[14]~32 .lut_mask = 16'hAAF0;
defparam \u_datapath|FIFO_ID[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \int_fifo|BUFFER[2][14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[14]~32_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][8]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][14] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N31
dffeas \int_fifo|BUFFER[0][14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[14]~32_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][14] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N30
fiftyfivenm_lcell_comb \int_fifo|Mux17~2 (
// Equation(s):
// \int_fifo|Mux17~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][14]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][14]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][14]~q ),
	.datac(\int_fifo|BUFFER[0][14]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N29
dffeas \int_fifo|BUFFER[1][14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[14]~32_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][14] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \int_fifo|BUFFER[3][14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[14]~32_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][14] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
fiftyfivenm_lcell_comb \int_fifo|Mux17~3 (
// Equation(s):
// \int_fifo|Mux17~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux17~2_combout  & ((\int_fifo|BUFFER[3][14]~q ))) # (!\int_fifo|Mux17~2_combout  & (\int_fifo|BUFFER[1][14]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux17~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux17~2_combout ),
	.datac(\int_fifo|BUFFER[1][14]~q ),
	.datad(\int_fifo|BUFFER[3][14]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N27
dffeas \int_fifo|BUFFER[4][14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[14]~32_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][14] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
fiftyfivenm_lcell_comb \int_fifo|BUFFER[5][14]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][14]~feeder_combout  = \u_datapath|FIFO_ID[14]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[14]~32_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][14]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N21
dffeas \int_fifo|BUFFER[5][14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_fifo|BUFFER[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[5][8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][14] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
fiftyfivenm_lcell_comb \int_fifo|Mux17~0 (
// Equation(s):
// \int_fifo|Mux17~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][14]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][14]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][14]~q ),
	.datad(\int_fifo|BUFFER[5][14]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N19
dffeas \int_fifo|BUFFER[7][14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[14]~32_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][8]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][14] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N17
dffeas \int_fifo|BUFFER[6][14] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[14]~32_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][14] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
fiftyfivenm_lcell_comb \int_fifo|Mux17~1 (
// Equation(s):
// \int_fifo|Mux17~1_combout  = (\int_fifo|Mux17~0_combout  & (((\int_fifo|BUFFER[7][14]~q )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux17~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[6][14]~q ))))

	.dataa(\int_fifo|Mux17~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][14]~q ),
	.datad(\int_fifo|BUFFER[6][14]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~1 .lut_mask = 16'hE6A2;
defparam \int_fifo|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
fiftyfivenm_lcell_comb \int_fifo|Mux17~4 (
// Equation(s):
// \int_fifo|Mux17~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux17~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux17~3_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datab(gnd),
	.datac(\int_fifo|Mux17~3_combout ),
	.datad(\int_fifo|Mux17~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~4 .lut_mask = 16'hFA50;
defparam \int_fifo|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \int_fifo|FIFO_OD[14] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[14] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N25
dffeas \u_datapath|u_datapath_output|LD_LATCH[14] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[14] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[14]~39 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[14]~39_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[14]~38_combout ) # ((\u_datapath|u_datapath_output|LD_LATCH [14] & \u_CPU_SM|F2CPUL~q ))))

	.dataa(\u_datapath|u_datapath_output|DATA[14]~38_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [14]),
	.datad(\u_CPU_SM|F2CPUL~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[14]~39 .lut_mask = 16'h3222;
defparam \u_datapath|u_datapath_output|DATA[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N8
fiftyfivenm_io_ibuf \DATA_IO[15]~input (
	.i(DATA_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[15]~input_o ));
// synopsys translate_off
defparam \DATA_IO[15]~input .bus_hold = "false";
defparam \DATA_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y6_N7
dffeas \u_registers|SSPBDAT[15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[15]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[15] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[15]~40 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[15]~40_combout  = (!\u_CPU_SM|F2CPUL~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|SSPBDAT [15] & !\u_SCSI_SM|S2CPU_o~q )))

	.dataa(\u_CPU_SM|F2CPUL~q ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [15]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[15]~40 .lut_mask = 16'h0040;
defparam \u_datapath|u_datapath_output|DATA[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N8
fiftyfivenm_io_ibuf \DATA_IO[31]~input (
	.i(DATA_IO[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DATA_IO[31]~input_o ));
// synopsys translate_off
defparam \DATA_IO[31]~input .bus_hold = "false";
defparam \DATA_IO[31]~input .listen_to_nsleep_signal = "false";
defparam \DATA_IO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \u_datapath|u_datapath_input|UD_LATCH[15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\DS_O_~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_input|UD_LATCH [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_input|UD_LATCH[15] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_input|UD_LATCH[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[15]~36 (
// Equation(s):
// \u_datapath|FIFO_ID[15]~36_combout  = (\u_datapath|bDIEL~combout  & (\DATA_IO[15]~input_o )) # (!\u_datapath|bDIEL~combout  & (((\u_datapath|u_datapath_input|UD_LATCH [15] & \u_CPU_SM|BRIDGEIN~q ))))

	.dataa(\DATA_IO[15]~input_o ),
	.datab(\u_datapath|bDIEL~combout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [15]),
	.datad(\u_CPU_SM|BRIDGEIN~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[15]~36 .lut_mask = 16'hB888;
defparam \u_datapath|FIFO_ID[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[15]~37 (
// Equation(s):
// \u_datapath|FIFO_ID[15]~37_combout  = (\u_SCSI_SM|S2F_o~q  & (\PD_PORT[7]~input_o )) # (!\u_SCSI_SM|S2F_o~q  & ((\u_datapath|FIFO_ID[15]~36_combout )))

	.dataa(\PD_PORT[7]~input_o ),
	.datab(\u_SCSI_SM|S2F_o~q ),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[15]~36_combout ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[15]~37 .lut_mask = 16'hBB88;
defparam \u_datapath|FIFO_ID[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N15
dffeas \int_fifo|BUFFER[4][15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[15]~37_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][8]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][15] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N29
dffeas \int_fifo|BUFFER[5][15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[15]~37_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][15] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N14
fiftyfivenm_lcell_comb \int_fifo|Mux16~0 (
// Equation(s):
// \int_fifo|Mux16~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][15]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][15]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][15]~q ),
	.datad(\int_fifo|BUFFER[5][15]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N23
dffeas \int_fifo|BUFFER[7][15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[15]~37_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][8]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][15] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \int_fifo|BUFFER[6][15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[15]~37_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][15] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
fiftyfivenm_lcell_comb \int_fifo|Mux16~1 (
// Equation(s):
// \int_fifo|Mux16~1_combout  = (\int_fifo|Mux16~0_combout  & (((\int_fifo|BUFFER[7][15]~q )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux16~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[6][15]~q ))))

	.dataa(\int_fifo|Mux16~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][15]~q ),
	.datad(\int_fifo|BUFFER[6][15]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~1 .lut_mask = 16'hE6A2;
defparam \int_fifo|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N15
dffeas \int_fifo|BUFFER[0][15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[15]~37_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][8]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][15] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
fiftyfivenm_lcell_comb \int_fifo|BUFFER[2][15]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][15]~feeder_combout  = \u_datapath|FIFO_ID[15]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[15]~37_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][15]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \int_fifo|BUFFER[2][15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_fifo|BUFFER[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[2][8]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][15] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N14
fiftyfivenm_lcell_comb \int_fifo|Mux16~2 (
// Equation(s):
// \int_fifo|Mux16~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0]) # ((\int_fifo|BUFFER[2][15]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[0][15]~q )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[0][15]~q ),
	.datad(\int_fifo|BUFFER[2][15]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~2 .lut_mask = 16'hBA98;
defparam \int_fifo|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N13
dffeas \int_fifo|BUFFER[1][15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[15]~37_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][15] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
fiftyfivenm_lcell_comb \int_fifo|BUFFER[3][15]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][15]~feeder_combout  = \u_datapath|FIFO_ID[15]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|FIFO_ID[15]~37_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][15]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \int_fifo|BUFFER[3][15] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\int_fifo|BUFFER[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][15] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
fiftyfivenm_lcell_comb \int_fifo|Mux16~3 (
// Equation(s):
// \int_fifo|Mux16~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux16~2_combout  & ((\int_fifo|BUFFER[3][15]~q ))) # (!\int_fifo|Mux16~2_combout  & (\int_fifo|BUFFER[1][15]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux16~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux16~2_combout ),
	.datac(\int_fifo|BUFFER[1][15]~q ),
	.datad(\int_fifo|BUFFER[3][15]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
fiftyfivenm_lcell_comb \int_fifo|Mux16~4 (
// Equation(s):
// \int_fifo|Mux16~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux16~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux16~3_combout )))

	.dataa(\int_fifo|Mux16~1_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(\int_fifo|Mux16~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_fifo|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~4 .lut_mask = 16'hB8B8;
defparam \int_fifo|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \int_fifo|FIFO_OD[15] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux16~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[15] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \u_datapath|u_datapath_output|LD_LATCH[15] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\int_fifo|FIFO_OD [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|LD_LATCH [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[15] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|LD_LATCH[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[15]~41 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[15]~41_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[15]~40_combout ) # ((\u_CPU_SM|F2CPUL~q  & \u_datapath|u_datapath_output|LD_LATCH [15]))))

	.dataa(\u_CPU_SM|F2CPUL~q ),
	.datab(\u_datapath|u_datapath_output|DATA[15]~40_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [15]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[15]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[15]~41 .lut_mask = 16'h00EC;
defparam \u_datapath|u_datapath_output|DATA[15]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1_combout  = (!\u_CPU_SM|iDSACK~0_combout  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datad(\u_CPU_SM|iDSACK~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1 .lut_mask = 16'h00EC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1_combout ) # 
// ((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1_combout  & \_STERM~input_o )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_Z~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|AA~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~1_combout ),
	.datad(\_STERM~input_o ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2 .lut_mask = 16'hFDFC;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~3_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout  & \DSK1_IN_~combout ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[43]~17_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PDS_d~5_combout ),
	.datac(\DSK1_IN_~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~3 .lut_mask = 16'hFFB3;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \u_CPU_SM|DIEH (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|DIEH_d~3_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|DIEH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|DIEH .is_wysiwyg = "true";
defparam \u_CPU_SM|DIEH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[23]~3 (
// Equation(s):
// \u_datapath|FIFO_ID[23]~3_combout  = (!\u_SCSI_SM|S2F_o~q  & ((\u_SCSI_SM|CPU2S_o~q ) # (\u_CPU_SM|DIEH~q )))

	.dataa(gnd),
	.datab(\u_SCSI_SM|CPU2S_o~q ),
	.datac(\u_SCSI_SM|S2F_o~q ),
	.datad(\u_CPU_SM|DIEH~q ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[23]~3 .lut_mask = 16'h0F0C;
defparam \u_datapath|FIFO_ID[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[16]~5 (
// Equation(s):
// \u_datapath|FIFO_ID[16]~5_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[0]~input_o ) # ((\DATA_IO[16]~input_o  & \u_datapath|FIFO_ID[23]~3_combout )))) # (!\u_SCSI_SM|S2F_o~q  & (\DATA_IO[16]~input_o  & (\u_datapath|FIFO_ID[23]~3_combout )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\DATA_IO[16]~input_o ),
	.datac(\u_datapath|FIFO_ID[23]~3_combout ),
	.datad(\PD_PORT[0]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[16]~5 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1_combout  = ((\_STERM~input_o  & !\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4_combout )) # (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout )

	.dataa(gnd),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PAS_Y~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1 .lut_mask = 16'h33F3;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \u_CPU_SM|PLHW (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|PLHW_d~1_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|PLHW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|PLHW .is_wysiwyg = "true";
defparam \u_CPU_SM|PLHW .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas LHW(
	.clk(!\SCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CPU_SM|PLHW~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LHW~q ),
	.prn(vcc));
// synopsys translate_off
defparam LHW.is_wysiwyg = "true";
defparam LHW.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
fiftyfivenm_lcell_comb \int_fifo|u_write_strobes|UMWS (
// Equation(s):
// \int_fifo|u_write_strobes|UMWS~combout  = (\LHW~q ) # ((\int_fifo|u_write_strobes|LLWS~4_combout  & (\int_fifo|u_byte_ptr|BO0~q  & !\int_fifo|u_byte_ptr|BO1~q )))

	.dataa(\int_fifo|u_write_strobes|LLWS~4_combout ),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\LHW~q ),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|UMWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UMWS .lut_mask = 16'hF0F8;
defparam \int_fifo|u_write_strobes|UMWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
fiftyfivenm_lcell_comb \int_fifo|BUFFER[6][16]~34 (
// Equation(s):
// \int_fifo|BUFFER[6][16]~34_combout  = (\int_fifo|u_next_in_cntr|COUNT [2] & (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UMWS~combout  & \int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][16]~34 .lut_mask = 16'h2000;
defparam \int_fifo|BUFFER[6][16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \int_fifo|BUFFER[6][16] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[16]~5_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][16] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
fiftyfivenm_lcell_comb \int_fifo|BUFFER[7][16]~46 (
// Equation(s):
// \int_fifo|BUFFER[7][16]~46_combout  = (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UMWS~combout  & \int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[7][16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[7][16]~46 .lut_mask = 16'h8000;
defparam \int_fifo|BUFFER[7][16]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \int_fifo|BUFFER[7][16] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[16]~5_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][16]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][16] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
fiftyfivenm_lcell_comb \int_fifo|BUFFER[5][16]~35 (
// Equation(s):
// \int_fifo|BUFFER[5][16]~35_combout  = (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UMWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][16]~35 .lut_mask = 16'h0080;
defparam \int_fifo|BUFFER[5][16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \int_fifo|BUFFER[5][16] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[16]~5_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][16] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
fiftyfivenm_lcell_comb \int_fifo|BUFFER[4][16]~36 (
// Equation(s):
// \int_fifo|BUFFER[4][16]~36_combout  = (\int_fifo|u_next_in_cntr|COUNT [2] & (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UMWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[4][16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[4][16]~36 .lut_mask = 16'h0020;
defparam \int_fifo|BUFFER[4][16]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N31
dffeas \int_fifo|BUFFER[4][16] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[16]~5_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][16]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][16] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N30
fiftyfivenm_lcell_comb \int_fifo|Mux15~0 (
// Equation(s):
// \int_fifo|Mux15~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][16]~q ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][16]~q  & !\int_fifo|u_next_out_cntr|COUNT 
// [1]))))

	.dataa(\int_fifo|BUFFER[5][16]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][16]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~0 .lut_mask = 16'hCCB8;
defparam \int_fifo|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
fiftyfivenm_lcell_comb \int_fifo|Mux15~1 (
// Equation(s):
// \int_fifo|Mux15~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux15~0_combout  & ((\int_fifo|BUFFER[7][16]~q ))) # (!\int_fifo|Mux15~0_combout  & (\int_fifo|BUFFER[6][16]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux15~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][16]~q ),
	.datac(\int_fifo|BUFFER[7][16]~q ),
	.datad(\int_fifo|Mux15~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
fiftyfivenm_lcell_comb \int_fifo|BUFFER[0][16]~39 (
// Equation(s):
// \int_fifo|BUFFER[0][16]~39_combout  = (!\int_fifo|u_next_in_cntr|COUNT [2] & (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UMWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[0][16]~39_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[0][16]~39 .lut_mask = 16'h0010;
defparam \int_fifo|BUFFER[0][16]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N27
dffeas \int_fifo|BUFFER[0][16] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[16]~5_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][16]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][16] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
fiftyfivenm_lcell_comb \int_fifo|BUFFER[2][16]~38 (
// Equation(s):
// \int_fifo|BUFFER[2][16]~38_combout  = (!\int_fifo|u_next_in_cntr|COUNT [2] & (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UMWS~combout  & \int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][16]~38 .lut_mask = 16'h1000;
defparam \int_fifo|BUFFER[2][16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \int_fifo|BUFFER[2][16] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[16]~5_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][16]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][16] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N26
fiftyfivenm_lcell_comb \int_fifo|Mux15~2 (
// Equation(s):
// \int_fifo|Mux15~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][16]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][16]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][16]~q ),
	.datad(\int_fifo|BUFFER[2][16]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
fiftyfivenm_lcell_comb \int_fifo|BUFFER[1][16]~37 (
// Equation(s):
// \int_fifo|BUFFER[1][16]~37_combout  = (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UMWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[1][16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[1][16]~37 .lut_mask = 16'h0040;
defparam \int_fifo|BUFFER[1][16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N29
dffeas \int_fifo|BUFFER[1][16] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[16]~5_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][16] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
fiftyfivenm_lcell_comb \int_fifo|BUFFER[3][16]~47 (
// Equation(s):
// \int_fifo|BUFFER[3][16]~47_combout  = (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UMWS~combout  & \int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UMWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][16]~47 .lut_mask = 16'h4000;
defparam \int_fifo|BUFFER[3][16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N11
dffeas \int_fifo|BUFFER[3][16] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[16]~5_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][16]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][16] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N28
fiftyfivenm_lcell_comb \int_fifo|Mux15~3 (
// Equation(s):
// \int_fifo|Mux15~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux15~2_combout  & ((\int_fifo|BUFFER[3][16]~q ))) # (!\int_fifo|Mux15~2_combout  & (\int_fifo|BUFFER[1][16]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux15~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux15~2_combout ),
	.datac(\int_fifo|BUFFER[1][16]~q ),
	.datad(\int_fifo|BUFFER[3][16]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N24
fiftyfivenm_lcell_comb \int_fifo|Mux15~4 (
// Equation(s):
// \int_fifo|Mux15~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux15~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux15~3_combout )))

	.dataa(\int_fifo|Mux15~1_combout ),
	.datab(\int_fifo|Mux15~3_combout ),
	.datac(gnd),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N25
dffeas \int_fifo|FIFO_OD[16] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[16] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout  & ((\u_CPU_SM|iDSACK~0_combout  & (\_STERM~input_o )) # (!\u_CPU_SM|iDSACK~0_combout  & ((\DSK1_IN_~combout )))))

	.dataa(\u_CPU_SM|iDSACK~0_combout ),
	.datab(\_STERM~input_o ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~7_combout ),
	.datad(\DSK1_IN_~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0 .lut_mask = 16'hD080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11 .lut_mask = 16'h0F00;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] & (!\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3] & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4] $ (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0 .lut_mask = 16'h0014;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout  = (\_STERM~input_o  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11_combout )) # (!\_STERM~input_o  & (((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout 
//  & \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]))))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11_combout ),
	.datab(\_STERM~input_o ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_Y~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1 .lut_mask = 16'hB888;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~2_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~6_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~2 .lut_mask = 16'hFFF8;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N9
dffeas \u_CPU_SM|BRIDGEOUT (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|BRIDGEOUT_d~2_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|BRIDGEOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|BRIDGEOUT .is_wysiwyg = "true";
defparam \u_CPU_SM|BRIDGEOUT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~0 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~0_combout  = (\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [0]))) # (!\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [16]))

	.dataa(gnd),
	.datab(\int_fifo|FIFO_OD [16]),
	.datac(\int_fifo|FIFO_OD [0]),
	.datad(\u_CPU_SM|BRIDGEOUT~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~0 .lut_mask = 16'hF0CC;
defparam \u_datapath|u_datapath_output|UD_LATCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \u_datapath|u_datapath_output|UD_LATCH[0] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[0] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \u_registers|SSPBDAT[16] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[16]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[16] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2] $ (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [2]),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0 .lut_mask = 16'hFFBE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout  & ((\u_CPU_SM|iDSACK~0_combout  & (\_STERM~input_o )) # (!\u_CPU_SM|iDSACK~0_combout  & ((\DSK1_IN_~combout )))))

	.dataa(\_STERM~input_o ),
	.datab(\DSK1_IN_~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_X~0_combout ),
	.datad(\u_CPU_SM|iDSACK~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0 .lut_mask = 16'h0A0C;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0] & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout ) # ((!\_STERM~input_o  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ))))

	.dataa(\_STERM~input_o ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1 .lut_mask = 16'hF040;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2_combout  = ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout ) # ((!\_STERM~input_o  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ))) # 
// (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.datab(\_STERM~input_o ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~13_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2 .lut_mask = 16'hF7F5;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N15
dffeas \u_CPU_SM|F2CPUH (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|F2CPUH_d~2_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|F2CPUH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|F2CPUH .is_wysiwyg = "true";
defparam \u_CPU_SM|F2CPUH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[16]~42 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[16]~42_combout  = (\u_CPU_SM|F2CPUH~q  & (((\u_datapath|u_datapath_output|UD_LATCH [0])))) # (!\u_CPU_SM|F2CPUH~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & ((\u_registers|SSPBDAT [16]))))

	.dataa(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datab(\u_datapath|u_datapath_output|UD_LATCH [0]),
	.datac(\u_registers|SSPBDAT [16]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[16]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[16]~42 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[16]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[16]~43 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[16]~43_combout  = (\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0])) # (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[16]~42_combout )))

	.dataa(gnd),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]),
	.datad(\u_datapath|u_datapath_output|DATA[16]~42_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[16]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[16]~43 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|DATA[16]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \u_registers|SSPBDAT[17] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[17]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[17] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[17]~10 (
// Equation(s):
// \u_datapath|FIFO_ID[17]~10_combout  = (\PD_PORT[1]~input_o  & ((\u_SCSI_SM|S2F_o~q ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[17]~input_o )))) # (!\PD_PORT[1]~input_o  & (\u_datapath|FIFO_ID[23]~3_combout  & ((\DATA_IO[17]~input_o ))))

	.dataa(\PD_PORT[1]~input_o ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\u_SCSI_SM|S2F_o~q ),
	.datad(\DATA_IO[17]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[17]~10 .lut_mask = 16'hECA0;
defparam \u_datapath|FIFO_ID[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N1
dffeas \int_fifo|BUFFER[5][17] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[17]~10_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][17] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N11
dffeas \int_fifo|BUFFER[4][17] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[17]~10_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][16]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][17] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N10
fiftyfivenm_lcell_comb \int_fifo|Mux14~0 (
// Equation(s):
// \int_fifo|Mux14~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][17]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][17]~q )))))

	.dataa(\int_fifo|BUFFER[5][17]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][17]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N3
dffeas \int_fifo|BUFFER[7][17] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[17]~10_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][16]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][17] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \int_fifo|BUFFER[6][17] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[17]~10_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][17] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
fiftyfivenm_lcell_comb \int_fifo|Mux14~1 (
// Equation(s):
// \int_fifo|Mux14~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux14~0_combout  & (\int_fifo|BUFFER[7][17]~q )) # (!\int_fifo|Mux14~0_combout  & ((\int_fifo|BUFFER[6][17]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux14~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux14~0_combout ),
	.datac(\int_fifo|BUFFER[7][17]~q ),
	.datad(\int_fifo|BUFFER[6][17]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~1 .lut_mask = 16'hE6C4;
defparam \int_fifo|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N7
dffeas \int_fifo|BUFFER[0][17] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[17]~10_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][16]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][17] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N21
dffeas \int_fifo|BUFFER[2][17] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[17]~10_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][16]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][17] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N6
fiftyfivenm_lcell_comb \int_fifo|Mux14~2 (
// Equation(s):
// \int_fifo|Mux14~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][17]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][17]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][17]~q ),
	.datad(\int_fifo|BUFFER[2][17]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N31
dffeas \int_fifo|BUFFER[1][17] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[17]~10_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][17] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \int_fifo|BUFFER[3][17] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[17]~10_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][16]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][17] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N30
fiftyfivenm_lcell_comb \int_fifo|Mux14~3 (
// Equation(s):
// \int_fifo|Mux14~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux14~2_combout  & ((\int_fifo|BUFFER[3][17]~q ))) # (!\int_fifo|Mux14~2_combout  & (\int_fifo|BUFFER[1][17]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux14~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux14~2_combout ),
	.datac(\int_fifo|BUFFER[1][17]~q ),
	.datad(\int_fifo|BUFFER[3][17]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N22
fiftyfivenm_lcell_comb \int_fifo|Mux14~4 (
// Equation(s):
// \int_fifo|Mux14~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux14~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux14~3_combout )))

	.dataa(\int_fifo|Mux14~1_combout ),
	.datab(gnd),
	.datac(\int_fifo|Mux14~3_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~4 .lut_mask = 16'hAAF0;
defparam \int_fifo|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N23
dffeas \int_fifo|FIFO_OD[17] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[17] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~1 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~1_combout  = (\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [1])) # (!\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [17])))

	.dataa(gnd),
	.datab(\u_CPU_SM|BRIDGEOUT~q ),
	.datac(\int_fifo|FIFO_OD [1]),
	.datad(\int_fifo|FIFO_OD [17]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~1 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|UD_LATCH~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N25
dffeas \u_datapath|u_datapath_output|UD_LATCH[1] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[1] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[17]~44 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[17]~44_combout  = (\u_CPU_SM|F2CPUH~q  & (((\u_datapath|u_datapath_output|UD_LATCH [1])))) # (!\u_CPU_SM|F2CPUH~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|SSPBDAT [17])))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [17]),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[17]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[17]~44 .lut_mask = 16'hEA40;
defparam \u_datapath|u_datapath_output|DATA[17]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[17]~45 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[17]~45_combout  = (\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1])) # (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[17]~44_combout )))

	.dataa(gnd),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]),
	.datad(\u_datapath|u_datapath_output|DATA[17]~44_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[17]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[17]~45 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|DATA[17]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[18]~15 (
// Equation(s):
// \u_datapath|FIFO_ID[18]~15_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[2]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[18]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & (\DATA_IO[18]~input_o )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\DATA_IO[18]~input_o ),
	.datad(\PD_PORT[2]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[18]~15 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N15
dffeas \int_fifo|BUFFER[3][18] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[18]~15_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][16]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][18] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N21
dffeas \int_fifo|BUFFER[1][18] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[18]~15_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][18] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N15
dffeas \int_fifo|BUFFER[0][18] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[18]~15_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][16]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][18] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \int_fifo|BUFFER[2][18] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[18]~15_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][16]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][18] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N14
fiftyfivenm_lcell_comb \int_fifo|Mux13~2 (
// Equation(s):
// \int_fifo|Mux13~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][18]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][18]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][18]~q ),
	.datad(\int_fifo|BUFFER[2][18]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N20
fiftyfivenm_lcell_comb \int_fifo|Mux13~3 (
// Equation(s):
// \int_fifo|Mux13~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux13~2_combout  & (\int_fifo|BUFFER[3][18]~q )) # (!\int_fifo|Mux13~2_combout  & ((\int_fifo|BUFFER[1][18]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux13~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][18]~q ),
	.datac(\int_fifo|BUFFER[1][18]~q ),
	.datad(\int_fifo|Mux13~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N9
dffeas \int_fifo|BUFFER[6][18] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[18]~15_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][18] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \int_fifo|BUFFER[7][18] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[18]~15_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][16]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][18] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N13
dffeas \int_fifo|BUFFER[5][18] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[18]~15_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][18] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N3
dffeas \int_fifo|BUFFER[4][18] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[18]~15_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][16]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][18] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N2
fiftyfivenm_lcell_comb \int_fifo|Mux13~0 (
// Equation(s):
// \int_fifo|Mux13~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][18]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][18]~q )))))

	.dataa(\int_fifo|BUFFER[5][18]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][18]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
fiftyfivenm_lcell_comb \int_fifo|Mux13~1 (
// Equation(s):
// \int_fifo|Mux13~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux13~0_combout  & ((\int_fifo|BUFFER[7][18]~q ))) # (!\int_fifo|Mux13~0_combout  & (\int_fifo|BUFFER[6][18]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux13~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][18]~q ),
	.datac(\int_fifo|BUFFER[7][18]~q ),
	.datad(\int_fifo|Mux13~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N12
fiftyfivenm_lcell_comb \int_fifo|Mux13~4 (
// Equation(s):
// \int_fifo|Mux13~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux13~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux13~3_combout ))

	.dataa(gnd),
	.datab(\int_fifo|Mux13~3_combout ),
	.datac(\int_fifo|Mux13~1_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~4 .lut_mask = 16'hF0CC;
defparam \int_fifo|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N13
dffeas \int_fifo|FIFO_OD[18] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[18] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~2 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~2_combout  = (\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [2]))) # (!\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [18]))

	.dataa(gnd),
	.datab(\u_CPU_SM|BRIDGEOUT~q ),
	.datac(\int_fifo|FIFO_OD [18]),
	.datad(\int_fifo|FIFO_OD [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~2 .lut_mask = 16'hFC30;
defparam \u_datapath|u_datapath_output|UD_LATCH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N15
dffeas \u_datapath|u_datapath_output|UD_LATCH[2] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[2] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \u_registers|SSPBDAT[18] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[18]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[18] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[18]~46 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[18]~46_combout  = (\u_CPU_SM|F2CPUH~q  & (\u_datapath|u_datapath_output|UD_LATCH [2])) # (!\u_CPU_SM|F2CPUH~q  & (((\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & \u_registers|SSPBDAT [18]))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [2]),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [18]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[18]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[18]~46 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_output|DATA[18]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[18]~47 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[18]~47_combout  = (\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2])) # (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[18]~46_combout )))

	.dataa(\u_SCSI_SM|S2CPU_o~q ),
	.datab(gnd),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]),
	.datad(\u_datapath|u_datapath_output|DATA[18]~46_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[18]~47 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|DATA[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \u_registers|SSPBDAT[19] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[19]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[19] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N2
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[19]~20 (
// Equation(s):
// \u_datapath|FIFO_ID[19]~20_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[3]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[19]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & (\DATA_IO[19]~input_o )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\DATA_IO[19]~input_o ),
	.datad(\PD_PORT[3]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[19]~20 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N25
dffeas \int_fifo|BUFFER[6][19] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[19]~20_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][19] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N7
dffeas \int_fifo|BUFFER[7][19] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[19]~20_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][16]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][19] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N9
dffeas \int_fifo|BUFFER[5][19] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[19]~20_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][19] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N27
dffeas \int_fifo|BUFFER[4][19] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[19]~20_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][16]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][19] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N26
fiftyfivenm_lcell_comb \int_fifo|Mux12~0 (
// Equation(s):
// \int_fifo|Mux12~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][19]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][19]~q )))))

	.dataa(\int_fifo|BUFFER[5][19]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][19]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
fiftyfivenm_lcell_comb \int_fifo|Mux12~1 (
// Equation(s):
// \int_fifo|Mux12~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux12~0_combout  & ((\int_fifo|BUFFER[7][19]~q ))) # (!\int_fifo|Mux12~0_combout  & (\int_fifo|BUFFER[6][19]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux12~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][19]~q ),
	.datac(\int_fifo|BUFFER[7][19]~q ),
	.datad(\int_fifo|Mux12~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N23
dffeas \int_fifo|BUFFER[0][19] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[19]~20_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][16]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][19] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N13
dffeas \int_fifo|BUFFER[2][19] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[19]~20_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][16]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][19] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N22
fiftyfivenm_lcell_comb \int_fifo|Mux12~2 (
// Equation(s):
// \int_fifo|Mux12~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][19]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][19]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][19]~q ),
	.datad(\int_fifo|BUFFER[2][19]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N15
dffeas \int_fifo|BUFFER[1][19] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[19]~20_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][19] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N3
dffeas \int_fifo|BUFFER[3][19] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[19]~20_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][16]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][19] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N14
fiftyfivenm_lcell_comb \int_fifo|Mux12~3 (
// Equation(s):
// \int_fifo|Mux12~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux12~2_combout  & ((\int_fifo|BUFFER[3][19]~q ))) # (!\int_fifo|Mux12~2_combout  & (\int_fifo|BUFFER[1][19]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux12~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux12~2_combout ),
	.datac(\int_fifo|BUFFER[1][19]~q ),
	.datad(\int_fifo|BUFFER[3][19]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N26
fiftyfivenm_lcell_comb \int_fifo|Mux12~4 (
// Equation(s):
// \int_fifo|Mux12~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux12~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux12~3_combout )))

	.dataa(\int_fifo|Mux12~1_combout ),
	.datab(gnd),
	.datac(\int_fifo|Mux12~3_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~4 .lut_mask = 16'hAAF0;
defparam \int_fifo|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N27
dffeas \int_fifo|FIFO_OD[19] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[19] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~3 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~3_combout  = (\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [3])) # (!\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [19])))

	.dataa(gnd),
	.datab(\u_CPU_SM|BRIDGEOUT~q ),
	.datac(\int_fifo|FIFO_OD [3]),
	.datad(\int_fifo|FIFO_OD [19]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~3 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|UD_LATCH~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \u_datapath|u_datapath_output|UD_LATCH[3] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[3] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[19]~48 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[19]~48_combout  = (\u_CPU_SM|F2CPUH~q  & (((\u_datapath|u_datapath_output|UD_LATCH [3])))) # (!\u_CPU_SM|F2CPUH~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|SSPBDAT [19])))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [19]),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[19]~48 .lut_mask = 16'hEA40;
defparam \u_datapath|u_datapath_output|DATA[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[19]~49 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[19]~49_combout  = (\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3])) # (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[19]~48_combout )))

	.dataa(gnd),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]),
	.datad(\u_datapath|u_datapath_output|DATA[19]~48_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[19]~49 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|DATA[19]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[20]~25 (
// Equation(s):
// \u_datapath|FIFO_ID[20]~25_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[4]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[20]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[20]~input_o ))))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\PD_PORT[4]~input_o ),
	.datac(\u_datapath|FIFO_ID[23]~3_combout ),
	.datad(\DATA_IO[20]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[20]~25 .lut_mask = 16'hF888;
defparam \u_datapath|FIFO_ID[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \int_fifo|BUFFER[3][20] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[20]~25_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][16]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][20] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N17
dffeas \int_fifo|BUFFER[1][20] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[20]~25_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][20] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N3
dffeas \int_fifo|BUFFER[0][20] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[20]~25_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][16]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][20] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \int_fifo|BUFFER[2][20] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[20]~25_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][16]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][20] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
fiftyfivenm_lcell_comb \int_fifo|Mux11~2 (
// Equation(s):
// \int_fifo|Mux11~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][20]~q ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][20]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][20]~q ),
	.datad(\int_fifo|BUFFER[2][20]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N16
fiftyfivenm_lcell_comb \int_fifo|Mux11~3 (
// Equation(s):
// \int_fifo|Mux11~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux11~2_combout  & (\int_fifo|BUFFER[3][20]~q )) # (!\int_fifo|Mux11~2_combout  & ((\int_fifo|BUFFER[1][20]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux11~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][20]~q ),
	.datac(\int_fifo|BUFFER[1][20]~q ),
	.datad(\int_fifo|Mux11~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \int_fifo|BUFFER[5][20] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[20]~25_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][20] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N19
dffeas \int_fifo|BUFFER[4][20] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[20]~25_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][16]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][20] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N18
fiftyfivenm_lcell_comb \int_fifo|Mux11~0 (
// Equation(s):
// \int_fifo|Mux11~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][20]~q ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][20]~q  & !\int_fifo|u_next_out_cntr|COUNT 
// [1]))))

	.dataa(\int_fifo|BUFFER[5][20]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][20]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~0 .lut_mask = 16'hCCB8;
defparam \int_fifo|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N19
dffeas \int_fifo|BUFFER[7][20] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[20]~25_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][16]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][20] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N13
dffeas \int_fifo|BUFFER[6][20] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[20]~25_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][20] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N18
fiftyfivenm_lcell_comb \int_fifo|Mux11~1 (
// Equation(s):
// \int_fifo|Mux11~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux11~0_combout  & (\int_fifo|BUFFER[7][20]~q )) # (!\int_fifo|Mux11~0_combout  & ((\int_fifo|BUFFER[6][20]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux11~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux11~0_combout ),
	.datac(\int_fifo|BUFFER[7][20]~q ),
	.datad(\int_fifo|BUFFER[6][20]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~1 .lut_mask = 16'hE6C4;
defparam \int_fifo|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N0
fiftyfivenm_lcell_comb \int_fifo|Mux11~4 (
// Equation(s):
// \int_fifo|Mux11~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux11~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux11~3_combout ))

	.dataa(gnd),
	.datab(\int_fifo|Mux11~3_combout ),
	.datac(\int_fifo|Mux11~1_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~4 .lut_mask = 16'hF0CC;
defparam \int_fifo|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N1
dffeas \int_fifo|FIFO_OD[20] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[20] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~4 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~4_combout  = (\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [4]))) # (!\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [20]))

	.dataa(gnd),
	.datab(\int_fifo|FIFO_OD [20]),
	.datac(\u_CPU_SM|BRIDGEOUT~q ),
	.datad(\int_fifo|FIFO_OD [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~4 .lut_mask = 16'hFC0C;
defparam \u_datapath|u_datapath_output|UD_LATCH~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N1
dffeas \u_datapath|u_datapath_output|UD_LATCH[4] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[4] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \u_registers|SSPBDAT[20] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[20]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[20] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[20]~50 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[20]~50_combout  = (\u_CPU_SM|F2CPUH~q  & (((\u_datapath|u_datapath_output|UD_LATCH [4])))) # (!\u_CPU_SM|F2CPUH~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & ((\u_registers|SSPBDAT [20]))))

	.dataa(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datab(\u_datapath|u_datapath_output|UD_LATCH [4]),
	.datac(\u_registers|SSPBDAT [20]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[20]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[20]~50 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[20]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[20]~51 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[20]~51_combout  = (\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]))) # (!\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_output|DATA[20]~50_combout ))

	.dataa(\u_datapath|u_datapath_output|DATA[20]~50_combout ),
	.datab(gnd),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[20]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[20]~51 .lut_mask = 16'hF0AA;
defparam \u_datapath|u_datapath_output|DATA[20]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[21]~30 (
// Equation(s):
// \u_datapath|FIFO_ID[21]~30_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[5]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[21]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & (\DATA_IO[21]~input_o )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\DATA_IO[21]~input_o ),
	.datad(\PD_PORT[5]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[21]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[21]~30 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[21]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N31
dffeas \int_fifo|BUFFER[3][21] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[21]~30_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][16]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][21] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N11
dffeas \int_fifo|BUFFER[1][21] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[21]~30_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][21] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N9
dffeas \int_fifo|BUFFER[2][21] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[21]~30_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][16]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][21] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N11
dffeas \int_fifo|BUFFER[0][21] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[21]~30_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][16]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][21] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N10
fiftyfivenm_lcell_comb \int_fifo|Mux10~2 (
// Equation(s):
// \int_fifo|Mux10~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][21]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][21]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][21]~q ),
	.datac(\int_fifo|BUFFER[0][21]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N10
fiftyfivenm_lcell_comb \int_fifo|Mux10~3 (
// Equation(s):
// \int_fifo|Mux10~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux10~2_combout  & (\int_fifo|BUFFER[3][21]~q )) # (!\int_fifo|Mux10~2_combout  & ((\int_fifo|BUFFER[1][21]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux10~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][21]~q ),
	.datac(\int_fifo|BUFFER[1][21]~q ),
	.datad(\int_fifo|Mux10~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \int_fifo|BUFFER[6][21] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[21]~30_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][21] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N15
dffeas \int_fifo|BUFFER[7][21] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[21]~30_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][16]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][21] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N21
dffeas \int_fifo|BUFFER[5][21] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[21]~30_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][21] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N23
dffeas \int_fifo|BUFFER[4][21] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[21]~30_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][16]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][21] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N22
fiftyfivenm_lcell_comb \int_fifo|Mux10~0 (
// Equation(s):
// \int_fifo|Mux10~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][21]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][21]~q )))))

	.dataa(\int_fifo|BUFFER[5][21]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][21]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
fiftyfivenm_lcell_comb \int_fifo|Mux10~1 (
// Equation(s):
// \int_fifo|Mux10~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux10~0_combout  & ((\int_fifo|BUFFER[7][21]~q ))) # (!\int_fifo|Mux10~0_combout  & (\int_fifo|BUFFER[6][21]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux10~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][21]~q ),
	.datac(\int_fifo|BUFFER[7][21]~q ),
	.datad(\int_fifo|Mux10~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N2
fiftyfivenm_lcell_comb \int_fifo|Mux10~4 (
// Equation(s):
// \int_fifo|Mux10~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux10~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux10~3_combout ))

	.dataa(\int_fifo|Mux10~3_combout ),
	.datab(gnd),
	.datac(\int_fifo|Mux10~1_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~4 .lut_mask = 16'hF0AA;
defparam \int_fifo|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N3
dffeas \int_fifo|FIFO_OD[21] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[21] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~5 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~5_combout  = (\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [5]))) # (!\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [21]))

	.dataa(\int_fifo|FIFO_OD [21]),
	.datab(gnd),
	.datac(\int_fifo|FIFO_OD [5]),
	.datad(\u_CPU_SM|BRIDGEOUT~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~5 .lut_mask = 16'hF0AA;
defparam \u_datapath|u_datapath_output|UD_LATCH~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \u_datapath|u_datapath_output|UD_LATCH[5] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[5] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \u_registers|SSPBDAT[21] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[21]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[21] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[21]~52 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[21]~52_combout  = (\u_CPU_SM|F2CPUH~q  & (\u_datapath|u_datapath_output|UD_LATCH [5])) # (!\u_CPU_SM|F2CPUH~q  & (((\u_registers|SSPBDAT [21] & \u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [5]),
	.datab(\u_CPU_SM|F2CPUH~q ),
	.datac(\u_registers|SSPBDAT [21]),
	.datad(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[21]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[21]~52 .lut_mask = 16'hB888;
defparam \u_datapath|u_datapath_output|DATA[21]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[21]~53 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[21]~53_combout  = (\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]))) # (!\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_output|DATA[21]~52_combout ))

	.dataa(gnd),
	.datab(\u_datapath|u_datapath_output|DATA[21]~52_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[21]~53 .lut_mask = 16'hF0CC;
defparam \u_datapath|u_datapath_output|DATA[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[22]~35 (
// Equation(s):
// \u_datapath|FIFO_ID[22]~35_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[6]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[22]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & (\DATA_IO[22]~input_o )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\DATA_IO[22]~input_o ),
	.datad(\PD_PORT[6]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[22]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[22]~35 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[22]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N25
dffeas \int_fifo|BUFFER[5][22] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[22]~35_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][22] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N15
dffeas \int_fifo|BUFFER[4][22] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[22]~35_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][16]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][22] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N14
fiftyfivenm_lcell_comb \int_fifo|Mux9~0 (
// Equation(s):
// \int_fifo|Mux9~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][22]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][22]~q )))))

	.dataa(\int_fifo|BUFFER[5][22]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][22]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N31
dffeas \int_fifo|BUFFER[7][22] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[22]~35_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][16]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][22] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \int_fifo|BUFFER[6][22] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[22]~35_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][22] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
fiftyfivenm_lcell_comb \int_fifo|Mux9~1 (
// Equation(s):
// \int_fifo|Mux9~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux9~0_combout  & (\int_fifo|BUFFER[7][22]~q )) # (!\int_fifo|Mux9~0_combout  & ((\int_fifo|BUFFER[6][22]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux9~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux9~0_combout ),
	.datac(\int_fifo|BUFFER[7][22]~q ),
	.datad(\int_fifo|BUFFER[6][22]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~1 .lut_mask = 16'hE6C4;
defparam \int_fifo|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \int_fifo|BUFFER[2][22] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[22]~35_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][16]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][22] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N31
dffeas \int_fifo|BUFFER[0][22] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[22]~35_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][16]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][22] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
fiftyfivenm_lcell_comb \int_fifo|Mux9~2 (
// Equation(s):
// \int_fifo|Mux9~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][22]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][22]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][22]~q ),
	.datac(\int_fifo|BUFFER[0][22]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N9
dffeas \int_fifo|BUFFER[1][22] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[22]~35_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][22] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N27
dffeas \int_fifo|BUFFER[3][22] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[22]~35_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][16]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][22] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N8
fiftyfivenm_lcell_comb \int_fifo|Mux9~3 (
// Equation(s):
// \int_fifo|Mux9~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux9~2_combout  & ((\int_fifo|BUFFER[3][22]~q ))) # (!\int_fifo|Mux9~2_combout  & (\int_fifo|BUFFER[1][22]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux9~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux9~2_combout ),
	.datac(\int_fifo|BUFFER[1][22]~q ),
	.datad(\int_fifo|BUFFER[3][22]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N4
fiftyfivenm_lcell_comb \int_fifo|Mux9~4 (
// Equation(s):
// \int_fifo|Mux9~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux9~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux9~3_combout )))

	.dataa(gnd),
	.datab(\int_fifo|Mux9~1_combout ),
	.datac(\int_fifo|Mux9~3_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~4 .lut_mask = 16'hCCF0;
defparam \int_fifo|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \int_fifo|FIFO_OD[22] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[22] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~6 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~6_combout  = (\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [6])) # (!\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [22])))

	.dataa(\int_fifo|FIFO_OD [6]),
	.datab(\int_fifo|FIFO_OD [22]),
	.datac(\u_CPU_SM|BRIDGEOUT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~6 .lut_mask = 16'hACAC;
defparam \u_datapath|u_datapath_output|UD_LATCH~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N11
dffeas \u_datapath|u_datapath_output|UD_LATCH[6] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[6] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N3
dffeas \u_registers|SSPBDAT[22] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[22]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[22] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[22]~54 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[22]~54_combout  = (\u_CPU_SM|F2CPUH~q  & (((\u_datapath|u_datapath_output|UD_LATCH [6])))) # (!\u_CPU_SM|F2CPUH~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & ((\u_registers|SSPBDAT [22]))))

	.dataa(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datab(\u_datapath|u_datapath_output|UD_LATCH [6]),
	.datac(\u_registers|SSPBDAT [22]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[22]~54 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N2
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[22]~55 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[22]~55_combout  = (\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6])) # (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[22]~54_combout )))

	.dataa(gnd),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]),
	.datad(\u_datapath|u_datapath_output|DATA[22]~54_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[22]~55 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|DATA[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N6
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[23]~40 (
// Equation(s):
// \u_datapath|FIFO_ID[23]~40_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[7]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[23]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & (\DATA_IO[23]~input_o )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\DATA_IO[23]~input_o ),
	.datad(\PD_PORT[7]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[23]~40 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \int_fifo|BUFFER[0][23] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[23]~40_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][16]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][23] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \int_fifo|BUFFER[2][23] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[23]~40_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][16]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][23] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N18
fiftyfivenm_lcell_comb \int_fifo|Mux8~2 (
// Equation(s):
// \int_fifo|Mux8~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][23]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][23]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][23]~q ),
	.datad(\int_fifo|BUFFER[2][23]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N7
dffeas \int_fifo|BUFFER[1][23] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[23]~40_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][23] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N7
dffeas \int_fifo|BUFFER[3][23] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[23]~40_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][16]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][23] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N6
fiftyfivenm_lcell_comb \int_fifo|Mux8~3 (
// Equation(s):
// \int_fifo|Mux8~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux8~2_combout  & ((\int_fifo|BUFFER[3][23]~q ))) # (!\int_fifo|Mux8~2_combout  & (\int_fifo|BUFFER[1][23]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux8~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux8~2_combout ),
	.datac(\int_fifo|BUFFER[1][23]~q ),
	.datad(\int_fifo|BUFFER[3][23]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N21
dffeas \int_fifo|BUFFER[6][23] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[23]~40_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][16]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][23] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N27
dffeas \int_fifo|BUFFER[7][23] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[23]~40_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][16]~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][23] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \int_fifo|BUFFER[4][23] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[23]~40_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][16]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][23] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \int_fifo|BUFFER[5][23] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[23]~40_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][23] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N6
fiftyfivenm_lcell_comb \int_fifo|Mux8~0 (
// Equation(s):
// \int_fifo|Mux8~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][23]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [0] & (\int_fifo|BUFFER[4][23]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][23]~q ),
	.datad(\int_fifo|BUFFER[5][23]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
fiftyfivenm_lcell_comb \int_fifo|Mux8~1 (
// Equation(s):
// \int_fifo|Mux8~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux8~0_combout  & ((\int_fifo|BUFFER[7][23]~q ))) # (!\int_fifo|Mux8~0_combout  & (\int_fifo|BUFFER[6][23]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux8~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][23]~q ),
	.datac(\int_fifo|BUFFER[7][23]~q ),
	.datad(\int_fifo|Mux8~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N18
fiftyfivenm_lcell_comb \int_fifo|Mux8~4 (
// Equation(s):
// \int_fifo|Mux8~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux8~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux8~3_combout ))

	.dataa(\int_fifo|Mux8~3_combout ),
	.datab(\int_fifo|Mux8~1_combout ),
	.datac(gnd),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~4 .lut_mask = 16'hCCAA;
defparam \int_fifo|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N19
dffeas \int_fifo|FIFO_OD[23] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[23] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~7 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~7_combout  = (\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [7]))) # (!\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [23]))

	.dataa(\int_fifo|FIFO_OD [23]),
	.datab(\int_fifo|FIFO_OD [7]),
	.datac(gnd),
	.datad(\u_CPU_SM|BRIDGEOUT~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~7 .lut_mask = 16'hCCAA;
defparam \u_datapath|u_datapath_output|UD_LATCH~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \u_datapath|u_datapath_output|UD_LATCH[7] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[7] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \u_registers|SSPBDAT[23] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[23]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[23] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[23]~56 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[23]~56_combout  = (\u_CPU_SM|F2CPUH~q  & (\u_datapath|u_datapath_output|UD_LATCH [7])) # (!\u_CPU_SM|F2CPUH~q  & (((\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & \u_registers|SSPBDAT [23]))))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [7]),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [23]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[23]~56 .lut_mask = 16'hAAC0;
defparam \u_datapath|u_datapath_output|DATA[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[23]~57 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[23]~57_combout  = (\u_SCSI_SM|S2CPU_o~q  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7])) # (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[23]~56_combout )))

	.dataa(\u_SCSI_SM|S2CPU_o~q ),
	.datab(gnd),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]),
	.datad(\u_datapath|u_datapath_output|DATA[23]~56_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[23]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[23]~57 .lut_mask = 16'hF5A0;
defparam \u_datapath|u_datapath_output|DATA[23]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N9
dffeas \u_registers|SSPBDAT[24] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[24]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[24] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[24]~58 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[24]~58_combout  = (!\u_CPU_SM|F2CPUH~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|SSPBDAT [24] & !\u_SCSI_SM|S2CPU_o~q )))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [24]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[24]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[24]~58 .lut_mask = 16'h0040;
defparam \u_datapath|u_datapath_output|DATA[24]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[24]~4 (
// Equation(s):
// \u_datapath|FIFO_ID[24]~4_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[0]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[24]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & (\DATA_IO[24]~input_o )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\DATA_IO[24]~input_o ),
	.datad(\PD_PORT[0]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[24]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[24]~4 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[24]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
fiftyfivenm_lcell_comb \int_fifo|u_write_strobes|UUWS (
// Equation(s):
// \int_fifo|u_write_strobes|UUWS~combout  = (\LHW~q ) # ((\int_fifo|u_write_strobes|LLWS~4_combout  & (!\int_fifo|u_byte_ptr|BO0~q  & !\int_fifo|u_byte_ptr|BO1~q )))

	.dataa(\int_fifo|u_write_strobes|LLWS~4_combout ),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\LHW~q ),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|UUWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UUWS .lut_mask = 16'hF0F2;
defparam \int_fifo|u_write_strobes|UUWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
fiftyfivenm_lcell_comb \int_fifo|BUFFER[6][24]~28 (
// Equation(s):
// \int_fifo|BUFFER[6][24]~28_combout  = (\int_fifo|u_next_in_cntr|COUNT [2] & (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UUWS~combout  & \int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UUWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][24]~28 .lut_mask = 16'h2000;
defparam \int_fifo|BUFFER[6][24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N1
dffeas \int_fifo|BUFFER[6][24] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[24]~4_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][24] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
fiftyfivenm_lcell_comb \int_fifo|BUFFER[5][24]~29 (
// Equation(s):
// \int_fifo|BUFFER[5][24]~29_combout  = (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UUWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UUWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][24]~29 .lut_mask = 16'h0080;
defparam \int_fifo|BUFFER[5][24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \int_fifo|BUFFER[5][24] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[24]~4_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][24] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
fiftyfivenm_lcell_comb \int_fifo|BUFFER[4][24]~30 (
// Equation(s):
// \int_fifo|BUFFER[4][24]~30_combout  = (\int_fifo|u_next_in_cntr|COUNT [2] & (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UUWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UUWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[4][24]~30_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[4][24]~30 .lut_mask = 16'h0020;
defparam \int_fifo|BUFFER[4][24]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \int_fifo|BUFFER[4][24] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[24]~4_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][24] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
fiftyfivenm_lcell_comb \int_fifo|Mux7~0 (
// Equation(s):
// \int_fifo|Mux7~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][24]~q ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][24]~q  & !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[5][24]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][24]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~0 .lut_mask = 16'hCCB8;
defparam \int_fifo|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
fiftyfivenm_lcell_comb \int_fifo|BUFFER[7][24]~44 (
// Equation(s):
// \int_fifo|BUFFER[7][24]~44_combout  = (\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UUWS~combout  & \int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UUWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[7][24]~44_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[7][24]~44 .lut_mask = 16'h8000;
defparam \int_fifo|BUFFER[7][24]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \int_fifo|BUFFER[7][24] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[24]~4_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][24]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][24] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
fiftyfivenm_lcell_comb \int_fifo|Mux7~1 (
// Equation(s):
// \int_fifo|Mux7~1_combout  = (\int_fifo|Mux7~0_combout  & (((\int_fifo|BUFFER[7][24]~q ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux7~0_combout  & (\int_fifo|BUFFER[6][24]~q  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[6][24]~q ),
	.datab(\int_fifo|Mux7~0_combout ),
	.datac(\int_fifo|BUFFER[7][24]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~1 .lut_mask = 16'hE2CC;
defparam \int_fifo|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
fiftyfivenm_lcell_comb \int_fifo|BUFFER[3][24]~45 (
// Equation(s):
// \int_fifo|BUFFER[3][24]~45_combout  = (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UUWS~combout  & \int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UUWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][24]~45 .lut_mask = 16'h4000;
defparam \int_fifo|BUFFER[3][24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \int_fifo|BUFFER[3][24] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[24]~4_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][24]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][24] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
fiftyfivenm_lcell_comb \int_fifo|BUFFER[1][24]~31 (
// Equation(s):
// \int_fifo|BUFFER[1][24]~31_combout  = (!\int_fifo|u_next_in_cntr|COUNT [2] & (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UUWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UUWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[1][24]~31_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[1][24]~31 .lut_mask = 16'h0040;
defparam \int_fifo|BUFFER[1][24]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N19
dffeas \int_fifo|BUFFER[1][24] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[24]~4_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][24] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
fiftyfivenm_lcell_comb \int_fifo|BUFFER[2][24]~32 (
// Equation(s):
// \int_fifo|BUFFER[2][24]~32_combout  = (!\int_fifo|u_next_in_cntr|COUNT [2] & (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UUWS~combout  & \int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UUWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][24]~32_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][24]~32 .lut_mask = 16'h1000;
defparam \int_fifo|BUFFER[2][24]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N5
dffeas \int_fifo|BUFFER[2][24] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[24]~4_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][24]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][24] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
fiftyfivenm_lcell_comb \int_fifo|BUFFER[0][24]~33 (
// Equation(s):
// \int_fifo|BUFFER[0][24]~33_combout  = (!\int_fifo|u_next_in_cntr|COUNT [2] & (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_write_strobes|UUWS~combout  & !\int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_write_strobes|UUWS~combout ),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[0][24]~33_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[0][24]~33 .lut_mask = 16'h0010;
defparam \int_fifo|BUFFER[0][24]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N27
dffeas \int_fifo|BUFFER[0][24] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[24]~4_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][24]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][24] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
fiftyfivenm_lcell_comb \int_fifo|Mux7~2 (
// Equation(s):
// \int_fifo|Mux7~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][24]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][24]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][24]~q ),
	.datac(\int_fifo|BUFFER[0][24]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
fiftyfivenm_lcell_comb \int_fifo|Mux7~3 (
// Equation(s):
// \int_fifo|Mux7~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux7~2_combout  & (\int_fifo|BUFFER[3][24]~q )) # (!\int_fifo|Mux7~2_combout  & ((\int_fifo|BUFFER[1][24]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux7~2_combout ))))

	.dataa(\int_fifo|BUFFER[3][24]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[1][24]~q ),
	.datad(\int_fifo|Mux7~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~3 .lut_mask = 16'hBBC0;
defparam \int_fifo|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
fiftyfivenm_lcell_comb \int_fifo|Mux7~4 (
// Equation(s):
// \int_fifo|Mux7~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux7~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux7~3_combout )))

	.dataa(\int_fifo|Mux7~1_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(gnd),
	.datad(\int_fifo|Mux7~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~4 .lut_mask = 16'hBB88;
defparam \int_fifo|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N13
dffeas \int_fifo|FIFO_OD[24] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[24] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~8 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~8_combout  = (\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [8]))) # (!\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [24]))

	.dataa(gnd),
	.datab(\u_CPU_SM|BRIDGEOUT~q ),
	.datac(\int_fifo|FIFO_OD [24]),
	.datad(\int_fifo|FIFO_OD [8]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~8 .lut_mask = 16'hFC30;
defparam \u_datapath|u_datapath_output|UD_LATCH~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \u_datapath|u_datapath_output|UD_LATCH[8] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[8] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[24]~59 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[24]~59_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[24]~58_combout ) # ((\u_CPU_SM|F2CPUH~q  & \u_datapath|u_datapath_output|UD_LATCH [8]))))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_output|DATA[24]~58_combout ),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [8]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[24]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[24]~59 .lut_mask = 16'h3230;
defparam \u_datapath|u_datapath_output|DATA[24]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \u_registers|SSPBDAT[25] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[25]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[25] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[25]~60 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[25]~60_combout  = (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (!\u_SCSI_SM|S2CPU_o~q  & (\u_registers|SSPBDAT [25] & !\u_CPU_SM|F2CPUH~q )))

	.dataa(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_registers|SSPBDAT [25]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[25]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[25]~60 .lut_mask = 16'h0020;
defparam \u_datapath|u_datapath_output|DATA[25]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[25]~9 (
// Equation(s):
// \u_datapath|FIFO_ID[25]~9_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[1]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[25]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & (\DATA_IO[25]~input_o )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\DATA_IO[25]~input_o ),
	.datad(\PD_PORT[1]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[25]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[25]~9 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[25]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \int_fifo|BUFFER[6][25] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[25]~9_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][25] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \int_fifo|BUFFER[7][25] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[25]~9_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][24]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][25] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N9
dffeas \int_fifo|BUFFER[5][25] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[25]~9_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][25] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \int_fifo|BUFFER[4][25] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[25]~9_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][25] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
fiftyfivenm_lcell_comb \int_fifo|Mux6~0 (
// Equation(s):
// \int_fifo|Mux6~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][25]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][25]~q )))))

	.dataa(\int_fifo|BUFFER[5][25]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][25]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
fiftyfivenm_lcell_comb \int_fifo|Mux6~1 (
// Equation(s):
// \int_fifo|Mux6~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux6~0_combout  & ((\int_fifo|BUFFER[7][25]~q ))) # (!\int_fifo|Mux6~0_combout  & (\int_fifo|BUFFER[6][25]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux6~0_combout ))))

	.dataa(\int_fifo|BUFFER[6][25]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][25]~q ),
	.datad(\int_fifo|Mux6~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~1 .lut_mask = 16'hF388;
defparam \int_fifo|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N7
dffeas \int_fifo|BUFFER[0][25] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[25]~9_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][24]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][25] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \int_fifo|BUFFER[2][25] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[25]~9_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][24]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][25] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
fiftyfivenm_lcell_comb \int_fifo|Mux6~2 (
// Equation(s):
// \int_fifo|Mux6~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][25]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][25]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][25]~q ),
	.datad(\int_fifo|BUFFER[2][25]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N5
dffeas \int_fifo|BUFFER[3][25] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[25]~9_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][24]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][25] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N17
dffeas \int_fifo|BUFFER[1][25] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[25]~9_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][25] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
fiftyfivenm_lcell_comb \int_fifo|Mux6~3 (
// Equation(s):
// \int_fifo|Mux6~3_combout  = (\int_fifo|Mux6~2_combout  & ((\int_fifo|BUFFER[3][25]~q ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux6~2_combout  & (((\int_fifo|BUFFER[1][25]~q  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux6~2_combout ),
	.datab(\int_fifo|BUFFER[3][25]~q ),
	.datac(\int_fifo|BUFFER[1][25]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
fiftyfivenm_lcell_comb \int_fifo|Mux6~4 (
// Equation(s):
// \int_fifo|Mux6~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux6~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux6~3_combout )))

	.dataa(\int_fifo|Mux6~1_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(gnd),
	.datad(\int_fifo|Mux6~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~4 .lut_mask = 16'hBB88;
defparam \int_fifo|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \int_fifo|FIFO_OD[25] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[25] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~9 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~9_combout  = (\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [9])) # (!\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [25])))

	.dataa(\int_fifo|FIFO_OD [9]),
	.datab(gnd),
	.datac(\int_fifo|FIFO_OD [25]),
	.datad(\u_CPU_SM|BRIDGEOUT~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~9 .lut_mask = 16'hAAF0;
defparam \u_datapath|u_datapath_output|UD_LATCH~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \u_datapath|u_datapath_output|UD_LATCH[9] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[9] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[25]~61 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[25]~61_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[25]~60_combout ) # ((\u_CPU_SM|F2CPUH~q  & \u_datapath|u_datapath_output|UD_LATCH [9]))))

	.dataa(\u_datapath|u_datapath_output|DATA[25]~60_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_CPU_SM|F2CPUH~q ),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [9]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[25]~61 .lut_mask = 16'h3222;
defparam \u_datapath|u_datapath_output|DATA[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[26]~14 (
// Equation(s):
// \u_datapath|FIFO_ID[26]~14_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[2]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[26]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & ((\DATA_IO[26]~input_o ))))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\PD_PORT[2]~input_o ),
	.datad(\DATA_IO[26]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[26]~14 .lut_mask = 16'hECA0;
defparam \u_datapath|FIFO_ID[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N9
dffeas \int_fifo|BUFFER[2][26] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[26]~14_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][24]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][26] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N31
dffeas \int_fifo|BUFFER[0][26] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[26]~14_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][24]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][26] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N30
fiftyfivenm_lcell_comb \int_fifo|Mux5~2 (
// Equation(s):
// \int_fifo|Mux5~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][26]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][26]~q )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][26]~q ),
	.datac(\int_fifo|BUFFER[0][26]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \int_fifo|BUFFER[3][26] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[26]~14_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][24]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][26] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N31
dffeas \int_fifo|BUFFER[1][26] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[26]~14_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][26] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
fiftyfivenm_lcell_comb \int_fifo|Mux5~3 (
// Equation(s):
// \int_fifo|Mux5~3_combout  = (\int_fifo|Mux5~2_combout  & ((\int_fifo|BUFFER[3][26]~q ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux5~2_combout  & (((\int_fifo|BUFFER[1][26]~q  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux5~2_combout ),
	.datab(\int_fifo|BUFFER[3][26]~q ),
	.datac(\int_fifo|BUFFER[1][26]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N9
dffeas \int_fifo|BUFFER[6][26] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[26]~14_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][26] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \int_fifo|BUFFER[7][26] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[26]~14_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][24]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][26] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \int_fifo|BUFFER[5][26] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[26]~14_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][26] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N27
dffeas \int_fifo|BUFFER[4][26] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[26]~14_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][26] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
fiftyfivenm_lcell_comb \int_fifo|Mux5~0 (
// Equation(s):
// \int_fifo|Mux5~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][26]~q ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][26]~q  & !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[5][26]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][26]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~0 .lut_mask = 16'hCCB8;
defparam \int_fifo|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
fiftyfivenm_lcell_comb \int_fifo|Mux5~1 (
// Equation(s):
// \int_fifo|Mux5~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux5~0_combout  & ((\int_fifo|BUFFER[7][26]~q ))) # (!\int_fifo|Mux5~0_combout  & (\int_fifo|BUFFER[6][26]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux5~0_combout ))))

	.dataa(\int_fifo|BUFFER[6][26]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][26]~q ),
	.datad(\int_fifo|Mux5~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~1 .lut_mask = 16'hF388;
defparam \int_fifo|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
fiftyfivenm_lcell_comb \int_fifo|Mux5~4 (
// Equation(s):
// \int_fifo|Mux5~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux5~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux5~3_combout ))

	.dataa(\int_fifo|Mux5~3_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(gnd),
	.datad(\int_fifo|Mux5~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~4 .lut_mask = 16'hEE22;
defparam \int_fifo|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N1
dffeas \int_fifo|FIFO_OD[26] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[26] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~10 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~10_combout  = (\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [10])) # (!\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [26])))

	.dataa(gnd),
	.datab(\u_CPU_SM|BRIDGEOUT~q ),
	.datac(\int_fifo|FIFO_OD [10]),
	.datad(\int_fifo|FIFO_OD [26]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~10 .lut_mask = 16'hF3C0;
defparam \u_datapath|u_datapath_output|UD_LATCH~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N1
dffeas \u_datapath|u_datapath_output|UD_LATCH[10] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[10] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N15
dffeas \u_registers|SSPBDAT[26] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[26]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[26] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[26]~62 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[26]~62_combout  = (!\u_CPU_SM|F2CPUH~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|SSPBDAT [26] & !\u_SCSI_SM|S2CPU_o~q )))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [26]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[26]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[26]~62 .lut_mask = 16'h0040;
defparam \u_datapath|u_datapath_output|DATA[26]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N12
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[26]~63 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[26]~63_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[26]~62_combout ) # ((\u_CPU_SM|F2CPUH~q  & \u_datapath|u_datapath_output|UD_LATCH [10]))))

	.dataa(\u_SCSI_SM|S2CPU_o~q ),
	.datab(\u_CPU_SM|F2CPUH~q ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [10]),
	.datad(\u_datapath|u_datapath_output|DATA[26]~62_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[26]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[26]~63 .lut_mask = 16'h5540;
defparam \u_datapath|u_datapath_output|DATA[26]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N5
dffeas \u_registers|SSPBDAT[27] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[27]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[27] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[27]~64 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[27]~64_combout  = (!\u_CPU_SM|F2CPUH~q  & (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (\u_registers|SSPBDAT [27] & !\u_SCSI_SM|S2CPU_o~q )))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datac(\u_registers|SSPBDAT [27]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[27]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[27]~64 .lut_mask = 16'h0040;
defparam \u_datapath|u_datapath_output|DATA[27]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[27]~19 (
// Equation(s):
// \u_datapath|FIFO_ID[27]~19_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[3]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[27]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & (\DATA_IO[27]~input_o )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\DATA_IO[27]~input_o ),
	.datad(\PD_PORT[3]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[27]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[27]~19 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[27]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \int_fifo|BUFFER[6][27] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[27]~19_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][27] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N3
dffeas \int_fifo|BUFFER[7][27] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[27]~19_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][24]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][27] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \int_fifo|BUFFER[5][27] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[27]~19_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][27] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N19
dffeas \int_fifo|BUFFER[4][27] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[27]~19_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][27] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
fiftyfivenm_lcell_comb \int_fifo|Mux4~0 (
// Equation(s):
// \int_fifo|Mux4~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][27]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][27]~q )))))

	.dataa(\int_fifo|BUFFER[5][27]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][27]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
fiftyfivenm_lcell_comb \int_fifo|Mux4~1 (
// Equation(s):
// \int_fifo|Mux4~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux4~0_combout  & ((\int_fifo|BUFFER[7][27]~q ))) # (!\int_fifo|Mux4~0_combout  & (\int_fifo|BUFFER[6][27]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux4~0_combout ))))

	.dataa(\int_fifo|BUFFER[6][27]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][27]~q ),
	.datad(\int_fifo|Mux4~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~1 .lut_mask = 16'hF388;
defparam \int_fifo|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N15
dffeas \int_fifo|BUFFER[0][27] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[27]~19_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][24]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][27] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N1
dffeas \int_fifo|BUFFER[2][27] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[27]~19_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][24]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][27] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
fiftyfivenm_lcell_comb \int_fifo|Mux4~2 (
// Equation(s):
// \int_fifo|Mux4~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][27]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][27]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][27]~q ),
	.datad(\int_fifo|BUFFER[2][27]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \int_fifo|BUFFER[3][27] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[27]~19_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][24]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][27] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N21
dffeas \int_fifo|BUFFER[1][27] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[27]~19_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][27] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
fiftyfivenm_lcell_comb \int_fifo|Mux4~3 (
// Equation(s):
// \int_fifo|Mux4~3_combout  = (\int_fifo|Mux4~2_combout  & ((\int_fifo|BUFFER[3][27]~q ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux4~2_combout  & (((\int_fifo|BUFFER[1][27]~q  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux4~2_combout ),
	.datab(\int_fifo|BUFFER[3][27]~q ),
	.datac(\int_fifo|BUFFER[1][27]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
fiftyfivenm_lcell_comb \int_fifo|Mux4~4 (
// Equation(s):
// \int_fifo|Mux4~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux4~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux4~3_combout )))

	.dataa(\int_fifo|Mux4~1_combout ),
	.datab(\int_fifo|Mux4~3_combout ),
	.datac(gnd),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \int_fifo|FIFO_OD[27] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[27] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~11 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~11_combout  = (\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [11]))) # (!\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [27]))

	.dataa(gnd),
	.datab(\int_fifo|FIFO_OD [27]),
	.datac(\int_fifo|FIFO_OD [11]),
	.datad(\u_CPU_SM|BRIDGEOUT~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~11 .lut_mask = 16'hF0CC;
defparam \u_datapath|u_datapath_output|UD_LATCH~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \u_datapath|u_datapath_output|UD_LATCH[11] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[11] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[27]~65 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[27]~65_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[27]~64_combout ) # ((\u_CPU_SM|F2CPUH~q  & \u_datapath|u_datapath_output|UD_LATCH [11]))))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_output|DATA[27]~64_combout ),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [11]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[27]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[27]~65 .lut_mask = 16'h3230;
defparam \u_datapath|u_datapath_output|DATA[27]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \u_registers|SSPBDAT[28] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[28]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[28] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[28]~66 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[28]~66_combout  = (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (!\u_SCSI_SM|S2CPU_o~q  & (\u_registers|SSPBDAT [28] & !\u_CPU_SM|F2CPUH~q )))

	.dataa(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_registers|SSPBDAT [28]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[28]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[28]~66 .lut_mask = 16'h0020;
defparam \u_datapath|u_datapath_output|DATA[28]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N8
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[28]~24 (
// Equation(s):
// \u_datapath|FIFO_ID[28]~24_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[4]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[28]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & ((\DATA_IO[28]~input_o ))))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\PD_PORT[4]~input_o ),
	.datad(\DATA_IO[28]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[28]~24 .lut_mask = 16'hECA0;
defparam \u_datapath|FIFO_ID[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N9
dffeas \int_fifo|BUFFER[3][28] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[28]~24_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][24]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][28] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \int_fifo|BUFFER[1][28] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[28]~24_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][28] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N11
dffeas \int_fifo|BUFFER[0][28] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[28]~24_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][24]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][28] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \int_fifo|BUFFER[2][28] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[28]~24_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][24]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][28] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
fiftyfivenm_lcell_comb \int_fifo|Mux3~2 (
// Equation(s):
// \int_fifo|Mux3~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][28]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][28]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][28]~q ),
	.datad(\int_fifo|BUFFER[2][28]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
fiftyfivenm_lcell_comb \int_fifo|Mux3~3 (
// Equation(s):
// \int_fifo|Mux3~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux3~2_combout  & (\int_fifo|BUFFER[3][28]~q )) # (!\int_fifo|Mux3~2_combout  & ((\int_fifo|BUFFER[1][28]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux3~2_combout ))))

	.dataa(\int_fifo|BUFFER[3][28]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[1][28]~q ),
	.datad(\int_fifo|Mux3~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~3 .lut_mask = 16'hBBC0;
defparam \int_fifo|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N31
dffeas \int_fifo|BUFFER[4][28] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[28]~24_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][28] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \int_fifo|BUFFER[5][28] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[28]~24_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][28] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
fiftyfivenm_lcell_comb \int_fifo|Mux3~0 (
// Equation(s):
// \int_fifo|Mux3~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1]) # ((\int_fifo|BUFFER[5][28]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[4][28]~q )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][28]~q ),
	.datad(\int_fifo|BUFFER[5][28]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~0 .lut_mask = 16'hBA98;
defparam \int_fifo|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \int_fifo|BUFFER[7][28] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[28]~24_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][24]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][28] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \int_fifo|BUFFER[6][28] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[28]~24_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][28] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
fiftyfivenm_lcell_comb \int_fifo|Mux3~1 (
// Equation(s):
// \int_fifo|Mux3~1_combout  = (\int_fifo|Mux3~0_combout  & (((\int_fifo|BUFFER[7][28]~q )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux3~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[6][28]~q ))))

	.dataa(\int_fifo|Mux3~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][28]~q ),
	.datad(\int_fifo|BUFFER[6][28]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~1 .lut_mask = 16'hE6A2;
defparam \int_fifo|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
fiftyfivenm_lcell_comb \int_fifo|Mux3~4 (
// Equation(s):
// \int_fifo|Mux3~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux3~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux3~3_combout ))

	.dataa(\int_fifo|Mux3~3_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(gnd),
	.datad(\int_fifo|Mux3~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~4 .lut_mask = 16'hEE22;
defparam \int_fifo|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N25
dffeas \int_fifo|FIFO_OD[28] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[28] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~12 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~12_combout  = (\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [12])) # (!\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [28])))

	.dataa(\int_fifo|FIFO_OD [12]),
	.datab(gnd),
	.datac(\u_CPU_SM|BRIDGEOUT~q ),
	.datad(\int_fifo|FIFO_OD [28]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~12 .lut_mask = 16'hAFA0;
defparam \u_datapath|u_datapath_output|UD_LATCH~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N29
dffeas \u_datapath|u_datapath_output|UD_LATCH[12] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[12] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[28]~67 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[28]~67_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[28]~66_combout ) # ((\u_CPU_SM|F2CPUH~q  & \u_datapath|u_datapath_output|UD_LATCH [12]))))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_datapath|u_datapath_output|DATA[28]~66_combout ),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [12]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[28]~67 .lut_mask = 16'h3230;
defparam \u_datapath|u_datapath_output|DATA[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[29]~29 (
// Equation(s):
// \u_datapath|FIFO_ID[29]~29_combout  = (\u_SCSI_SM|S2F_o~q  & ((\PD_PORT[5]~input_o ) # ((\u_datapath|FIFO_ID[23]~3_combout  & \DATA_IO[29]~input_o )))) # (!\u_SCSI_SM|S2F_o~q  & (\u_datapath|FIFO_ID[23]~3_combout  & (\DATA_IO[29]~input_o )))

	.dataa(\u_SCSI_SM|S2F_o~q ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\DATA_IO[29]~input_o ),
	.datad(\PD_PORT[5]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[29]~29 .lut_mask = 16'hEAC0;
defparam \u_datapath|FIFO_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N21
dffeas \int_fifo|BUFFER[5][29] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[29]~29_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][29] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N7
dffeas \int_fifo|BUFFER[4][29] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[29]~29_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][29] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
fiftyfivenm_lcell_comb \int_fifo|Mux2~0 (
// Equation(s):
// \int_fifo|Mux2~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][29]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][29]~q )))))

	.dataa(\int_fifo|BUFFER[5][29]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][29]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \int_fifo|BUFFER[7][29] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[29]~29_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][24]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][29] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \int_fifo|BUFFER[6][29] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[29]~29_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][29] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
fiftyfivenm_lcell_comb \int_fifo|Mux2~1 (
// Equation(s):
// \int_fifo|Mux2~1_combout  = (\int_fifo|Mux2~0_combout  & (((\int_fifo|BUFFER[7][29]~q )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux2~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[6][29]~q ))))

	.dataa(\int_fifo|Mux2~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][29]~q ),
	.datad(\int_fifo|BUFFER[6][29]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~1 .lut_mask = 16'hE6A2;
defparam \int_fifo|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \int_fifo|BUFFER[3][29] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[29]~29_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][24]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][29] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \int_fifo|BUFFER[1][29] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[29]~29_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][29] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N3
dffeas \int_fifo|BUFFER[0][29] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[29]~29_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][24]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][29] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N21
dffeas \int_fifo|BUFFER[2][29] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[29]~29_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][24]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][29] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
fiftyfivenm_lcell_comb \int_fifo|Mux2~2 (
// Equation(s):
// \int_fifo|Mux2~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][29]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][29]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][29]~q ),
	.datad(\int_fifo|BUFFER[2][29]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
fiftyfivenm_lcell_comb \int_fifo|Mux2~3 (
// Equation(s):
// \int_fifo|Mux2~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux2~2_combout  & (\int_fifo|BUFFER[3][29]~q )) # (!\int_fifo|Mux2~2_combout  & ((\int_fifo|BUFFER[1][29]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux2~2_combout ))))

	.dataa(\int_fifo|BUFFER[3][29]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[1][29]~q ),
	.datad(\int_fifo|Mux2~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~3 .lut_mask = 16'hBBC0;
defparam \int_fifo|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
fiftyfivenm_lcell_comb \int_fifo|Mux2~4 (
// Equation(s):
// \int_fifo|Mux2~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux2~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux2~3_combout )))

	.dataa(gnd),
	.datab(\int_fifo|Mux2~1_combout ),
	.datac(\int_fifo|Mux2~3_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~4 .lut_mask = 16'hCCF0;
defparam \int_fifo|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N3
dffeas \int_fifo|FIFO_OD[29] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[29] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~13 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~13_combout  = (\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [13])) # (!\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [29])))

	.dataa(\int_fifo|FIFO_OD [13]),
	.datab(gnd),
	.datac(\int_fifo|FIFO_OD [29]),
	.datad(\u_CPU_SM|BRIDGEOUT~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~13 .lut_mask = 16'hAAF0;
defparam \u_datapath|u_datapath_output|UD_LATCH~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \u_datapath|u_datapath_output|UD_LATCH[13] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[13] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N9
dffeas \u_registers|SSPBDAT[29] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[29]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[29] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[29]~68 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[29]~68_combout  = (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (!\u_SCSI_SM|S2CPU_o~q  & (\u_registers|SSPBDAT [29] & !\u_CPU_SM|F2CPUH~q )))

	.dataa(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_registers|SSPBDAT [29]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[29]~68 .lut_mask = 16'h0020;
defparam \u_datapath|u_datapath_output|DATA[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[29]~69 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[29]~69_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[29]~68_combout ) # ((\u_datapath|u_datapath_output|UD_LATCH [13] & \u_CPU_SM|F2CPUH~q ))))

	.dataa(\u_SCSI_SM|S2CPU_o~q ),
	.datab(\u_datapath|u_datapath_output|UD_LATCH [13]),
	.datac(\u_CPU_SM|F2CPUH~q ),
	.datad(\u_datapath|u_datapath_output|DATA[29]~68_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[29]~69 .lut_mask = 16'h5540;
defparam \u_datapath|u_datapath_output|DATA[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \u_registers|SSPBDAT[30] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[30]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[30] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[30]~70 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[30]~70_combout  = (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (!\u_SCSI_SM|S2CPU_o~q  & (\u_registers|SSPBDAT [30] & !\u_CPU_SM|F2CPUH~q )))

	.dataa(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_registers|SSPBDAT [30]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[30]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[30]~70 .lut_mask = 16'h0020;
defparam \u_datapath|u_datapath_output|DATA[30]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[30]~34 (
// Equation(s):
// \u_datapath|FIFO_ID[30]~34_combout  = (\DATA_IO[30]~input_o  & ((\u_datapath|FIFO_ID[23]~3_combout ) # ((\u_SCSI_SM|S2F_o~q  & \PD_PORT[6]~input_o )))) # (!\DATA_IO[30]~input_o  & (((\u_SCSI_SM|S2F_o~q  & \PD_PORT[6]~input_o ))))

	.dataa(\DATA_IO[30]~input_o ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\u_SCSI_SM|S2F_o~q ),
	.datad(\PD_PORT[6]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[30]~34 .lut_mask = 16'hF888;
defparam \u_datapath|FIFO_ID[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N13
dffeas \int_fifo|BUFFER[3][30] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[30]~34_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][24]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][30] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N7
dffeas \int_fifo|BUFFER[1][30] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[30]~34_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][30] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N23
dffeas \int_fifo|BUFFER[0][30] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[30]~34_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][24]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][30] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N29
dffeas \int_fifo|BUFFER[2][30] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[30]~34_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][24]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][30] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
fiftyfivenm_lcell_comb \int_fifo|Mux1~2 (
// Equation(s):
// \int_fifo|Mux1~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][30]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][30]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][30]~q ),
	.datad(\int_fifo|BUFFER[2][30]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
fiftyfivenm_lcell_comb \int_fifo|Mux1~3 (
// Equation(s):
// \int_fifo|Mux1~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux1~2_combout  & (\int_fifo|BUFFER[3][30]~q )) # (!\int_fifo|Mux1~2_combout  & ((\int_fifo|BUFFER[1][30]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux1~2_combout ))))

	.dataa(\int_fifo|BUFFER[3][30]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[1][30]~q ),
	.datad(\int_fifo|Mux1~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~3 .lut_mask = 16'hBBC0;
defparam \int_fifo|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \int_fifo|BUFFER[6][30] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[30]~34_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][30] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \int_fifo|BUFFER[7][30] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[30]~34_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][24]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][30] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \int_fifo|BUFFER[5][30] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[30]~34_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][30] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N15
dffeas \int_fifo|BUFFER[4][30] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[30]~34_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][30] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
fiftyfivenm_lcell_comb \int_fifo|Mux1~0 (
// Equation(s):
// \int_fifo|Mux1~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][30]~q )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][30]~q )))))

	.dataa(\int_fifo|BUFFER[5][30]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][30]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
fiftyfivenm_lcell_comb \int_fifo|Mux1~1 (
// Equation(s):
// \int_fifo|Mux1~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux1~0_combout  & ((\int_fifo|BUFFER[7][30]~q ))) # (!\int_fifo|Mux1~0_combout  & (\int_fifo|BUFFER[6][30]~q )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux1~0_combout ))))

	.dataa(\int_fifo|BUFFER[6][30]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][30]~q ),
	.datad(\int_fifo|Mux1~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~1 .lut_mask = 16'hF388;
defparam \int_fifo|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
fiftyfivenm_lcell_comb \int_fifo|Mux1~4 (
// Equation(s):
// \int_fifo|Mux1~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux1~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux1~3_combout ))

	.dataa(\int_fifo|Mux1~3_combout ),
	.datab(\int_fifo|Mux1~1_combout ),
	.datac(gnd),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~4 .lut_mask = 16'hCCAA;
defparam \int_fifo|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N9
dffeas \int_fifo|FIFO_OD[30] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[30] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~14 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~14_combout  = (\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [14]))) # (!\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [30]))

	.dataa(\int_fifo|FIFO_OD [30]),
	.datab(gnd),
	.datac(\u_CPU_SM|BRIDGEOUT~q ),
	.datad(\int_fifo|FIFO_OD [14]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~14 .lut_mask = 16'hFA0A;
defparam \u_datapath|u_datapath_output|UD_LATCH~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \u_datapath|u_datapath_output|UD_LATCH[14] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[14] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[30]~71 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[30]~71_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[30]~70_combout ) # ((\u_CPU_SM|F2CPUH~q  & \u_datapath|u_datapath_output|UD_LATCH [14]))))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_datapath|u_datapath_output|DATA[30]~70_combout ),
	.datac(\u_SCSI_SM|S2CPU_o~q ),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [14]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[30]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[30]~71 .lut_mask = 16'h0E0C;
defparam \u_datapath|u_datapath_output|DATA[30]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \u_registers|SSPBDAT[31] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DATA_IO[31]~input_o ),
	.clrn(\_RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_registers|u_addr_decoder|SSPBDAT_WR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_registers|SSPBDAT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_registers|SSPBDAT[31] .is_wysiwyg = "true";
defparam \u_registers|SSPBDAT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[31]~72 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[31]~72_combout  = (\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout  & (!\u_SCSI_SM|S2CPU_o~q  & (\u_registers|SSPBDAT [31] & !\u_CPU_SM|F2CPUH~q )))

	.dataa(\u_registers|u_addr_decoder|SSPBDAT_RD_~1_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~q ),
	.datac(\u_registers|SSPBDAT [31]),
	.datad(\u_CPU_SM|F2CPUH~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[31]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[31]~72 .lut_mask = 16'h0020;
defparam \u_datapath|u_datapath_output|DATA[31]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
fiftyfivenm_lcell_comb \u_datapath|FIFO_ID[31]~39 (
// Equation(s):
// \u_datapath|FIFO_ID[31]~39_combout  = (\DATA_IO[31]~input_o  & ((\u_datapath|FIFO_ID[23]~3_combout ) # ((\u_SCSI_SM|S2F_o~q  & \PD_PORT[7]~input_o )))) # (!\DATA_IO[31]~input_o  & (((\u_SCSI_SM|S2F_o~q  & \PD_PORT[7]~input_o ))))

	.dataa(\DATA_IO[31]~input_o ),
	.datab(\u_datapath|FIFO_ID[23]~3_combout ),
	.datac(\u_SCSI_SM|S2F_o~q ),
	.datad(\PD_PORT[7]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|FIFO_ID[31]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|FIFO_ID[31]~39 .lut_mask = 16'hF888;
defparam \u_datapath|FIFO_ID[31]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N21
dffeas \int_fifo|BUFFER[3][31] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_datapath|FIFO_ID[31]~39_combout ),
	.asdata(vcc),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|BUFFER[3][24]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[3][31] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \int_fifo|BUFFER[1][31] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[31]~39_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[1][24]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[1][31] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \int_fifo|BUFFER[0][31] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[31]~39_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[0][24]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[0][31] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N17
dffeas \int_fifo|BUFFER[2][31] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[31]~39_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[2][24]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[2][31] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
fiftyfivenm_lcell_comb \int_fifo|Mux0~2 (
// Equation(s):
// \int_fifo|Mux0~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|u_next_out_cntr|COUNT [1])) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][31]~q ))) # (!\int_fifo|u_next_out_cntr|COUNT 
// [1] & (\int_fifo|BUFFER[0][31]~q ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[0][31]~q ),
	.datad(\int_fifo|BUFFER[2][31]~q ),
	.cin(gnd),
	.combout(\int_fifo|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~2 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
fiftyfivenm_lcell_comb \int_fifo|Mux0~3 (
// Equation(s):
// \int_fifo|Mux0~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux0~2_combout  & (\int_fifo|BUFFER[3][31]~q )) # (!\int_fifo|Mux0~2_combout  & ((\int_fifo|BUFFER[1][31]~q ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux0~2_combout ))))

	.dataa(\int_fifo|BUFFER[3][31]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[1][31]~q ),
	.datad(\int_fifo|Mux0~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~3 .lut_mask = 16'hBBC0;
defparam \int_fifo|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \int_fifo|BUFFER[5][31] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[31]~39_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[5][24]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[5][31] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N3
dffeas \int_fifo|BUFFER[4][31] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[31]~39_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[4][24]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[4][31] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N2
fiftyfivenm_lcell_comb \int_fifo|Mux0~0 (
// Equation(s):
// \int_fifo|Mux0~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][31]~q ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][31]~q  & !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[5][31]~q ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][31]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~0 .lut_mask = 16'hCCB8;
defparam \int_fifo|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \int_fifo|BUFFER[6][31] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[31]~39_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[6][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[6][31] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \int_fifo|BUFFER[7][31] (
	.clk(!\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_datapath|FIFO_ID[31]~39_combout ),
	.clrn(\u_registers|u_registers_cntr|CNTR_O[8]~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|BUFFER[7][24]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|BUFFER[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|BUFFER[7][31] .is_wysiwyg = "true";
defparam \int_fifo|BUFFER[7][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
fiftyfivenm_lcell_comb \int_fifo|Mux0~1 (
// Equation(s):
// \int_fifo|Mux0~1_combout  = (\int_fifo|Mux0~0_combout  & (((\int_fifo|BUFFER[7][31]~q ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux0~0_combout  & (\int_fifo|BUFFER[6][31]~q  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux0~0_combout ),
	.datab(\int_fifo|BUFFER[6][31]~q ),
	.datac(\int_fifo|BUFFER[7][31]~q ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
fiftyfivenm_lcell_comb \int_fifo|Mux0~4 (
// Equation(s):
// \int_fifo|Mux0~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux0~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux0~3_combout ))

	.dataa(\int_fifo|Mux0~3_combout ),
	.datab(gnd),
	.datac(\int_fifo|Mux0~1_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~4 .lut_mask = 16'hF0AA;
defparam \int_fifo|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \int_fifo|FIFO_OD[31] (
	.clk(\SCLK~inputclkctrl_outclk ),
	.d(\int_fifo|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_fifo|FIFO_OD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \int_fifo|FIFO_OD[31] .is_wysiwyg = "true";
defparam \int_fifo|FIFO_OD[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|UD_LATCH~15 (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH~15_combout  = (\u_CPU_SM|BRIDGEOUT~q  & (\int_fifo|FIFO_OD [15])) # (!\u_CPU_SM|BRIDGEOUT~q  & ((\int_fifo|FIFO_OD [31])))

	.dataa(\int_fifo|FIFO_OD [15]),
	.datab(gnd),
	.datac(\int_fifo|FIFO_OD [31]),
	.datad(\u_CPU_SM|BRIDGEOUT~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH~15 .lut_mask = 16'hAAF0;
defparam \u_datapath|u_datapath_output|UD_LATCH~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \u_datapath|u_datapath_output|UD_LATCH[15] (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_datapath|u_datapath_output|UD_LATCH~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_CPU_SM|PAS~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_datapath|u_datapath_output|UD_LATCH [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[15] .is_wysiwyg = "true";
defparam \u_datapath|u_datapath_output|UD_LATCH[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
fiftyfivenm_lcell_comb \u_datapath|u_datapath_output|DATA[31]~73 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[31]~73_combout  = (!\u_SCSI_SM|S2CPU_o~q  & ((\u_datapath|u_datapath_output|DATA[31]~72_combout ) # ((\u_CPU_SM|F2CPUH~q  & \u_datapath|u_datapath_output|UD_LATCH [15]))))

	.dataa(\u_CPU_SM|F2CPUH~q ),
	.datab(\u_datapath|u_datapath_output|DATA[31]~72_combout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [15]),
	.datad(\u_SCSI_SM|S2CPU_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[31]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[31]~73 .lut_mask = 16'h00EC;
defparam \u_datapath|u_datapath_output|DATA[31]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~q ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~q ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~q ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_1~q ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_3~q ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_2~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.F2S_4~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \u_SCSI_SM|F2S_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|F2S_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|F2S_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|F2S_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~24 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~24_combout  = (\int_fifo|u_byte_ptr|BO1~q  & (\u_SCSI_SM|F2S_o~q  & (\int_fifo|u_byte_ptr|BO0~q  & \int_fifo|FIFO_OD [0])))

	.dataa(\int_fifo|u_byte_ptr|BO1~q ),
	.datab(\u_SCSI_SM|F2S_o~q ),
	.datac(\int_fifo|u_byte_ptr|BO0~q ),
	.datad(\int_fifo|FIFO_OD [0]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~24 .lut_mask = 16'h8000;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout  = (\int_fifo|u_byte_ptr|BO1~q  & ((\int_fifo|u_byte_ptr|BO0~q ) # ((\int_fifo|FIFO_OD [16])))) # (!\int_fifo|u_byte_ptr|BO1~q  & (!\int_fifo|u_byte_ptr|BO0~q  & (\int_fifo|FIFO_OD [24])))

	.dataa(\int_fifo|u_byte_ptr|BO1~q ),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\int_fifo|FIFO_OD [24]),
	.datad(\int_fifo|FIFO_OD [16]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2 .lut_mask = 16'hBA98;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~60 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~60_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout ) # (!\u_SCSI_SM|F2S_o~q )

	.dataa(gnd),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~2_combout ),
	.datac(\u_SCSI_SM|F2S_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~60 .lut_mask = 16'hCFCF;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout  = (!\int_fifo|u_byte_ptr|BO0~q  & \u_SCSI_SM|F2S_o~q )

	.dataa(gnd),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\u_SCSI_SM|F2S_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25 .lut_mask = 16'h3030;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~26 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~26_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~60_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~24_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~60_combout  & (((\int_fifo|FIFO_OD [8] & !\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~24_combout ),
	.datab(\int_fifo|FIFO_OD [8]),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~60_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~26 .lut_mask = 16'hF0AC;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout  = (!\u_SCSI_SM|CPU2S_o~q  & \u_SCSI_SM|F2S_o~q )

	.dataa(gnd),
	.datab(\u_SCSI_SM|CPU2S_o~q ),
	.datac(\u_SCSI_SM|F2S_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27 .lut_mask = 16'h3030;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout  = (\u_SCSI_SM|CPU2S_o~q  & (!\u_SCSI_SM|F2S_o~q  & \ADDR[3]~input_o ))

	.dataa(gnd),
	.datab(\u_SCSI_SM|CPU2S_o~q ),
	.datac(\u_SCSI_SM|F2S_o~q ),
	.datad(\ADDR[3]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28 .lut_mask = 16'h0C00;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~29 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~29_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~26_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ) # ((\DATA_IO[16]~input_o  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout )))) # (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~26_combout  & (\DATA_IO[16]~input_o  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~26_combout ),
	.datab(\DATA_IO[16]~input_o ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~29 .lut_mask = 16'hECA0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout  = (\u_SCSI_SM|CPU2S_o~q  & (!\u_SCSI_SM|F2S_o~q  & !\ADDR[3]~input_o ))

	.dataa(gnd),
	.datab(\u_SCSI_SM|CPU2S_o~q ),
	.datac(\u_SCSI_SM|F2S_o~q ),
	.datad(\ADDR[3]~input_o ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30 .lut_mask = 16'h000C;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~31 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~31_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~29_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[0]~0_combout  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ))

	.dataa(\u_datapath|u_datapath_input|CPU_OD[0]~0_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~29_combout ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~31 .lut_mask = 16'hEECC;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_OUT (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_OUT~combout  = (!\u_SCSI_SM|CPU2S_o~q  & !\u_SCSI_SM|F2S_o~q )

	.dataa(gnd),
	.datab(\u_SCSI_SM|CPU2S_o~q ),
	.datac(\u_SCSI_SM|F2S_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_OUT~combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_OUT .lut_mask = 16'h0303;
defparam \u_datapath|u_datapath_scsi|SCSI_OUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout  = (\int_fifo|u_byte_ptr|BO0~q  & (((\int_fifo|u_byte_ptr|BO1~q )))) # (!\int_fifo|u_byte_ptr|BO0~q  & ((\int_fifo|u_byte_ptr|BO1~q  & ((\int_fifo|FIFO_OD [17]))) # (!\int_fifo|u_byte_ptr|BO1~q  & 
// (\int_fifo|FIFO_OD [25]))))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\int_fifo|FIFO_OD [25]),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\int_fifo|FIFO_OD [17]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5 .lut_mask = 16'hF4A4;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~61 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~61_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout ) # (!\u_SCSI_SM|F2S_o~q )

	.dataa(gnd),
	.datab(\u_SCSI_SM|F2S_o~q ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~5_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~61 .lut_mask = 16'hFF33;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N10
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~32 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~32_combout  = (\int_fifo|u_byte_ptr|BO0~q  & (\int_fifo|u_byte_ptr|BO1~q  & (\int_fifo|FIFO_OD [1] & \u_SCSI_SM|F2S_o~q )))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\int_fifo|u_byte_ptr|BO1~q ),
	.datac(\int_fifo|FIFO_OD [1]),
	.datad(\u_SCSI_SM|F2S_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~32 .lut_mask = 16'h8000;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~33 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~33_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~61_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~32_combout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~61_combout  & (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout  & (\int_fifo|FIFO_OD [9])))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~61_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ),
	.datac(\int_fifo|FIFO_OD [9]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~32_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~33 .lut_mask = 16'hBA98;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~34 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~34_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~33_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ) # ((\DATA_IO[17]~input_o  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout )))) # (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~33_combout  & (\DATA_IO[17]~input_o  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~33_combout ),
	.datab(\DATA_IO[17]~input_o ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~34 .lut_mask = 16'hECA0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~35 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~35_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~34_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[1]~1_combout  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~34_combout ),
	.datab(\u_datapath|u_datapath_input|CPU_OD[1]~1_combout ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~35 .lut_mask = 16'hEEAA;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~36 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~36_combout  = (\int_fifo|u_byte_ptr|BO0~q  & (\u_SCSI_SM|F2S_o~q  & (\int_fifo|u_byte_ptr|BO1~q  & \int_fifo|FIFO_OD [2])))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\u_SCSI_SM|F2S_o~q ),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\int_fifo|FIFO_OD [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~36 .lut_mask = 16'h8000;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout  = (\int_fifo|u_byte_ptr|BO0~q  & (((\int_fifo|u_byte_ptr|BO1~q )))) # (!\int_fifo|u_byte_ptr|BO0~q  & ((\int_fifo|u_byte_ptr|BO1~q  & (\int_fifo|FIFO_OD [18])) # (!\int_fifo|u_byte_ptr|BO1~q  & 
// ((\int_fifo|FIFO_OD [26])))))

	.dataa(\int_fifo|u_byte_ptr|BO0~q ),
	.datab(\int_fifo|FIFO_OD [18]),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\int_fifo|FIFO_OD [26]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8 .lut_mask = 16'hE5E0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout ) # (!\u_SCSI_SM|F2S_o~q )

	.dataa(gnd),
	.datab(\u_SCSI_SM|F2S_o~q ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~8_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62 .lut_mask = 16'hFF33;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~37 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~37_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62_combout )))) # (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout  & 
// ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62_combout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~36_combout )) # (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62_combout  & ((\int_fifo|FIFO_OD [10])))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~36_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ),
	.datac(\int_fifo|FIFO_OD [10]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~62_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~37 .lut_mask = 16'hEE30;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~38 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~38_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~37_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ) # ((\DATA_IO[18]~input_o  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout )))) # (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~37_combout  & (((\DATA_IO[18]~input_o  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~37_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ),
	.datac(\DATA_IO[18]~input_o ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~38 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~39 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~39_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~38_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[2]~2_combout  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ))

	.dataa(\u_datapath|u_datapath_input|CPU_OD[2]~2_combout ),
	.datab(gnd),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~38_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~39 .lut_mask = 16'hFAF0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~11 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~11_combout  = (\int_fifo|u_byte_ptr|BO1~q  & (((\int_fifo|FIFO_OD [19]) # (\int_fifo|u_byte_ptr|BO0~q )))) # (!\int_fifo|u_byte_ptr|BO1~q  & (\int_fifo|FIFO_OD [27] & ((!\int_fifo|u_byte_ptr|BO0~q ))))

	.dataa(\int_fifo|FIFO_OD [27]),
	.datab(\int_fifo|FIFO_OD [19]),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\int_fifo|u_byte_ptr|BO0~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~11 .lut_mask = 16'hF0CA;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~63 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~63_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~11_combout ) # (!\u_SCSI_SM|F2S_o~q )

	.dataa(gnd),
	.datab(\u_SCSI_SM|F2S_o~q ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~11_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~63 .lut_mask = 16'hFF33;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~40 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~40_combout  = (\int_fifo|u_byte_ptr|BO1~q  & (\u_SCSI_SM|F2S_o~q  & (\int_fifo|FIFO_OD [3] & \int_fifo|u_byte_ptr|BO0~q )))

	.dataa(\int_fifo|u_byte_ptr|BO1~q ),
	.datab(\u_SCSI_SM|F2S_o~q ),
	.datac(\int_fifo|FIFO_OD [3]),
	.datad(\int_fifo|u_byte_ptr|BO0~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~40 .lut_mask = 16'h8000;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~41 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~41_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~63_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~40_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~63_combout  & (((\int_fifo|FIFO_OD [11] & !\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~63_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~40_combout ),
	.datac(\int_fifo|FIFO_OD [11]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~41 .lut_mask = 16'hAAD8;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~42 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~42_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~41_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout  & 
// \DATA_IO[19]~input_o )))) # (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~41_combout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout  & (\DATA_IO[19]~input_o )))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~41_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ),
	.datac(\DATA_IO[19]~input_o ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~42 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~43 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~43_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~42_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[3]~3_combout  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ))

	.dataa(gnd),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~42_combout ),
	.datac(\u_datapath|u_datapath_input|CPU_OD[3]~3_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~43 .lut_mask = 16'hFCCC;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~14 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~14_combout  = (\int_fifo|u_byte_ptr|BO0~q  & (((\int_fifo|u_byte_ptr|BO1~q )))) # (!\int_fifo|u_byte_ptr|BO0~q  & ((\int_fifo|u_byte_ptr|BO1~q  & (\int_fifo|FIFO_OD [20])) # (!\int_fifo|u_byte_ptr|BO1~q  & 
// ((\int_fifo|FIFO_OD [28])))))

	.dataa(\int_fifo|FIFO_OD [20]),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\int_fifo|FIFO_OD [28]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~14 .lut_mask = 16'hE3E0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~14_combout ) # (!\u_SCSI_SM|F2S_o~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_SCSI_SM|F2S_o~q ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~14_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64 .lut_mask = 16'hFF0F;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~44 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~44_combout  = (\u_SCSI_SM|F2S_o~q  & (\int_fifo|FIFO_OD [4] & (\int_fifo|u_byte_ptr|BO0~q  & \int_fifo|u_byte_ptr|BO1~q )))

	.dataa(\u_SCSI_SM|F2S_o~q ),
	.datab(\int_fifo|FIFO_OD [4]),
	.datac(\int_fifo|u_byte_ptr|BO0~q ),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~44 .lut_mask = 16'h8000;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~45 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~45_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64_combout )))) # (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout  & 
// ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~44_combout ))) # (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64_combout  & (\int_fifo|FIFO_OD [12]))))

	.dataa(\int_fifo|FIFO_OD [12]),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~64_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~44_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~45 .lut_mask = 16'hF2C2;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~46 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~46_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~45_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ) # ((\DATA_IO[20]~input_o  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout )))) # (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~45_combout  & (((\DATA_IO[20]~input_o  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~45_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ),
	.datac(\DATA_IO[20]~input_o ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~46 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~47 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~47_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~46_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[4]~4_combout  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ))

	.dataa(gnd),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~46_combout ),
	.datac(\u_datapath|u_datapath_input|CPU_OD[4]~4_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~47 .lut_mask = 16'hFCCC;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~17 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~17_combout  = (\int_fifo|u_byte_ptr|BO0~q  & (((\int_fifo|u_byte_ptr|BO1~q )))) # (!\int_fifo|u_byte_ptr|BO0~q  & ((\int_fifo|u_byte_ptr|BO1~q  & (\int_fifo|FIFO_OD [21])) # (!\int_fifo|u_byte_ptr|BO1~q  & 
// ((\int_fifo|FIFO_OD [29])))))

	.dataa(\int_fifo|FIFO_OD [21]),
	.datab(\int_fifo|FIFO_OD [29]),
	.datac(\int_fifo|u_byte_ptr|BO0~q ),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~17 .lut_mask = 16'hFA0C;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~65 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~65_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~17_combout ) # (!\u_SCSI_SM|F2S_o~q )

	.dataa(gnd),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~17_combout ),
	.datac(gnd),
	.datad(\u_SCSI_SM|F2S_o~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~65 .lut_mask = 16'hCCFF;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~48 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~48_combout  = (\u_SCSI_SM|F2S_o~q  & (\int_fifo|u_byte_ptr|BO0~q  & (\int_fifo|FIFO_OD [5] & \int_fifo|u_byte_ptr|BO1~q )))

	.dataa(\u_SCSI_SM|F2S_o~q ),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\int_fifo|FIFO_OD [5]),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~48 .lut_mask = 16'h8000;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~49 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~49_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~65_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~48_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~65_combout  & (((!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout  & \int_fifo|FIFO_OD [13]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~65_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~48_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ),
	.datad(\int_fifo|FIFO_OD [13]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~49 .lut_mask = 16'hADA8;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~50 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~50_combout  = (\DATA_IO[21]~input_o  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~49_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout )))) # (!\DATA_IO[21]~input_o  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~49_combout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout )))

	.dataa(\DATA_IO[21]~input_o ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~49_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~50 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~51 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~51_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~50_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout  & \u_datapath|u_datapath_input|CPU_OD[5]~5_combout ))

	.dataa(gnd),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.datac(\u_datapath|u_datapath_input|CPU_OD[5]~5_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~50_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~51 .lut_mask = 16'hFFC0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~20 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~20_combout  = (\int_fifo|u_byte_ptr|BO0~q  & (((\int_fifo|u_byte_ptr|BO1~q )))) # (!\int_fifo|u_byte_ptr|BO0~q  & ((\int_fifo|u_byte_ptr|BO1~q  & ((\int_fifo|FIFO_OD [22]))) # (!\int_fifo|u_byte_ptr|BO1~q  & 
// (\int_fifo|FIFO_OD [30]))))

	.dataa(\int_fifo|FIFO_OD [30]),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\int_fifo|FIFO_OD [22]),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~20 .lut_mask = 16'hFC22;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~66 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~66_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~20_combout ) # (!\u_SCSI_SM|F2S_o~q )

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~20_combout ),
	.datab(gnd),
	.datac(\u_SCSI_SM|F2S_o~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~66 .lut_mask = 16'hAFAF;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~52 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~52_combout  = (\u_SCSI_SM|F2S_o~q  & (\int_fifo|u_byte_ptr|BO0~q  & (\int_fifo|u_byte_ptr|BO1~q  & \int_fifo|FIFO_OD [6])))

	.dataa(\u_SCSI_SM|F2S_o~q ),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\int_fifo|u_byte_ptr|BO1~q ),
	.datad(\int_fifo|FIFO_OD [6]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~52 .lut_mask = 16'h8000;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~53 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~53_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~66_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~52_combout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~66_combout  & (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout  & ((\int_fifo|FIFO_OD [14]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~66_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~52_combout ),
	.datad(\int_fifo|FIFO_OD [14]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~53 .lut_mask = 16'hB9A8;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~54 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~54_combout  = (\DATA_IO[22]~input_o  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~53_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout )))) # (!\DATA_IO[22]~input_o  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~53_combout  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ))))

	.dataa(\DATA_IO[22]~input_o ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~53_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~54 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~55 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~55_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~54_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[6]~6_combout  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ))

	.dataa(\u_datapath|u_datapath_input|CPU_OD[6]~6_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~54_combout ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~55 .lut_mask = 16'hEECC;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~23 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~23_combout  = (\int_fifo|u_byte_ptr|BO1~q  & (((\int_fifo|u_byte_ptr|BO0~q ) # (\int_fifo|FIFO_OD [23])))) # (!\int_fifo|u_byte_ptr|BO1~q  & (\int_fifo|FIFO_OD [31] & (!\int_fifo|u_byte_ptr|BO0~q )))

	.dataa(\int_fifo|FIFO_OD [31]),
	.datab(\int_fifo|u_byte_ptr|BO1~q ),
	.datac(\int_fifo|u_byte_ptr|BO0~q ),
	.datad(\int_fifo|FIFO_OD [23]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~23 .lut_mask = 16'hCEC2;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~67 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~67_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~23_combout ) # (!\u_SCSI_SM|F2S_o~q )

	.dataa(\u_SCSI_SM|F2S_o~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~23_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~67 .lut_mask = 16'hFF55;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~56 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~56_combout  = (\u_SCSI_SM|F2S_o~q  & (\int_fifo|u_byte_ptr|BO0~q  & (\int_fifo|FIFO_OD [7] & \int_fifo|u_byte_ptr|BO1~q )))

	.dataa(\u_SCSI_SM|F2S_o~q ),
	.datab(\int_fifo|u_byte_ptr|BO0~q ),
	.datac(\int_fifo|FIFO_OD [7]),
	.datad(\int_fifo|u_byte_ptr|BO1~q ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~56 .lut_mask = 16'h8000;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~57 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~57_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~67_combout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~56_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout )))) # 
// (!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~67_combout  & (((!\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout  & \int_fifo|FIFO_OD [15]))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~67_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~56_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~25_combout ),
	.datad(\int_fifo|FIFO_OD [15]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~57 .lut_mask = 16'hADA8;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~58 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~58_combout  = (\DATA_IO[23]~input_o  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ) # ((\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout  & 
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~57_combout )))) # (!\DATA_IO[23]~input_o  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~57_combout )))

	.dataa(\DATA_IO[23]~input_o ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~27_combout ),
	.datac(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~57_combout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[0]~28_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~58 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
fiftyfivenm_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~59 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~59_combout  = (\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~58_combout ) # ((\u_datapath|u_datapath_input|CPU_OD[7]~7_combout  & \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ))

	.dataa(\u_datapath|u_datapath_input|CPU_OD[7]~7_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~30_combout ),
	.datac(gnd),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~58_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~59 .lut_mask = 16'hFF88;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_OUT[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11_combout ) # ((!\_STERM~input_o  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\_STERM~input_o ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_Y~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~11_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12 .lut_mask = 16'hFF40;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout  & (\DSK1_IN_~combout  & !\DSK0_IN_~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datab(\DSK1_IN_~combout ),
	.datac(\DSK0_IN_~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[46]~12_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11 .lut_mask = 16'hFF08;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout  = (!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout  & (((!\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout  & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout )) # (!\DSK1_IN_~combout )))

	.dataa(\DSK1_IN_~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[50]~5_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~14_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7 .lut_mask = 16'h0705;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout  & ((\u_CPU_SM|iDSACK~0_combout ) # 
// (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout ))))

	.dataa(\u_CPU_SM|iDSACK~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~6_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~4_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8 .lut_mask = 16'hC080;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~15 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~15_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout  & (\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1] & 
// \u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0])))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_inputs|E[51]~11_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~15 .lut_mask = 16'hEAAA;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout  = (\_STERM~input_o  & ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout ) # ((\u_CPU_SM|iDSACK~0_combout  & \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10_combout 
// ))))

	.dataa(\u_CPU_SM|iDSACK~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~9_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|Equal2~10_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9 .lut_mask = 16'hE0C0;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~15_combout  & ((\u_CPU_SM|iDSACK~0_combout ) # 
// (!\_STERM~input_o ))))

	.dataa(\u_CPU_SM|iDSACK~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~15_combout ),
	.datac(\_STERM~input_o ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~9_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10 .lut_mask = 16'hFF8C;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
fiftyfivenm_lcell_comb \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout  = (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12_combout ) # ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout ) # 
// ((\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout ) # (\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~12_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~11_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~8_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~10_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N17
dffeas \u_CPU_SM|SIZE1 (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_CPU_SM|u_CPU_SM_INTERNALS1|u_CPU_SM_outputs|SIZE1_d~13_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CPU_SM|SIZE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CPU_SM|SIZE1 .is_wysiwyg = "true";
defparam \u_CPU_SM|SIZE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N4
fiftyfivenm_lcell_comb \_SIZ1~0 (
// Equation(s):
// \_SIZ1~0_combout  = (\u_CPU_SM|BGACK~q  & \u_CPU_SM|SIZE1~q )

	.dataa(\u_CPU_SM|BGACK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CPU_SM|SIZE1~q ),
	.cin(gnd),
	.combout(\_SIZ1~0_combout ),
	.cout());
// synopsys translate_off
defparam \_SIZ1~0 .lut_mask = 16'hAA00;
defparam \_SIZ1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~q ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~q ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~q ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~q )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_3~q ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_1~q ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.S2C_2~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_3~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~combout  = (\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~q ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~q ) # 
// (\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q )))

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~q ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.CPUREQ~q ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7 .lut_mask = 16'hFFFE;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N17
dffeas \u_SCSI_SM|SCSI_CS_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|SCSI_CS_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|SCSI_CS_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|SCSI_CS_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
fiftyfivenm_lcell_comb \_IOR~0 (
// Equation(s):
// \_IOR~0_combout  = (\u_SCSI_SM|RE_o~q ) # (\u_registers|u_registers_cntr|CNTR_O [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_SCSI_SM|RE_o~q ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [4]),
	.cin(gnd),
	.combout(\_IOR~0_combout ),
	.cout());
// synopsys translate_off
defparam \_IOR~0 .lut_mask = 16'hFFF0;
defparam \_IOR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
fiftyfivenm_lcell_comb \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1 (
// Equation(s):
// \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1_combout  = ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~q ) # ((\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~q ) # (\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ))) # 
// (!\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout )

	.dataa(\u_SCSI_SM|u_SCSI_SM_INTERNALS|WideOr16~0_combout ),
	.datab(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_1~q ),
	.datac(\u_SCSI_SM|u_SCSI_SM_INTERNALS|state_reg.C2S_2~q ),
	.datad(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1 .lut_mask = 16'hFFFD;
defparam \u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N11
dffeas \u_SCSI_SM|WE_o (
	.clk(\u_PLL|attpll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\u_SCSI_SM|u_SCSI_SM_INTERNALS|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\u_CPU_SM|CCRESET_~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_SCSI_SM|WE_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_SCSI_SM|WE_o .is_wysiwyg = "true";
defparam \u_SCSI_SM|WE_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
fiftyfivenm_lcell_comb \_IOW~0 (
// Equation(s):
// \_IOW~0_combout  = (\u_SCSI_SM|WE_o~q ) # (\u_registers|u_registers_cntr|CNTR_O [4])

	.dataa(\u_SCSI_SM|WE_o~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_registers|u_registers_cntr|CNTR_O [4]),
	.cin(gnd),
	.combout(\_IOW~0_combout ),
	.cout());
// synopsys translate_off
defparam \_IOW~0 .lut_mask = 16'hFFAA;
defparam \_IOW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y2_N1
fiftyfivenm_io_ibuf \_DS_IO~input (
	.i(_DS_IO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\_DS_IO~input_o ));
// synopsys translate_off
defparam \_DS_IO~input .bus_hold = "false";
defparam \_DS_IO~input .listen_to_nsleep_signal = "false";
defparam \_DS_IO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y15_N15
fiftyfivenm_io_ibuf \PD_PORT[8]~input (
	.i(PD_PORT[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[8]~input_o ));
// synopsys translate_off
defparam \PD_PORT[8]~input .bus_hold = "false";
defparam \PD_PORT[8]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y10_N22
fiftyfivenm_io_ibuf \PD_PORT[9]~input (
	.i(PD_PORT[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[9]~input_o ));
// synopsys translate_off
defparam \PD_PORT[9]~input .bus_hold = "false";
defparam \PD_PORT[9]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y17_N15
fiftyfivenm_io_ibuf \PD_PORT[10]~input (
	.i(PD_PORT[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[10]~input_o ));
// synopsys translate_off
defparam \PD_PORT[10]~input .bus_hold = "false";
defparam \PD_PORT[10]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y7_N29
fiftyfivenm_io_ibuf \PD_PORT[11]~input (
	.i(PD_PORT[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[11]~input_o ));
// synopsys translate_off
defparam \PD_PORT[11]~input .bus_hold = "false";
defparam \PD_PORT[11]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y17_N22
fiftyfivenm_io_ibuf \PD_PORT[12]~input (
	.i(PD_PORT[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[12]~input_o ));
// synopsys translate_off
defparam \PD_PORT[12]~input .bus_hold = "false";
defparam \PD_PORT[12]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y11_N15
fiftyfivenm_io_ibuf \PD_PORT[13]~input (
	.i(PD_PORT[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[13]~input_o ));
// synopsys translate_off
defparam \PD_PORT[13]~input .bus_hold = "false";
defparam \PD_PORT[13]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y7_N8
fiftyfivenm_io_ibuf \PD_PORT[14]~input (
	.i(PD_PORT[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[14]~input_o ));
// synopsys translate_off
defparam \PD_PORT[14]~input .bus_hold = "false";
defparam \PD_PORT[14]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y15_N15
fiftyfivenm_io_ibuf \PD_PORT[15]~input (
	.i(PD_PORT[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PD_PORT[15]~input_o ));
// synopsys translate_off
defparam \PD_PORT[15]~input .bus_hold = "false";
defparam \PD_PORT[15]~input .listen_to_nsleep_signal = "false";
defparam \PD_PORT[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y8_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(vcc),
	.se(vcc),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

endmodule
