per_cpu	,	F_30
cm3_cmd	,	V_81
cluster	,	V_27
spin_lock_init	,	F_29
mips_cm_present	,	F_43
preempt_enable	,	F_41
cpu_core	,	F_36
"CM_ADDR =%llx\n"	,	L_21
mips_cm_revision	,	F_27
"TAG"	,	L_15
cm_error	,	V_44
read_gcr_error_mult	,	F_46
"CM_OTHER=%llx %s\n"	,	L_22
cm2_tr	,	V_58
CM_GCR_ERROR_CAUSE_ERRTYPE	,	V_51
data_error_type	,	V_84
CM3_GCR_Cx_OTHER_VP	,	V_35
"MCmd=%s SPort=%lu\n"	,	L_5
MIPS_CONF3_CMGCR	,	V_3
write_gcr_reg3_base	,	F_24
block	,	V_30
val	,	V_33
write_gcr_reg1_base	,	F_20
write_gcr_reg2_mask	,	F_23
mips_cm_error_report	,	F_42
mips_cm_is64	,	V_23
CM_GCR_Cx_OTHER_CLUSTER_EN	,	V_37
cm_core_lock_flags	,	V_41
read_gcr_rev	,	F_8
cm2_causes	,	V_66
CM_GCR_ERROR_MULT_ERR2ND	,	V_52
"DATA"	,	L_16
pr_err	,	F_16
read_gcr_l2_only_sync_base	,	F_5
ioremap_nocache	,	F_13
ENODEV	,	V_17
"%s ECC Error: Way=%lu (DWORD=%lu, Sets=%lu)"	,	L_11
for_each_possible_cpu	,	F_28
preempt_disable	,	F_32
CM_REV_CM3_5	,	V_36
sc_bit	,	V_64
data_decode_destination_id	,	V_87
CM_GCR_BASE_CMDEFTGT	,	V_19
data_decode_group	,	V_86
base_reg	,	V_5
mips_gcr_base	,	V_15
ocause	,	V_48
MIPS_CM_L2SYNC_SIZE	,	V_13
cm_rev	,	V_32
CONFIG_64BIT	,	V_24
curr_core	,	V_31
current_cpu_data	,	V_42
MIPS_CMGCRF_BASE	,	V_4
write_gcr_reg0_base	,	F_18
"Decode Request Error: Type=%lu, Command=%lu"	,	L_17
data_decode_cmd	,	V_85
"C3=%s C2=%s C1=%s C0=%s SC=%s "	,	L_4
read_gcr_base	,	F_15
CM_GCR_Cx_OTHER_CORENUM	,	V_43
mips_cm_lock_other	,	F_31
write_gcr_cl_other	,	F_37
tr_bits	,	V_54
"CCA=%lu TR=%s MCmd=%s STag=%lu "	,	L_2
data_way_bits	,	V_78
"GCRs appear to have been moved (expected them at 0x%08lx)!\n"	,	L_1
CM_GCR_REGn_MASK_ADDRMASK	,	V_22
cm_other	,	V_46
buf	,	V_50
cm3_causes	,	V_88
mips_cm_phys_base	,	F_6
write_gcr_reg3_mask	,	F_25
cm2_cmd	,	V_59
c1_bits	,	V_62
phys_addr_t	,	T_1
"Command Group=%lu Destination ID=%lu"	,	L_18
cm3_tr	,	V_83
read_c0_cmgcrbase	,	F_3
mips_cm_probe_l2sync	,	F_7
write_gcr_reg0_mask	,	F_19
config3	,	V_1
dword_bits	,	V_77
CM_GCR_REV_MAJOR	,	V_11
c0_bits	,	V_63
sport_bits	,	V_57
IS_ENABLED	,	F_26
write_gcr_error_cause	,	F_49
cca_bits	,	V_53
"True"	,	L_6
__ffs64	,	F_47
CM_GCR_L2_ONLY_SYNC_BASE_SYNCBASE	,	V_7
cm_core_lock	,	V_26
read_gcr_error_cause	,	F_44
mips_cm_probe	,	F_14
u32	,	T_2
mb	,	F_38
core_id_bits	,	V_67
"Transaction type=%s Scheduler=%lu\n"	,	L_14
CM_GCR_Cx_OTHER_CLUSTER	,	V_38
cm2_core	,	V_65
mips_cm_l2sync_phys_base	,	F_10
"CM_ADDR =%08llx\n"	,	L_9
cpu	,	V_14
"CM_OTHER=%08llx %s\n"	,	L_10
"CM_ERROR=%llx %s &lt;%s&gt;\n"	,	L_20
this_cpu_ptr	,	F_35
revision	,	V_47
CM_GCR_BASE_CMDEFTGT_MEM	,	V_20
core	,	V_28
spin_unlock_irqrestore	,	F_40
"False"	,	L_7
ffs	,	F_48
CM_GCR_Cx_OTHER_BLOCK	,	V_39
__ffs	,	F_9
"SPort=%lu\n"	,	L_3
spin_lock_irqsave	,	F_34
__mips_cm_l2sync_phys_base	,	F_4
tag_way_bits	,	V_76
CM_GCR_BASE_GCRBASE	,	V_16
major_rev	,	V_9
vp	,	V_29
mips_cm_unlock_other	,	F_39
CM_REV_CM3	,	V_25
MIPS_CM_GCR_SIZE	,	V_8
bank_bit	,	V_80
cmd_bits	,	V_55
CM_GCR_REGn_BASE_BASEADDR	,	V_21
ENXIO	,	V_18
BUG_ON	,	F_11
write_gcr_reg1_mask	,	F_21
cause	,	V_49
cmgcr	,	V_2
read_gcr_error_addr	,	F_45
c3_bits	,	V_60
"CoreID=%lu VPID=%lu Command=%s"	,	L_19
stag_bits	,	V_56
cmd_group_bits	,	V_69
tag_ecc	,	V_75
c2_bits	,	V_61
ulong	,	T_4
"Command Group=%s CCA=%lu MCP=%d"	,	L_13
CM_GCR_L2_ONLY_SYNC_BASE_SYNCEN	,	V_6
cm_addr	,	V_45
CM3_GCR_Cx_OTHER_CORE	,	V_34
addr	,	V_10
mips_cm_l2sync_base	,	V_12
cm3_cca_bits	,	V_70
cm3_tr_bits	,	V_72
CM_GCR_Cx_OTHER_BLOCK_LOCAL	,	V_40
data_sets_bits	,	V_79
write_gcr_l2_only_sync_base	,	F_12
sched_bit	,	V_73
cm3_cmd_group	,	V_82
WARN_ON	,	F_33
"CM_ERROR=%08llx %s &lt;%s&gt;\n"	,	L_8
change_gcr_base	,	F_17
__mips_cm_phys_base	,	F_1
read_c0_config3	,	F_2
u64	,	T_3
vp_id_bits	,	V_68
write_gcr_reg2_base	,	F_22
"Bank=%lu CoreID=%lu VPID=%lu Command=%s"	,	L_12
mcp_bits	,	V_71
CM3_GCR_ERROR_CAUSE_ERRTYPE	,	V_74
