\hypertarget{union__hw__crc__gpolyll}{}\section{\+\_\+hw\+\_\+crc\+\_\+gpolyll Union Reference}
\label{union__hw__crc__gpolyll}\index{\+\_\+hw\+\_\+crc\+\_\+gpolyll@{\+\_\+hw\+\_\+crc\+\_\+gpolyll}}


H\+W\+\_\+\+C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+LL -\/ C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+LL register. (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+crc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__crc__gpolyll_1_1__hw__crc__gpolyll__bitfields}{\+\_\+hw\+\_\+crc\+\_\+gpolyll\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__crc__gpolyll_a7e89a39937dbd1db657255ec0fc87c72}{}\label{union__hw__crc__gpolyll_a7e89a39937dbd1db657255ec0fc87c72}

\item 
struct \hyperlink{struct__hw__crc__gpolyll_1_1__hw__crc__gpolyll__bitfields}{\+\_\+hw\+\_\+crc\+\_\+gpolyll\+::\+\_\+hw\+\_\+crc\+\_\+gpolyll\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__crc__gpolyll_afe861b7f5a68efd2a822ba406acfa722}{}\label{union__hw__crc__gpolyll_afe861b7f5a68efd2a822ba406acfa722}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+LL -\/ C\+R\+C\+\_\+\+G\+P\+O\+L\+Y\+LL register. (RW) 

Reset value\+: 0x\+F\+FU 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+crc.\+h\end{DoxyCompactItemize}
