

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5'
================================================================
* Date:           Tue Jan  9 15:52:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mem2stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.819 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       16|     1924|  0.160 us|  19.240 us|   16|  1924|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                                                                            |                                                                                  |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                                          Instance                                          |                                      Module                                      |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO_fu_46  |dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO  |       14|     1922|  0.140 us|  19.220 us|   14|  1922|       no|
        +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     120|    183|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     44|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     155|    382|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                          Instance                                          |                                      Module                                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO_fu_46  |dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO  |        0|   0|  120|  183|    0|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                       |                                                                                  |        0|   0|  120|  183|    0|
    +--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_62_p2        |         +|   0|  0|  32|          32|           2|
    |sub_ln43_1_fu_90_p2      |         -|   0|  0|  30|           1|          30|
    |sub_ln43_fu_75_p2        |         -|   0|  0|  32|           3|          32|
    |ap_block_state1          |        or|   0|  0|   1|           1|           1|
    |select_ln43_1_fu_114_p3  |    select|   0|  0|  30|           1|           1|
    |select_ln43_fu_106_p3    |    select|   0|  0|  30|           1|          30|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 155|          39|          96|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  17|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |cacheBuff_read  |   9|          2|    1|          2|
    |img_data_write  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  44|         10|    4|         10|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                   Name                                                  | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                |   3|   0|    3|          0|
    |ap_done_reg                                                                                              |   1|   0|    1|          0|
    |grp_dataflow_in_loop_VITIS_LOOP_38_1_1_Loop_VITIS_LOOP_43_2_proc5_Pipeline_VITIS_LOO_fu_46_ap_start_reg  |   1|   0|    1|          0|
    |tmp_4_reg_138                                                                                            |  30|   0|   32|          2|
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                    |  35|   0|   37|          2|
    +---------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Loop_VITIS_LOOP_43_2_proc5|  return value|
|p_read                    |   in|   32|     ap_none|                                                         p_read|        scalar|
|cacheBuff_dout            |   in|   32|     ap_fifo|                                                      cacheBuff|       pointer|
|cacheBuff_num_data_valid  |   in|   13|     ap_fifo|                                                      cacheBuff|       pointer|
|cacheBuff_fifo_cap        |   in|   13|     ap_fifo|                                                      cacheBuff|       pointer|
|cacheBuff_empty_n         |   in|    1|     ap_fifo|                                                      cacheBuff|       pointer|
|cacheBuff_read            |  out|    1|     ap_fifo|                                                      cacheBuff|       pointer|
|img_data_din              |  out|   24|     ap_fifo|                                                       img_data|       pointer|
|img_data_num_data_valid   |   in|    2|     ap_fifo|                                                       img_data|       pointer|
|img_data_fifo_cap         |   in|    2|     ap_fifo|                                                       img_data|       pointer|
|img_data_full_n           |   in|    1|     ap_fifo|                                                       img_data|       pointer|
|img_data_write            |  out|    1|     ap_fifo|                                                       img_data|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

