Loading db file '/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 00:28:43 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                5.67e-03    0.222 1.44e+07    0.242 100.0
  DATA_SYNC (DATA_SYNC)                   0.000 8.68e-03 1.72e+05 8.85e-03   3.7
  ASYN_FIFO (ASYNC_FIFO)               4.07e-04 6.47e-02 2.42e+06 6.75e-02  27.9
    link_Memory (FIFO_MEM_CNTRL)          0.000 5.08e-02 1.63e+06 5.25e-02  21.6
    link_synchronizer_read (DF_SYNC_0)    0.000 4.00e-05 7.48e+04 1.15e-04   0.0
    link_FIFO_Read (FIFO_RD)              0.000 5.49e-05 3.12e+05 3.67e-04   0.2
    link_synchronizer_write (DF_SYNC_1)
                                          0.000 5.79e-03 8.27e+04 5.87e-03   2.4
    link_FIFO_Write (FIFO_WR)             0.000 7.96e-03 3.12e+05 8.27e-03   3.4
  UART (UART_TOP)                      4.52e-04 2.25e-03 2.32e+06 5.02e-03   2.1
    UART_Rx (UART_RX_TOP)              3.01e-04 2.12e-03 1.76e+06 4.18e-03   1.7
      data_sampling_block (data_sampling)
                                       1.65e-05 1.93e-04 3.72e+05 5.81e-04   0.2
      deserializer_block (deserializer)
                                       1.08e-06 4.74e-04 2.93e+05 7.68e-04   0.3
      edge_bit_counter_block (edge_bit_counter)
                                       2.79e-05 5.46e-04 3.88e+05 9.61e-04   0.4
      strt_Check_block (strt_Check)       0.000    0.000 2.54e+03 2.54e-06   0.0
      Stop_Check_block (Stop_Check)       0.000    0.000 7.13e+03 7.13e-06   0.0
      parity_Check_block (parity_Check)
                                          0.000    0.000 9.92e+04 9.92e-05   0.0
      FSM_block (FSM_RX)               1.13e-04 8.96e-04 5.89e+05 1.60e-03   0.7
    UART_Tx (UART_TX_TOP)              1.37e-04 1.11e-04 5.61e+05 8.10e-04   0.3
      linkserializer (serializer)         0.000 6.45e-05 2.92e+05 3.56e-04   0.1
      linkparity_calc (parity_calc)       0.000    0.000 8.50e+04 8.50e-05   0.0
      linkmux (mux)                       0.000    0.000 2.34e+04 2.34e-05   0.0
      linkFSM (FSM_TX)                    0.000 3.47e-05 1.56e+05 1.91e-04   0.1
  DELAY_ONE_PERIOD (delay_one_period)     0.000 1.84e-06 1.35e+04 1.53e-05   0.0
  PULSE_GENERATOR (PULSE_GEN)             0.000 9.99e-06 2.63e+04 3.63e-05   0.0
  ALU_UNIT (ALU)                       1.00e-04 1.36e-02 4.33e+06 1.80e-02   7.4
    mult_24 (ALU_DW02_mult_0)             0.000    0.000 1.65e+06 1.65e-03   0.7
    add_22 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_23 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.1
    div_25 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   0.5
  REGISTER_FILE (Register_file_8_16)   1.71e-03    0.104 3.19e+06    0.109  45.0
  CONTROL_UNIT (SYS_CTRL)              3.83e-04 2.39e-02 7.30e+05 2.51e-02  10.3
  CLOCK_GATING (CLK_GATE)              1.84e-03 1.20e-03 1.78e+04 3.06e-03   1.3
  RST_SYN_UART (RST_SYNC_1)            6.46e-06 2.37e-04 2.40e+04 2.67e-04   0.1
  RST_SYN_REF (RST_SYNC_0)             1.30e-05 2.24e-03 2.53e+04 2.28e-03   0.9
  PRESCALE_MUX (Mux_Prescale)             0.000    0.000 4.41e+04 4.41e-05   0.0
  CLK_DIV_RX (ClkDiv_1)                2.15e-04 5.80e-04 5.39e+05 1.33e-03   0.6
    add_49 (ClkDiv_1_DW01_inc_0)          0.000    0.000 8.37e+04 8.37e-05   0.0
  CLK_DIV_TX (ClkDiv_0)                5.63e-05 7.68e-04 4.97e+05 1.32e-03   0.5
    add_49 (ClkDiv_0_DW01_inc_0)       5.20e-06 1.84e-05 8.32e+04 1.07e-04   0.0
1
