
*** Running vivado
    with args -log Block_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Block_design_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Block_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/EAAES/EAAES_coreips/Encoder_v1/Decoder_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EAAES/EAAES_coreips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 300.281 ; gain = 53.945
Command: link_design -top Block_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_1/Block_design_axi_gpio_0_1.dcp' for cell 'Block_design_i/adcIn_adcOut'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_timer_0_0_1/Block_design_axi_timer_0_0.dcp' for cell 'Block_design_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_1_0_1/Block_design_axi_gpio_1_0.dcp' for cell 'Block_design_i/counterIn_counterOut'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_counter_0_0/Block_design_counter_0_0.dcp' for cell 'Block_design_i/counter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_mux2_0_0/Block_design_mux2_0_0.dcp' for cell 'Block_design_i/mux2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_0_1/Block_design_axi_gpio_0_0.dcp' for cell 'Block_design_i/muxOut_resetOut'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_processing_system7_0_0/Block_design_processing_system7_0_0.dcp' for cell 'Block_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_pwm_prog_0_0/Block_design_pwm_prog_0_0.dcp' for cell 'Block_design_i/pwm_prog_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_rst_ps7_0_50M_0/Block_design_rst_ps7_0_50M_0.dcp' for cell 'Block_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0.dcp' for cell 'Block_design_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_xlconstant_1_0_1/Block_design_xlconstant_1_0.dcp' for cell 'Block_design_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_xlconstant_2_0_1/Block_design_xlconstant_2_0.dcp' for cell 'Block_design_i/xlconstant_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_xlconstant_3_0_1/Block_design_xlconstant_3_0.dcp' for cell 'Block_design_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_xbar_0_1/Block_design_xbar_0.dcp' for cell 'Block_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_auto_pc_0/Block_design_auto_pc_0.dcp' for cell 'Block_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_timer_0_0_1/Block_design_axi_timer_0_0.xdc] for cell 'Block_design_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_timer_0_0_1/Block_design_axi_timer_0_0.xdc] for cell 'Block_design_i/axi_timer_0/U0'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_processing_system7_0_0/Block_design_processing_system7_0_0.xdc] for cell 'Block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_processing_system7_0_0/Block_design_processing_system7_0_0.xdc] for cell 'Block_design_i/processing_system7_0/inst'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_rst_ps7_0_50M_0/Block_design_rst_ps7_0_50M_0_board.xdc] for cell 'Block_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_rst_ps7_0_50M_0/Block_design_rst_ps7_0_50M_0_board.xdc] for cell 'Block_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_rst_ps7_0_50M_0/Block_design_rst_ps7_0_50M_0.xdc] for cell 'Block_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_rst_ps7_0_50M_0/Block_design_rst_ps7_0_50M_0.xdc] for cell 'Block_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0.xdc] for cell 'Block_design_i/xadc_wiz_0/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0.xdc] for cell 'Block_design_i/xadc_wiz_0/U0'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_0_1/Block_design_axi_gpio_0_0_board.xdc] for cell 'Block_design_i/muxOut_resetOut/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_0_1/Block_design_axi_gpio_0_0_board.xdc] for cell 'Block_design_i/muxOut_resetOut/U0'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_0_1/Block_design_axi_gpio_0_0.xdc] for cell 'Block_design_i/muxOut_resetOut/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_0_1/Block_design_axi_gpio_0_0.xdc] for cell 'Block_design_i/muxOut_resetOut/U0'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_1_0_1/Block_design_axi_gpio_1_0_board.xdc] for cell 'Block_design_i/counterIn_counterOut/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_1_0_1/Block_design_axi_gpio_1_0_board.xdc] for cell 'Block_design_i/counterIn_counterOut/U0'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_1_0_1/Block_design_axi_gpio_1_0.xdc] for cell 'Block_design_i/counterIn_counterOut/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_1_0_1/Block_design_axi_gpio_1_0.xdc] for cell 'Block_design_i/counterIn_counterOut/U0'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_1/Block_design_axi_gpio_0_1_board.xdc] for cell 'Block_design_i/adcIn_adcOut/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_1/Block_design_axi_gpio_0_1_board.xdc] for cell 'Block_design_i/adcIn_adcOut/U0'
Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_1/Block_design_axi_gpio_0_1.xdc] for cell 'Block_design_i/adcIn_adcOut/U0'
Finished Parsing XDC File [d:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/sources_1/bd/Block_design/ip/Block_design_axi_gpio_0_1/Block_design_axi_gpio_0_1.xdc] for cell 'Block_design_i/adcIn_adcOut/U0'
Parsing XDC File [D:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/constrs_1/imports/Portal-Crane/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/EAAES/Portal-Crane/Miniproject_motor_control.srcs/constrs_1/imports/Portal-Crane/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 657.254 ; gain = 356.973
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 666.520 ; gain = 9.266

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a5f5de76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1209.242 ; gain = 542.406

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 236fcda5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1209.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1dc8b0b8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.596 . Memory (MB): peak = 1209.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 26 cells and removed 45 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 280c28547

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1209.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 290 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 280c28547

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1209.242 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 182dd5700

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 185fac002

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1209.242 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a801c383

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.242 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a801c383

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1209.242 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a801c383

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1209.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1209.242 ; gain = 551.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1209.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/impl_3/Block_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Block_design_wrapper_drc_opted.rpt -pb Block_design_wrapper_drc_opted.pb -rpx Block_design_wrapper_drc_opted.rpx
Command: report_drc -file Block_design_wrapper_drc_opted.rpt -pb Block_design_wrapper_drc_opted.pb -rpx Block_design_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/impl_3/Block_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1209.242 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd09d2af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1209.242 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1196fdb65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 151068fc9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 151068fc9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.242 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 151068fc9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18ee37033

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1209.242 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c0ffc01a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.242 ; gain = 0.000
Phase 2 Global Placement | Checksum: 22356d875

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22356d875

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 130f40fa8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1845bb106

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1845bb106

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 27014089b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f2f3cdc4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f2f3cdc4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.242 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f2f3cdc4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1209.242 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1061702e7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1061702e7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.723 ; gain = 7.480
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.934. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a969224a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.723 ; gain = 7.480
Phase 4.1 Post Commit Optimization | Checksum: a969224a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.723 ; gain = 7.480

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a969224a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.723 ; gain = 7.480

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a969224a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.723 ; gain = 7.480

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 132c34137

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.723 ; gain = 7.480
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 132c34137

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.723 ; gain = 7.480
Ending Placer Task | Checksum: bf27b1b2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.723 ; gain = 7.480
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1216.723 ; gain = 7.480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1226.156 ; gain = 9.434
INFO: [Common 17-1381] The checkpoint 'D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/impl_3/Block_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Block_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1226.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Block_design_wrapper_utilization_placed.rpt -pb Block_design_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1226.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Block_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1226.156 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2f4c4e13 ConstDB: 0 ShapeSum: 8fdb639f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b5c81036

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.855 ; gain = 54.699
Post Restoration Checksum: NetGraph: 9a7e90d8 NumContArr: 1b497f5e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b5c81036

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1280.855 ; gain = 54.699

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b5c81036

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1286.844 ; gain = 60.688

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b5c81036

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1286.844 ; gain = 60.688
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d7d519f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1294.754 ; gain = 68.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.036 | TNS=0.000  | WHS=-0.146 | THS=-37.588|

Phase 2 Router Initialization | Checksum: 202164612

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1297.000 ; gain = 70.844

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b4bc9a96

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1297.000 ; gain = 70.844

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.841 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17dc7acd0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.841 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1642e91dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844
Phase 4 Rip-up And Reroute | Checksum: 1642e91dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1642e91dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1642e91dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844
Phase 5 Delay and Skew Optimization | Checksum: 1642e91dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 176335153

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.885 | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22fbc9830

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844
Phase 6 Post Hold Fix | Checksum: 22fbc9830

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.896537 %
  Global Horizontal Routing Utilization  = 1.28653 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2269b3ab4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1297.000 ; gain = 70.844

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2269b3ab4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1298.035 ; gain = 71.879

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a9b0f857

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1298.035 ; gain = 71.879

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.885 | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a9b0f857

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1298.035 ; gain = 71.879
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1298.035 ; gain = 71.879

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1298.035 ; gain = 71.879
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1302.355 ; gain = 4.320
INFO: [Common 17-1381] The checkpoint 'D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/impl_3/Block_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Block_design_wrapper_drc_routed.rpt -pb Block_design_wrapper_drc_routed.pb -rpx Block_design_wrapper_drc_routed.rpx
Command: report_drc -file Block_design_wrapper_drc_routed.rpt -pb Block_design_wrapper_drc_routed.pb -rpx Block_design_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/impl_3/Block_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Block_design_wrapper_methodology_drc_routed.rpt -pb Block_design_wrapper_methodology_drc_routed.pb -rpx Block_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Block_design_wrapper_methodology_drc_routed.rpt -pb Block_design_wrapper_methodology_drc_routed.pb -rpx Block_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/impl_3/Block_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Block_design_wrapper_power_routed.rpt -pb Block_design_wrapper_power_summary_routed.pb -rpx Block_design_wrapper_power_routed.rpx
Command: report_power -file Block_design_wrapper_power_routed.rpt -pb Block_design_wrapper_power_summary_routed.pb -rpx Block_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Block_design_wrapper_route_status.rpt -pb Block_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Block_design_wrapper_timing_summary_routed.rpt -pb Block_design_wrapper_timing_summary_routed.pb -rpx Block_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Block_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Block_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Block_design_wrapper_bus_skew_routed.rpt -pb Block_design_wrapper_bus_skew_routed.pb -rpx Block_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Block_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Block_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/EAAES/Portal-Crane/Miniproject_motor_control.runs/impl_3/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Oct 23 12:07:02 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1748.672 ; gain = 412.508
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 12:07:02 2019...
