---
content_type: page
title: Lecture Notes
uid: 5017895b-3c66-fd04-4111-19382827a0b9
---

The course material is divided into five modules, each covering a set of related topics. This section contains the lecture notes for the course.

Legend
------

(A): Session taught by Professor Arvind  
(J): Session taught by Dr. Joel Emer

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
SESÂ #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 1**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L1
{{< tdclose >}}
{{< tdopen >}}
History of Calculation and Computer Architecture (A) ([PDF]({{< baseurl >}}/resources/l01_earlydev))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L2
{{< tdclose >}}
{{< tdopen >}}
Influence of Technology and Software on Instruction Sets: Up to the dawn of IBM 360 (A) ([PDF]({{< baseurl >}}/resources/l02_fifties))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L3
{{< tdclose >}}
{{< tdopen >}}
Complex Instruction Set Evolution in the Sixties: Stack and GPR Architectures (A) ([PDF]({{< baseurl >}}/resources/l03_sixties))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L4
{{< tdclose >}}
{{< tdopen >}}
Microprogramming (A) ([PDF]({{< baseurl >}}/resources/l04_microprog))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L5
{{< tdclose >}}
{{< tdopen >}}
Simple Instruction Pipelining (A) ([PDF]({{< baseurl >}}/resources/l05_singlecycle))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L6
{{< tdclose >}}
{{< tdopen >}}
Pipeline Hazards (A) (![This resource may not render correctly in a screen reader.](/images/inacessible.gif)[PDF]({{< baseurl >}}/resources/l06_pipeline))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 2**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L7
{{< tdclose >}}
{{< tdopen >}}
Multilevel Memories - Technology (J) ([PDF]({{< baseurl >}}/resources/l07_caches))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L8
{{< tdclose >}}
{{< tdopen >}}
Cache (Memory) Performance Optimization (J) ([PDF]({{< baseurl >}}/resources/l08_caches_2))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L9
{{< tdclose >}}
{{< tdopen >}}
Virtual Memory Basics (J) ([PDF]({{< baseurl >}}/resources/l09_add_trans))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L10
{{< tdclose >}}
{{< tdopen >}}
Virtual Memory: Part Deux (A) ([PDF]({{< baseurl >}}/resources/l10_vrtl_mem))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 3**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L11
{{< tdclose >}}
{{< tdopen >}}
Complex Pipelining (A) ([PDF]({{< baseurl >}}/resources/l11_cmplx_pipes))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L12
{{< tdclose >}}
{{< tdopen >}}
Out of Order Execution and Register Renaming (A) ([PDF]({{< baseurl >}}/resources/l12_ooo_pipes))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L13
{{< tdclose >}}
{{< tdopen >}}
Branch Prediction and Speculative Execution (A) ([PDF]({{< baseurl >}}/resources/l13_brnchpred))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L14
{{< tdclose >}}
{{< tdopen >}}
Advanced Superscalar Architectures (J) ([PDF]({{< baseurl >}}/resources/l14_superscalar))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L15
{{< tdclose >}}
{{< tdopen >}}
Microprocessor Evolution: 4004 to Pentium 4 (J) ([PDF]({{< baseurl >}}/resources/l15_micro_evlutn))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 4**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L16
{{< tdclose >}}
{{< tdopen >}}
Synchronization and Sequential Consistency (A) ([PDF]({{< baseurl >}}/resources/l16_smps_sc))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L17
{{< tdclose >}}
{{< tdopen >}}
Cache Coherence (A) ([PDF]({{< baseurl >}}/resources/l17_cc))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L18
{{< tdclose >}}
{{< tdopen >}}
Cache Coherence (Implementation) (A) ([PDF]({{< baseurl >}}/resources/l18_ccprotocols))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L19
{{< tdclose >}}
{{< tdopen >}}
Snoopy Protocols (A) ([PDF]({{< baseurl >}}/resources/l19_snoopy_prot))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L20
{{< tdclose >}}
{{< tdopen >}}
Relaxed Memory Models (A) ([PDF]({{< baseurl >}}/resources/l20_relaxedmm))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen colspan="2" >}}
**Module 5**
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L21
{{< tdclose >}}
{{< tdopen >}}
VLIW/EPIC: Statically Scheduled ILP (J) ([PDF]({{< baseurl >}}/resources/l21_vliw))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L22
{{< tdclose >}}
{{< tdopen >}}
Vector Computers (J) ([PDF]({{< baseurl >}}/resources/l22_vector))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L23
{{< tdclose >}}
{{< tdopen >}}
Multithreaded Processors (J) ([PDF]({{< baseurl >}}/resources/l23_multithread))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L24
{{< tdclose >}}
{{< tdopen >}}
Reliable Architectures (J) ([PDF]({{< baseurl >}}/resources/l24_reliability))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
L25
{{< tdclose >}}
{{< tdopen >}}
Virtual Machines (J) ([PDF]({{< baseurl >}}/resources/l25_vms))
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}