
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003692                       # Number of seconds simulated
sim_ticks                                  3692250189                       # Number of ticks simulated
final_tick                               530658613374                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64821                       # Simulator instruction rate (inst/s)
host_op_rate                                    81977                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 118583                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889464                       # Number of bytes of host memory used
host_seconds                                 31136.52                       # Real time elapsed on the host
sim_insts                                  2018298072                       # Number of instructions simulated
sim_ops                                    2552493856                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       336128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       111360                       # Number of bytes read from this memory
system.physmem.bytes_read::total               451200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       127360                       # Number of bytes written to this memory
system.physmem.bytes_written::total            127360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2626                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          870                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3525                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             995                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  995                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       485341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     91036084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       520008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     30160470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122201903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       485341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       520008                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1005349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34493871                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34493871                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34493871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       485341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     91036084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       520008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     30160470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              156695774                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8854318                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3124801                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2539726                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214519                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1282602                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1214357                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328010                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9241                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3128392                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17305612                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3124801                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542367                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3801998                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147311                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        718115                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1531624                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8576604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4774606     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          333401      3.89%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269768      3.15%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653587      7.62%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          178418      2.08%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          227322      2.65%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165302      1.93%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92810      1.08%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1881390     21.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8576604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352913                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.954483                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3274433                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       698961                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3654904                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24881                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923423                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533108                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4734                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20676498                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923423                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3515810                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         151585                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       192917                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3432577                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       360290                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19940034                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3403                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148620                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       112237                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          549                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27908943                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93056580                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93056580                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10839633                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4157                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2377                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           991086                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1860263                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       948082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15346                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       329303                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18846838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4012                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14949567                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30246                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6537167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19974200                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          708                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8576604                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743064                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.883908                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3033297     35.37%     35.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1823894     21.27%     56.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1206584     14.07%     70.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886844     10.34%     81.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757872      8.84%     89.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395363      4.61%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337229      3.93%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63872      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71649      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8576604                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87553     71.03%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18030     14.63%     85.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17672     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12457998     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212636      1.42%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1482899      9.92%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       794381      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14949567                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.688393                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123256                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008245                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38629236                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25388082                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14566756                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15072823                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        57334                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736905                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          286                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       245467                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923423                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          65586                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8444                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18850850                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41728                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1860263                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       948082                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2360                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126100                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248486                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14711509                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392949                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238054                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2166659                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076400                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            773710                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.661507                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14576873                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14566756                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9486689                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26777041                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.645158                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354284                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6570185                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214494                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7653181                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604658                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.133337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3030043     39.59%     39.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2096514     27.39%     66.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850390     11.11%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       480595      6.28%     84.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392291      5.13%     89.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159219      2.08%     91.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190812      2.49%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95006      1.24%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358311      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7653181                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358311                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26145795                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38625896                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 277714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.885432                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885432                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.129392                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.129392                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66173101                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20134539                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19085249                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8854318                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3242093                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2644313                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217240                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1377174                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1264893                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          348780                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9745                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3242022                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17810666                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3242093                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1613673                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3954704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1152853                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        577665                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1600102                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       105048                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8707335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.535247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4752631     54.58%     54.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          261954      3.01%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          488149      5.61%     63.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          486118      5.58%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          300679      3.45%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          240917      2.77%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151331      1.74%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141095      1.62%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1884461     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8707335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366160                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.011523                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3381316                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       571675                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3798198                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23423                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        932719                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       547431                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21365228                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        932719                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3627769                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103622                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131057                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3570522                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       341642                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20597819                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        142013                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       104638                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28930843                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     96088201                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     96088201                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17865041                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11065714                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3639                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1760                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           954675                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1905482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       971112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12357                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       291066                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19413620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15459367                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31024                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6575423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20110147                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8707335                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.775442                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899328                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3005007     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1896200     21.78%     56.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1225033     14.07%     70.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       818399      9.40%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       865398      9.94%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       415701      4.77%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       329983      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        75003      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76611      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8707335                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96348     72.46%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18264     13.74%     86.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18359     13.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12926974     83.62%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207406      1.34%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1760      0.01%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1497137      9.68%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       826090      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15459367                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745969                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132971                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008601                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39790056                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25992601                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15103818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15592338                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48008                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       740492                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233054                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        932719                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53399                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9110                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19417140                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38704                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1905482                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       971112                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1760                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       135378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       256259                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15252800                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1428419                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       206559                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2233896                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2162031                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            805477                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.722640                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15108580                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15103818                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9625283                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27611185                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.705814                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348601                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10405410                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12812700                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6604415                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219655                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7774616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148464                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2964974     38.14%     38.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2171840     27.94%     66.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       904188     11.63%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       450387      5.79%     83.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       446621      5.74%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180331      2.32%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       179862      2.31%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        97292      1.25%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379121      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7774616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10405410                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12812700                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1903017                       # Number of memory references committed
system.switch_cpus1.commit.loads              1164979                       # Number of loads committed
system.switch_cpus1.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1849550                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11543233                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       264340                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379121                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26812610                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39767633                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 146983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10405410                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12812700                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10405410                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850934                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850934                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175179                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175179                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68522822                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20977424                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19631623                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3520                       # number of misc regfile writes
system.l20.replacements                          2640                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          316069                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6736                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.922357                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           38.285478                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.808228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   981.084590                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3064.821704                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009347                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002883                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.239523                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.748247                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         4657                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4657                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1493                       # number of Writeback hits
system.l20.Writeback_hits::total                 1493                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         4657                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4657                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         4657                       # number of overall hits
system.l20.overall_hits::total                   4657                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2626                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2640                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2626                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2640                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2626                       # number of overall misses
system.l20.overall_misses::total                 2640                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1276289                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    239655908                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      240932197                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1276289                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    239655908                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       240932197                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1276289                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    239655908                       # number of overall miss cycles
system.l20.overall_miss_latency::total      240932197                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7283                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7297                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1493                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1493                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7283                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7297                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7283                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7297                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.360566                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.361793                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.360566                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.361793                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.360566                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.361793                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91163.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91262.722011                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91262.195833                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91163.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91262.722011                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91262.195833                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91163.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91262.722011                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91262.195833                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 511                       # number of writebacks
system.l20.writebacks::total                      511                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2626                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2640                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2626                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2640                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2626                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2640                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1171120                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    220122936                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    221294056                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1171120                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    220122936                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    221294056                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1171120                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    220122936                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    221294056                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.360566                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.361793                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.360566                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.361793                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.360566                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.361793                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83651.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83824.423458                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83823.506061                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 83651.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83824.423458                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83823.506061                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 83651.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83824.423458                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83823.506061                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           885                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          255017                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4981                       # Sample count of references to valid blocks.
system.l21.avg_refs                         51.197952                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  87                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.972401                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   403.380180                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3590.647419                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021240                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003655                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.098481                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.876623                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3152                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3152                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1005                       # number of Writeback hits
system.l21.Writeback_hits::total                 1005                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3152                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3152                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3152                       # number of overall hits
system.l21.overall_hits::total                   3152                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          870                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  885                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          870                       # number of demand (read+write) misses
system.l21.demand_misses::total                   885                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          870                       # number of overall misses
system.l21.overall_misses::total                  885                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1606506                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     77546007                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       79152513                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1606506                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     77546007                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        79152513                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1606506                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     77546007                       # number of overall miss cycles
system.l21.overall_miss_latency::total       79152513                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4022                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4037                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1005                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1005                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4022                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4037                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4022                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4037                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.216310                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.219222                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.216310                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.219222                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.216310                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.219222                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 107100.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 89133.341379                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 89437.867797                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 107100.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 89133.341379                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89437.867797                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 107100.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 89133.341379                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89437.867797                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 484                       # number of writebacks
system.l21.writebacks::total                      484                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          870                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             885                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          870                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              885                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          870                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             885                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1492454                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     70779783                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     72272237                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1492454                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     70779783                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     72272237                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1492454                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     70779783                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     72272237                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.216310                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.219222                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.216310                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.219222                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.216310                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.219222                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99496.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81356.072414                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81663.544633                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99496.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 81356.072414                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81663.544633                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99496.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 81356.072414                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81663.544633                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.960690                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539225                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015169.466801                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.960690                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022373                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796411                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1531608                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1531608                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1531608                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1531608                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1531608                       # number of overall hits
system.cpu0.icache.overall_hits::total        1531608                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1468876                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1468876                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1468876                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1468876                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1468876                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1468876                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1531624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1531624                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1531624                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1531624                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1531624                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1531624                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 91804.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 91804.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 91804.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 91804.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 91804.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 91804.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1290289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1290289                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1290289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1290289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1290289                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1290289                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92163.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92163.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92163.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92163.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92163.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92163.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7283                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720540                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7539                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21849.123226                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.484391                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.515609                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872986                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127014                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056852                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056852                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2242                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2242                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756162                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756162                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756162                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756162                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15913                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15913                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15913                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15913                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15913                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15913                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    813947676                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    813947676                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    813947676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    813947676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    813947676                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    813947676                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072765                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072765                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772075                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772075                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772075                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772075                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014834                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014834                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008980                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008980                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008980                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008980                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51149.857098                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51149.857098                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 51149.857098                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51149.857098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 51149.857098                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51149.857098                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1493                       # number of writebacks
system.cpu0.dcache.writebacks::total             1493                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8630                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8630                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8630                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8630                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8630                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8630                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7283                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7283                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7283                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7283                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    277674707                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    277674707                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    277674707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    277674707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    277674707                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    277674707                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006789                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006789                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38126.418646                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38126.418646                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 38126.418646                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38126.418646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 38126.418646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38126.418646                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.972370                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999500392                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154095.672414                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.972370                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023994                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743545                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1600083                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1600083                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1600083                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1600083                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1600083                       # number of overall hits
system.cpu1.icache.overall_hits::total        1600083                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2079139                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2079139                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2079139                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2079139                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2079139                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2079139                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1600102                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1600102                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1600102                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1600102                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1600102                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1600102                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 109428.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109428.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 109428.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109428.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 109428.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109428.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1621506                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1621506                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1621506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1621506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1621506                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1621506                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108100.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 108100.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 108100.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 108100.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 108100.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 108100.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4022                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153156589                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4278                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35800.979196                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.792108                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.207892                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862469                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137531                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1090793                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1090793                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       734578                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        734578                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1760                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1760                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1760                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1825371                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1825371                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1825371                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1825371                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10387                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10387                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10387                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10387                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10387                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10387                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    453115297                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    453115297                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    453115297                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    453115297                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    453115297                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    453115297                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1101180                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1101180                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       734578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       734578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1760                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1835758                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1835758                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1835758                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1835758                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009433                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009433                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005658                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005658                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005658                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005658                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43623.307692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43623.307692                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43623.307692                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43623.307692                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43623.307692                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43623.307692                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1005                       # number of writebacks
system.cpu1.dcache.writebacks::total             1005                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6365                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6365                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6365                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6365                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6365                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6365                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4022                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4022                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4022                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4022                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     98056388                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     98056388                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     98056388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     98056388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     98056388                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     98056388                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002191                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002191                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002191                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002191                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24380.006962                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24380.006962                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24380.006962                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24380.006962                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24380.006962                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24380.006962                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
