--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml mycpu.twx mycpu.ncd -o mycpu.twr mycpu.pcf -ucf basys.ucf

Design file:              mycpu.ncd
Physical constraint file: mycpu.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
mAddr<0>    |   11.851(R)|clk_BUFGP         |   0.000|
mAddr<1>    |   11.737(R)|clk_BUFGP         |   0.000|
mAddr<2>    |   11.736(R)|clk_BUFGP         |   0.000|
mAddr<3>    |   11.402(R)|clk_BUFGP         |   0.000|
mAddr<4>    |   12.005(R)|clk_BUFGP         |   0.000|
mAddr<5>    |   11.787(R)|clk_BUFGP         |   0.000|
mAddr<6>    |   11.958(R)|clk_BUFGP         |   0.000|
mAddr<7>    |   12.197(R)|clk_BUFGP         |   0.000|
stage<0>    |    7.557(R)|clk_BUFGP         |   0.000|
stage<1>    |    7.260(R)|clk_BUFGP         |   0.000|
stage<2>    |    7.409(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock isAuto to Pad
------------+------------+---------------------+--------+
            | clk (edge) |                     | Clock  |
Destination |   to PAD   |Internal Clock(s)    | Phase  |
------------+------------+---------------------+--------+
mAddr<0>    |   11.729(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<1>    |   12.014(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<2>    |   11.612(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<3>    |   11.083(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<4>    |   11.980(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<5>    |   10.892(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<6>    |   11.271(F)|stages/ins_cmp_eq0000|   0.000|
mAddr<7>    |   11.614(F)|stages/ins_cmp_eq0000|   0.000|
------------+------------+---------------------+--------+

Clock nextStage to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
mAddr<0>    |   12.103(R)|nextStage_BUFGP   |   0.000|
mAddr<1>    |   11.989(R)|nextStage_BUFGP   |   0.000|
mAddr<2>    |   11.988(R)|nextStage_BUFGP   |   0.000|
mAddr<3>    |   11.654(R)|nextStage_BUFGP   |   0.000|
mAddr<4>    |   12.257(R)|nextStage_BUFGP   |   0.000|
mAddr<5>    |   12.039(R)|nextStage_BUFGP   |   0.000|
mAddr<6>    |   12.210(R)|nextStage_BUFGP   |   0.000|
mAddr<7>    |   12.449(R)|nextStage_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.729|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock isAuto
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
isAuto         |         |         |         |    2.843|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock nextStage
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
nextStage      |    2.649|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
isAuto         |mAddr<0>       |   10.432|
isAuto         |mAddr<1>       |   10.318|
isAuto         |mAddr<2>       |   10.317|
isAuto         |mAddr<3>       |    9.983|
isAuto         |mAddr<4>       |   10.586|
isAuto         |mAddr<5>       |   10.368|
isAuto         |mAddr<6>       |   10.539|
isAuto         |mAddr<7>       |   10.778|
---------------+---------------+---------+


Analysis completed Mon Feb 24 15:58:00 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



