// Seed: 3046997210
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2
);
endmodule
program module_1 #(
    parameter id_3 = 32'd2
) (
    output logic id_0
    , id_6,
    output tri1  id_1,
    input  wire  id_2,
    input  wand  _id_3,
    input  wor   id_4
);
  always @(posedge id_4) id_0 <= -1;
  wire [id_3 : -1] id_7;
  assign id_7 = id_7;
  parameter id_8 = 1;
  logic [1 : 1] id_9;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4
  );
  assign modCall_1.id_2 = 0;
endprogram
module module_0 (
    output logic id_0,
    input  uwire module_2
    , id_6,
    output wor   id_2,
    input  tri   id_3,
    input  wand  id_4
);
  initial id_0 = 1;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3
  );
  integer [1  &&  1  ==  1 : 1] id_7 = (-1);
endmodule
