#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 26 13:09:06 2022
# Process ID: 10360
# Current directory: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11816 C:\Users\antho\Documents\Programmes\S4APP2\pb_logique_seq\pb_logique_seq.xpr
# Log file: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/vivado.log
# Journal file: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.xpr
launch_simulation
source simul_module_sig_tb.tcl
update_compile_order -fileset sources_1
open_bd_design {C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
source C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/schema.tcl
connect_bd_net [get_bd_pins M1_decodeur_i2s/compteur_7bits/o_val_cpt] [get_bd_pins M1_decodeur_i2s/MEF_decodeur_i2s/i_switch]
update_module_reference design_1_mef_decod_i2s_v1b_0_0
update_module_reference design_1_mef_decod_i2s_v1b_0_0
connect_bd_net [get_bd_pins M1_decodeur_i2s/compteur_7bits/reset] [get_bd_pins M8_commande/o_reset]
connect_bd_net [get_bd_pins M1_decodeur_i2s/o_str_dat] [get_bd_pins M1_decodeur_i2s/MEF_decodeur_i2s/o_dat_strb]
connect_bd_net [get_bd_pins M1_decodeur_i2s/MEF_decodeur_i2s/o_reset] [get_bd_pins M1_decodeur_i2s/compteur_7bits/i_en]
save_bd_design
close_sim
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
open_bd_design {C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
run 10 ms
close_sim
