{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615919392094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615919392094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 16 19:29:51 2021 " "Processing started: Tue Mar 16 19:29:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615919392094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615919392094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pr7 -c pr7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pr7 -c pr7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615919392094 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615919392477 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" pr7.vhd(26) " "VHDL syntax error at pr7.vhd(26) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "pr7.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/pr7.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1615919392858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr7.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pr7.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arc " "Found design unit 1: alu-alu_arc" {  } { { "alu.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392862 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_func_log.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_func_log.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_func_Log-behavioural " "Found design unit 1: U_func_Log-behavioural" {  } { { "U_Func_Log.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/U_Func_Log.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392862 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_Func_Log " "Found entity 1: U_Func_Log" {  } { { "U_Func_Log.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/U_Func_Log.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador1Bit-Sumador1Bit_arc " "Found design unit 1: Sumador1Bit-Sumador1Bit_arc" {  } { { "Sumador1Bit.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador1Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392869 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador1Bit " "Found entity 1: Sumador1Bit" {  } { { "Sumador1Bit.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_restador5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_restador5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_Restador5Bits-Sumador_Restador5Bits_arc " "Found design unit 1: Sumador_Restador5Bits-Sumador_Restador5Bits_arc" {  } { { "Sumador_Restador5bits.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador_Restador5bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Restador5Bits " "Found entity 1: Sumador_Restador5Bits" {  } { { "Sumador_Restador5bits.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Sumador_Restador5bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bits3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5bits3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5bits3to1-mux5bits3to1_arc " "Found design unit 1: mux5bits3to1-mux5bits3to1_arc" {  } { { "mux5bits3to1.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux5bits3to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392872 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5bits3to1 " "Found entity 1: mux5bits3to1" {  } { { "mux5bits3to1.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux5bits3to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5bits-mux5bits_arc " "Found design unit 1: mux5bits-mux5bits_arc" {  } { { "mux5bits.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux5bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392872 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5bits " "Found entity 1: mux5bits" {  } { { "mux5bits.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux5bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392872 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1615919392879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arc " "Found design unit 1: mux-mux_arc" {  } { { "mux.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392879 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador5bits_c2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador5bits_c2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador5Bits_C2-Behavioural " "Found design unit 1: Multiplicador5Bits_C2-Behavioural" {  } { { "Multiplicador5Bits_C2.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Multiplicador5Bits_C2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392882 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador5Bits_C2 " "Found entity 1: Multiplicador5Bits_C2" {  } { { "Multiplicador5Bits_C2.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Multiplicador5Bits_C2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-Control_arc " "Found design unit 1: Control-Control_arc" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392882 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookahead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrylookahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CarryLookAhead-CarryLookAhead_arc " "Found design unit 1: CarryLookAhead-CarryLookAhead_arc" {  } { { "CarryLookAhead.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/CarryLookAhead.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392882 ""} { "Info" "ISGN_ENTITY_NAME" "1 CarryLookAhead " "Found entity 1: CarryLookAhead" {  } { { "CarryLookAhead.vhd" "" { Text "C:/Users/ferna/Documents/GitHub/ED_LAB/7/CarryLookAhead.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615919392882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615919392882 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615919393023 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 16 19:29:53 2021 " "Processing ended: Tue Mar 16 19:29:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615919393023 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615919393023 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615919393023 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615919393023 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615919393600 ""}
