 ```verilog
always @(posedge c) begin
    if (d)
        out <= a ^ b;
    else
        out <= a & ~b;
end
```