
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016134    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001780    0.000890    0.000890 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020401    0.035622    0.085514    0.086404 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.035627    0.000800    0.087204 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019970    0.036463    0.104498    0.191702 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036464    0.000633    0.192335 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001870    0.027147    0.254348    0.446683 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027147    0.000070    0.446753 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008128    0.082465    0.613892    1.060645 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.082465    0.000331    1.060976 v fanout76/A (sg13g2_buf_8)
     7    0.038824    0.047075    0.147560    1.208535 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.047247    0.002120    1.210655 v fanout75/A (sg13g2_buf_8)
     8    0.035940    0.044995    0.127183    1.337838 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.045242    0.002719    1.340558 v _146_/A2 (sg13g2_o21ai_1)
     4    0.020836    0.352775    0.311788    1.652345 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.352779    0.001065    1.653411 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007966    0.139006    0.238012    1.891423 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.139006    0.000287    1.891710 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003981    0.125238    0.165675    2.057385 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.125238    0.000261    2.057646 ^ _239_/B (sg13g2_and3_1)
     1    0.003577    0.054029    0.217171    2.274818 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.054029    0.000142    2.274959 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007823    0.139155    0.138646    2.413605 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.139162    0.000974    2.414579 v output4/A (sg13g2_buf_2)
     1    0.083442    0.224062    0.314762    2.729342 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.224395    0.006422    2.735764 v sine_out[0] (out)
                                              2.735764   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -2.735764   data arrival time
---------------------------------------------------------------------------------------------
                                              1.114236   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
