#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jun  6 18:02:11 2021
# Process ID: 7160
# Current directory: D:/GitCode/ImageProcessingofSketch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12708 D:\GitCode\ImageProcessingofSketch\ImageProcessing.xpr
# Log file: D:/GitCode/ImageProcessingofSketch/vivado.log
# Journal file: D:/GitCode/ImageProcessingofSketch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitCode/ImageProcessingofSketch/ImageProcessing.xpr
update_compile_order -fileset sources_1
close [ open D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v w ]
add_files D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name outputBuffer -dir d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {outputBuffer} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.TUSER_WIDTH {0} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14} CONFIG.Input_Depth_axis {16} CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value_axis {8} CONFIG.Empty_Threshold_Assert_Value_axis {14} CONFIG.Enable_Safety_Circuit {true}] [get_ips outputBuffer]
generate_target {instantiation_template} [get_files d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
catch { config_ip_cache -export [get_ips -all outputBuffer] }
export_ip_user_files -of_objects [get_files d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
launch_runs -jobs 4 outputBuffer_synth_1
export_simulation -of_objects [get_files d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci] -directory D:/GitCode/ImageProcessingofSketch/ImageProcessing.ip_user_files/sim_scripts -ip_user_files_dir D:/GitCode/ImageProcessingofSketch/ImageProcessing.ip_user_files -ipstatic_source_dir D:/GitCode/ImageProcessingofSketch/ImageProcessing.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/modelsim} {questa=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/questa} {riviera=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/riviera} {activehdl=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir d:/gitcode/imageprocessingofsketch -vendor xilinx.com -library user -taxonomy /UserIP
set_property name imageProcessforSketch [ipx::current_core]
set_property description imageProcessforSketch [ipx::current_core]
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name i_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::remove_bus_interface s_axis [ipx::current_core]
ipx::add_bus_interface s_sxis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property physical_name i_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property physical_name i_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property physical_name o_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property name s_axis [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/gitcode/imageprocessingofsketch [current_project]
update_ip_catalog
file mkdir D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
ipx::unload_core d:/gitcode/imageprocessingofsketch/component.xml
update_compile_order -fileset sim_1
launch_simulation
source tb.tcl
restart
run all
close_sim
ipx::open_ipxact_file {d:\gitcode\imageprocessingofsketch\component.xml}
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/gitcode/imageprocessingofsketch
