============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  04:09:05 am
  Module:                 mux_t_t_t_1
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

   Instance      Module    Cell Count  Cell Area  Net Area   Total Area 
------------------------------------------------------------------------
mux_t_t_t_1                       200    231.180   155.101      386.281 
  eq_0_.inst  equal                 6      6.765     2.980        9.745 
    sr        sr_latch              3      2.799     0.998        3.797 
  eq_1_.inst  equal_1               6      6.765     2.980        9.745 
    sr        sr_latch_1            3      2.799     0.998        3.797 
  eq_2_.inst  equal_2               6      6.765     2.980        9.745 
    sr        sr_latch_2            3      2.799     0.998        3.797 
  eq_3_.inst  equal_3               6      6.765     2.980        9.745 
    sr        sr_latch_3            3      2.799     0.998        3.797 
  eq_4_.inst  equal_4               6      6.765     2.980        9.745 
    sr        sr_latch_4            3      2.799     0.998        3.797 
  eq_5_.inst  equal_5               6      6.765     2.980        9.745 
    sr        sr_latch_5            3      2.799     0.998        3.797 
  eq_6_.inst  equal_6               6      6.765     2.980        9.745 
    sr        sr_latch_6            3      2.799     0.998        3.797 
  eq_7_.inst  equal_7               6      6.765     2.980        9.745 
    sr        sr_latch_7            3      2.799     0.998        3.797 
  eq_8_.inst  equal_8               6      6.765     2.980        9.745 
    sr        sr_latch_8            3      2.799     0.998        3.797 
  eq_9_.inst  equal_9               6      6.765     2.980        9.745 
    sr        sr_latch_9            3      2.799     0.998        3.797 
  eq_10_.inst equal_10              6      6.765     2.980        9.745 
    sr        sr_latch_10           3      2.799     0.998        3.797 
  eq_11_.inst equal_11              6      6.765     2.980        9.745 
    sr        sr_latch_11           3      2.799     0.998        3.797 
  eq_12_.inst equal_12              6      6.765     2.980        9.745 
    sr        sr_latch_12           3      2.799     0.998        3.797 
  eq_13_.inst equal_13              6      6.765     2.980        9.745 
    sr        sr_latch_13           3      2.799     0.998        3.797 
  eq_14_.inst equal_14              6      6.765     2.980        9.745 
    sr        sr_latch_14           3      2.799     0.998        3.797 
  eq_15_.inst equal_15              6      6.765     2.980        9.745 
    sr        sr_latch_15           3      2.799     0.998        3.797 
  eq_16_.inst equal_16              6      6.765     2.980        9.745 
    sr        sr_latch_16           3      2.799     0.998        3.797 
  eq_17_.inst equal_17              6      6.765     2.980        9.745 
    sr        sr_latch_17           3      2.799     0.998        3.797 
  eq_18_.inst equal_18              6      6.765     2.980        9.745 
    sr        sr_latch_18           3      2.799     0.998        3.797 
  eq_19_.inst equal_19              6      6.765     2.980        9.745 
    sr        sr_latch_19           3      2.799     0.998        3.797 
  eq_20_.inst equal_20              6      6.765     2.980        9.745 
    sr        sr_latch_20           3      2.799     0.998        3.797 
  eq_21_.inst equal_21              6      6.765     2.980        9.745 
    sr        sr_latch_21           3      2.799     0.998        3.797 
  eq_22_.inst equal_22              6      6.765     2.980        9.745 
    sr        sr_latch_22           3      2.799     0.998        3.797 
  eq_23_.inst equal_23              6      6.765     2.980        9.745 
    sr        sr_latch_23           3      2.799     0.998        3.797 
  eq_24_.inst equal_24              6      6.765     2.980        9.745 
    sr        sr_latch_24           3      2.799     0.998        3.797 
  eq_25_.inst equal_25              6      6.765     2.980        9.745 
    sr        sr_latch_25           3      2.799     0.998        3.797 
  eq_26_.inst equal_26              6      6.765     2.980        9.745 
    sr        sr_latch_26           3      2.799     0.998        3.797 
  eq_27_.inst equal_27              6      6.765     2.980        9.745 
    sr        sr_latch_27           3      2.799     0.998        3.797 
  eq_28_.inst equal_28              6      6.765     2.980        9.745 
    sr        sr_latch_28           3      2.799     0.998        3.797 
  eq_29_.inst equal_29              6      6.765     2.980        9.745 
    sr        sr_latch_29           3      2.799     0.998        3.797 
  eq_30_.inst equal_30              6      6.765     2.980        9.745 
    sr        sr_latch_30           3      2.799     0.998        3.797 
  eq_31_.inst equal_31              6      6.765     2.980        9.745 
    sr        sr_latch_31           3      2.799     0.998        3.797 
