#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 20 16:49:44 2017
# Process ID: 72824
# Current directory: C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent73228 C:\Users\Jesus\Documents\ECE 369\Modifications\LABS8-17 UPDATED 11-8-17\Lab8-17_VivadoFiles\Lab8-17_VivadoFiles.xpr
# Log file: C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/vivado.log
# Journal file: C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles'
INFO: [Project 1-313] Project file moved from 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 867.125 ; gain = 112.746
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 867.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus/Documents/ECE -notrace
couldn't read file "C:/Users/Jesus/Documents/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 16:50:59 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 867.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 867.125 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 867.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 867.125 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus/Documents/ECE -notrace
couldn't read file "C:/Users/Jesus/Documents/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 17:05:53 2017...
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 867.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 867.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 1183.141 ; gain = 310.504
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func/TopLevel_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func/TopLevel_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func/TopLevel_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-311] analyzing module Execution
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TopLevel_tb_func_synth xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.EXMEMRegister
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.MEMWBRegister
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.Control
Compiling module unisims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_func_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus/Documents/ECE -notrace
couldn't read file "C:/Users/Jesus/Documents/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 17:09:20 2017...
run_program: Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 1554.973 ; gain = 344.664
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_func_synth -key {Post-Synthesis:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1555.469 ; gain = 682.832
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
launch_runs impl_1 -jobs 8
[Mon Nov 20 17:15:27 2017] Launched impl_1...
Run output will be captured here: C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/impl_1/runme.log
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/TopLevel_tb_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus/Documents/ECE -notrace
couldn't read file "C:/Users/Jesus/Documents/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 18:18:04 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1636.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1636.426 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1636.426 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
reset_run impl_1
launch_runs impl_1 -jobs 8
[Mon Nov 20 18:19:19 2017] Launched impl_1...
Run output will be captured here: C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/TopLevel_tb_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus/Documents/ECE -notrace
couldn't read file "C:/Users/Jesus/Documents/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 18:22:42 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1636.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.426 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1636.426 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: TopLevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1671.750 ; gain = 30.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
WARNING: [Synth 8-567] referenced signal 'regfile' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:80]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000110 is unreachable [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:68]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Execution' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (11#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-638] synthesizing module 'EXAdder' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXAdder' (12#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (13#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit3To1' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit3To1' (14#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (15#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
WARNING: [Synth 8-567] referenced signal 'ALUResult' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:50]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (16#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
WARNING: [Synth 8-567] referenced signal 'HiOut_stored' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:58]
WARNING: [Synth 8-567] referenced signal 'LoOut_stored' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:58]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (17#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-256] done synthesizing module 'Execution' (18#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (19#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (20#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'Memory' (21#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (22#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (23#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v:3]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (24#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port Branch
WARNING: [Synth 8-3331] design Execution has unconnected port ZeroExtend
WARNING: [Synth 8-3331] design InstructionDecode has unconnected port Rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1706.816 ; gain = 65.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1706.816 ; gain = 65.840
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1838.703 ; gain = 197.727
55 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1838.703 ; gain = 197.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.141 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/TopLevel_tb_behav.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.141 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus/Documents/ECE -notrace
couldn't read file "C:/Users/Jesus/Documents/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 21 12:30:48 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1848.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1848.141 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1848.141 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1848.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 21:51:38 2017...
