Flow report for ece385_finalprj
Sun Dec 08 19:03:43 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------------+
; Flow Summary                                                                              ;
+------------------------------------+------------------------------------------------------+
; Flow Status                        ; EDA Netlist Writer Failed - Sun Dec 08 19:03:43 2019 ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition          ;
; Revision Name                      ; ece385_finalprj                                      ;
; Top-level Entity Name              ; final_top                                            ;
; Family                             ; Cyclone IV E                                         ;
; Device                             ; EP4CE115F29C7                                        ;
; Timing Models                      ; Final                                                ;
; Total logic elements               ; 72,307 / 114,480 ( 63 % )                            ;
;     Total combinational functions  ; 69,465 / 114,480 ( 61 % )                            ;
;     Dedicated logic registers      ; 13,851 / 114,480 ( 12 % )                            ;
; Total registers                    ; 13970                                                ;
; Total pins                         ; 194 / 529 ( 37 % )                                   ;
; Total virtual pins                 ; 0                                                    ;
; Total memory bits                  ; 3,266,304 / 3,981,312 ( 82 % )                       ;
; Embedded Multiplier 9-bit elements ; 531 / 532 ( 100 % )                                  ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                       ;
+------------------------------------+------------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/08/2019 18:41:55 ;
; Main task         ; Compilation         ;
; Revision Name     ; ece385_finalprj     ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+------------------+
; Assignment Name                              ; Value                                                                                                                                                                                                                                                                                                   ; Default Value   ; Entity Name     ; Section Id       ;
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+------------------+
; COMPILER_SIGNATURE_ID                        ; 220964532840647.157585211444980                                                                                                                                                                                                                                                                         ; --              ; --              ; --               ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE             ; Speed                                                                                                                                                                                                                                                                                                   ; Balanced        ; --              ; --               ;
; EDA_DESIGN_INSTANCE_NAME                     ; NA                                                                                                                                                                                                                                                                                                      ; --              ; --              ; testbench        ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH         ; testbench                                                                                                                                                                                                                                                                                               ; --              ; --              ; eda_simulation   ;
; EDA_OUTPUT_DATA_FORMAT                       ; Systemverilog Hdl                                                                                                                                                                                                                                                                                       ; --              ; --              ; eda_simulation   ;
; EDA_SIMULATION_TOOL                          ; ModelSim-Altera (SystemVerilog)                                                                                                                                                                                                                                                                         ; <None>          ; --              ; --               ;
; EDA_TEST_BENCH_ENABLE_STATUS                 ; TEST_BENCH_MODE                                                                                                                                                                                                                                                                                         ; --              ; --              ; eda_simulation   ;
; EDA_TEST_BENCH_FILE                          ; testbench.sv                                                                                                                                                                                                                                                                                            ; --              ; --              ; testbench        ;
; EDA_TEST_BENCH_MODULE_NAME                   ; testbench                                                                                                                                                                                                                                                                                               ; --              ; --              ; testbench        ;
; EDA_TEST_BENCH_NAME                          ; testbench                                                                                                                                                                                                                                                                                               ; --              ; --              ; eda_simulation   ;
; EDA_TEST_BENCH_RUN_SIM_FOR                   ; 10000 ns                                                                                                                                                                                                                                                                                                ; --              ; --              ; testbench        ;
; ENABLE_SIGNALTAP                             ; On                                                                                                                                                                                                                                                                                                      ; --              ; --              ; --               ;
; FITTER_EFFORT                                ; Standard Fit                                                                                                                                                                                                                                                                                            ; Auto Fit        ; --              ; --               ;
; FLOW_ENABLE_POWER_ANALYZER                   ; On                                                                                                                                                                                                                                                                                                      ; Off             ; --              ; --               ;
; MAX_CORE_JUNCTION_TEMP                       ; 85                                                                                                                                                                                                                                                                                                      ; --              ; --              ; --               ;
; MIN_CORE_JUNCTION_TEMP                       ; 0                                                                                                                                                                                                                                                                                                       ; --              ; --              ; --               ;
; MISC_FILE                                    ; final_soc/synthesis/../final_soc.cmp                                                                                                                                                                                                                                                                    ; --              ; --              ; --               ;
; MISC_FILE                                    ; final_soc/synthesis/../../final_soc.qsys                                                                                                                                                                                                                                                                ; --              ; --              ; --               ;
; MUX_RESTRUCTURE                              ; Off                                                                                                                                                                                                                                                                                                     ; Auto            ; --              ; --               ;
; OPTIMIZATION_MODE                            ; Aggressive Performance                                                                                                                                                                                                                                                                                  ; Balanced        ; --              ; --               ;
; PARTITION_COLOR                              ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                  ; --              ; DE2_115_Default ; Top              ;
; PARTITION_COLOR                              ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                  ; --              ; final_top       ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL          ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                  ; --              ; DE2_115_Default ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL          ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                  ; --              ; final_top       ; Top              ;
; PARTITION_NETLIST_TYPE                       ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                  ; --              ; DE2_115_Default ; Top              ;
; PARTITION_NETLIST_TYPE                       ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                  ; --              ; final_top       ; Top              ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC               ; On                                                                                                                                                                                                                                                                                                      ; Off             ; --              ; --               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION      ; On                                                                                                                                                                                                                                                                                                      ; Off             ; --              ; --               ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING         ; On                                                                                                                                                                                                                                                                                                      ; Off             ; --              ; --               ;
; PLACEMENT_EFFORT_MULTIPLIER                  ; 4.0                                                                                                                                                                                                                                                                                                     ; 1.0             ; --              ; --               ;
; POWER_BOARD_THERMAL_MODEL                    ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                                     ; --              ; --              ; --               ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE           ; 12.5 %                                                                                                                                                                                                                                                                                                  ; 12.5%           ; --              ; --               ;
; POWER_PRESET_COOLING_SOLUTION                ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                                   ; --              ; --              ; --               ;
; QII_AUTO_PACKED_REGISTERS                    ; Normal                                                                                                                                                                                                                                                                                                  ; Auto            ; --              ; --               ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ; On                                                                                                                                                                                                                                                                                                      ; Auto            ; --              ; --               ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL             ; MAXIMUM                                                                                                                                                                                                                                                                                                 ; Normal          ; --              ; --               ;
; SAFE_STATE_MACHINE                           ; On                                                                                                                                                                                                                                                                                                      ; Off             ; --              ; --               ;
; SLD_FILE                                     ; final_soc/synthesis/final_soc.regmap                                                                                                                                                                                                                                                                    ; --              ; --              ; --               ;
; SLD_FILE                                     ; final_soc/synthesis/final_soc.debuginfo                                                                                                                                                                                                                                                                 ; --              ; --              ; --               ;
; SLD_FILE                                     ; db/stp1_auto_stripped.stp                                                                                                                                                                                                                                                                               ; --              ; --              ; --               ;
; SLD_INFO                                     ; QSYS_NAME final_soc HAS_SOPCINFO 1 GENERATION_ID 1575801372                                                                                                                                                                                                                                             ; --              ; final_soc       ; --               ;
; SLD_NODE_CREATOR_ID                          ; 110                                                                                                                                                                                                                                                                                                     ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                         ; sld_signaltap                                                                                                                                                                                                                                                                                           ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                                 ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_DATA_BITS=83                                                                                                                                                                                                                                                                                        ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_TRIGGER_BITS=83                                                                                                                                                                                                                                                                                     ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_STORAGE_QUALIFIER_BITS=83                                                                                                                                                                                                                                                                           ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                                 ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                                  ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_INVERSION_MASK_LENGTH=276                                                                                                                                                                                                                                                                           ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                                           ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_SEGMENT_SIZE=8192                                                                                                                                                                                                                                                                                   ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                              ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                          ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                       ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                                  ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                            ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                               ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                                     ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_SAMPLE_DEPTH=8192                                                                                                                                                                                                                                                                                   ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                                ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                                                  ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                                      ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                                                  ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                                    ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                            ; --              ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                           ; --              ; --              ; auto_signaltap_0 ;
; SOPCINFO_FILE                                ; final_soc/synthesis/../../final_soc.sopcinfo                                                                                                                                                                                                                                                            ; --              ; --              ; --               ;
; SYNTHESIS_ONLY_QIP                           ; On                                                                                                                                                                                                                                                                                                      ; --              ; --              ; --               ;
; TOP_LEVEL_ENTITY                             ; final_top                                                                                                                                                                                                                                                                                               ; ece385_finalprj ; --              ; --               ;
; USE_SIGNALTAP_FILE                           ; stp1.stp                                                                                                                                                                                                                                                                                                ; --              ; --              ; --               ;
+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:04:51     ; 1.0                     ; 5630 MB             ; 00:05:00                           ;
; Fitter               ; 00:13:29     ; 1.1                     ; 7117 MB             ; 00:43:55                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 4967 MB             ; 00:00:07                           ;
; Power Analyzer       ; 00:00:55     ; 1.2                     ; 5444 MB             ; 00:01:03                           ;
; Timing Analyzer      ; 00:00:42     ; 2.6                     ; 6024 MB             ; 00:01:04                           ;
; EDA Netlist Writer   ; 00:01:08     ; 1.0                     ; 5324 MB             ; 00:01:05                           ;
; Total                ; 00:21:12     ; --                      ; --                  ; 00:52:14                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; JFZYQV2          ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; JFZYQV2          ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; JFZYQV2          ; Windows 10 ; 10.0       ; x86_64         ;
; Power Analyzer       ; JFZYQV2          ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; JFZYQV2          ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; JFZYQV2          ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off ece385_finalprj -c ece385_finalprj
quartus_fit --read_settings_files=off --write_settings_files=off ece385_finalprj -c ece385_finalprj
quartus_asm --read_settings_files=off --write_settings_files=off ece385_finalprj -c ece385_finalprj
quartus_pow --read_settings_files=off --write_settings_files=off ece385_finalprj -c ece385_finalprj
quartus_sta ece385_finalprj -c ece385_finalprj
quartus_eda --read_settings_files=off --write_settings_files=off ece385_finalprj -c ece385_finalprj



