<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Upsampling_Bayes</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Upsampling_Bayes_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5b80ae61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Upsampling_Bayes_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5b80ae61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dd21303a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;))/8)-1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;))/8)-1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Upsampling_Bayes_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Upsampling_Bayes_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Upsampling_Bayes_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c0368997</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Upsampling_Bayes_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Upsampling_Bayes_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Upsampling_Bayes_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Upsampling_Bayes_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dd21303a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Upsampling_Bayes_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Upsampling_Bayes_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-19T15:49:39Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4595aa_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cafe712_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5836b7_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14264fad_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b515ec7_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263cb16f_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3f806a_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2e30ae_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b993bc_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bbc017_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7ae78a_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd3692b_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1aab05_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782ac41b_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ca3353_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55312e82_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198c92ad_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0cd77d_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e06820_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed5778_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5a6965_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c35b1c6_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b53d11_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ec1072_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259ec367_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0e77b7_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434e766_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6f9078_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1909a6b3_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7e4cc1_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363f5814_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a9469f_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d1eb6d_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6056428_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732fb180_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ae00b3_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57932061_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66742e95_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a72a4b7_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269a874e_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b9bef3_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679f5658_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69050b8a_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c72356_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d170dc_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5626ec70_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7930638d_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2beaad7d_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6184a3_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428137d_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aaf5e7b_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ca0e7d_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13121220_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6746718f_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37900f6f_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea131e_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4725dffe_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c635b6_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4352db68_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e73829_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aaafa88_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1470779_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7fa887_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570f720f_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422dd39e_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121d3b9b_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aae3416_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3473dc77_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149cb0af_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f88f03a_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291d6c03_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7f39d5_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e627395_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c51fd14_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5bb581_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1393bc43_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdd5f_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a32d70e_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7c183e_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af00da1_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbd3efa_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f773960_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4f9335_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4227e33d_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee29c5_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e33689_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f9ce58_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185f4fd3_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e56b599_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fabe707_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ba1824_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ab743a_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325e0dbb_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37edd789_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220e5d21_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e16079_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2eaf06_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566b3adf_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e77f9fc_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d36f86b_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e26fca_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e944a2_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2dcb54_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7706e4_ARCHIVE_LOCATION">e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="907534e7"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5f35e74f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b324649d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="db1eed89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9fb70874"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
