INFO-FLOW: Workspace /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1 opened at Thu Aug 24 23:48:13 CST 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Command       ap_part_info done; 11.77 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Command             ap_source done; 0.13 sec.
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Command           ap_source done; 0.21 sec.
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.32 sec.
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.29 sec.
Execute         ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.73 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Command       add_library done; 0.11 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 12.73 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 3.31 sec.
Command   ap_source done; error code: 1; 16.13 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1 opened at Fri Aug 25 00:23:02 CST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source done; 0.19 sec.
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Command         ap_source done; 0.34 sec.
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.13 sec.
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command       import_lib done; 0.59 sec.
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.35 sec.
Command       ap_source done; 0.35 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Command         ap_part_info done; 14.97 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.23 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 15.32 sec.
Execute       ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 16.74 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.32 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 68.35 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 82.7 sec.
Command   ap_source done; error code: 1; 99.8 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1 opened at Fri Aug 25 00:39:28 CST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Command         ap_part_info done; 2.16 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.41 sec.
Execute       ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.6 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.15 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 9.45 sec.
Command   ap_source done; error code: 1; 12.32 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1 opened at Fri Aug 25 00:40:11 CST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Command         ap_part_info done; 2.17 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.42 sec.
Execute       ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.58 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.25 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.15 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 0.22 sec.
Command   ap_source done; error code: 1; 3.06 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1 opened at Fri Aug 25 00:44:27 CST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Command         ap_part_info done; 2.16 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.41 sec.
Execute       ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.57 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 70.06 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 80.12 sec.
Command   ap_source done; error code: 1; 82.96 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1 opened at Fri Aug 25 00:50:04 CST 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Command         ap_part_info done; 2.16 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute           ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.15 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.41 sec.
Execute       ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Command     open_solution done; 2.57 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu50-fsvh2104-2L-e 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data single -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2L-e 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /home/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.25 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_test.cpp 
Execute       is_encrypted /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       is_xip /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/firmware/myproject.cpp 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 119.82 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 129.61 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/home/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /home/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/xilinx/Vivado/2019.2/common/technology/autopilot -I /home/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 3.55 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/hisky/lfads_impl/hls_model/lfads_model_512_as_v2/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
