--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml incubator.twx incubator.ncd -o incubator.twr incubator.pcf

Design file:              incubator.ncd
Physical constraint file: incubator.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |   -0.321(R)|      FAST  |    2.387(R)|      SLOW  |clk_BUFGP         |   0.000|
t<0>        |   -0.064(R)|      FAST  |    2.231(R)|      SLOW  |clk_BUFGP         |   0.000|
t<1>        |    0.265(R)|      FAST  |    1.963(R)|      SLOW  |clk_BUFGP         |   0.000|
t<2>        |    0.316(R)|      FAST  |    2.090(R)|      SLOW  |clk_BUFGP         |   0.000|
t<3>        |    0.168(R)|      FAST  |    2.000(R)|      SLOW  |clk_BUFGP         |   0.000|
t<4>        |    0.134(R)|      FAST  |    2.339(R)|      SLOW  |clk_BUFGP         |   0.000|
t<5>        |    0.148(R)|      FAST  |    2.299(R)|      SLOW  |clk_BUFGP         |   0.000|
t<6>        |   -0.155(R)|      FAST  |    2.170(R)|      SLOW  |clk_BUFGP         |   0.000|
t<7>        |   -0.190(R)|      FAST  |    2.508(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
cooler      |         7.739(R)|      SLOW  |         3.204(R)|      FAST  |clk_BUFGP         |   0.000|
heater      |         7.632(R)|      SLOW  |         3.160(R)|      FAST  |clk_BUFGP         |   0.000|
rps<1>      |         8.698(R)|      SLOW  |         3.575(R)|      FAST  |clk_BUFGP         |   0.000|
rps<2>      |         8.066(R)|      SLOW  |         3.439(R)|      FAST  |clk_BUFGP         |   0.000|
rps<3>      |         8.832(R)|      SLOW  |         3.649(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.123|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 05 11:30:39 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5003 MB



