

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Fri May 10 12:46:01 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_32 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.183 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       12|       12|        10|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     341|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|      68|     241|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     162|    -|
|Register         |        -|     -|     176|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     244|     776|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |mul_32ns_32ns_63_1_1_U18  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_32ns_32ns_64_1_1_U19  |mul_32ns_32ns_64_1_1  |        0|   4|   0|  20|    0|
    |mul_4ns_6ns_9_1_1_U21     |mul_4ns_6ns_9_1_1     |        0|   0|   0|  23|    0|
    |mul_4ns_6ns_9_1_1_U22     |mul_4ns_6ns_9_1_1     |        0|   0|   0|  23|    0|
    |mux_3_2_32_1_1_U23        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U24        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U25        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U26        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_64_1_1_U28        |mux_3_2_64_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_64_1_1_U30        |mux_3_2_64_1_1        |        0|   0|   0|  14|    0|
    |mux_4_2_32_1_1_U27        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U29        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |urem_4ns_3ns_2_8_1_U20    |urem_4ns_3ns_2_8_1    |        0|   0|  68|  31|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |Total                     |                      |        0|   8|  68| 241|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_291_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln29_fu_351_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln30_1_fu_383_p2  |         +|   0|  0|  12|           4|           2|
    |add_ln30_2_fu_532_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln30_fu_466_p2    |         +|   0|  0|  71|          64|          64|
    |empty_fu_332_p2       |         -|   0|  0|  12|           4|           4|
    |icmp_ln23_fu_279_p2   |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln30_fu_399_p2   |      icmp|   0|  0|   9|           2|           1|
    |tmp_2_fu_495_p1       |    select|   0|  0|  32|           1|          32|
    |tmp_2_fu_495_p2       |    select|   0|  0|  32|           1|          32|
    |tmp_2_fu_495_p3       |    select|   0|  0|  32|           1|          32|
    |tmp_2_fu_495_p4       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 341|         155|         272|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |arr_1_address0           |  14|          3|    2|          6|
    |arr_1_address1           |  14|          3|    2|          6|
    |arr_1_d0                 |  14|          3|   64|        192|
    |arr_2_address0           |  14|          3|    2|          6|
    |arr_2_address1           |  14|          3|    2|          6|
    |arr_2_d0                 |  14|          3|   64|        192|
    |arr_address0             |  14|          3|    2|          6|
    |arr_address1             |  14|          3|    2|          6|
    |arr_d0                   |  14|          3|   64|        192|
    |i_1_fu_92                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 162|         35|  214|        632|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |arr_1_addr_1_reg_690              |   2|   0|    2|          0|
    |arr_1_addr_reg_664                |   2|   0|    2|          0|
    |arr_2_addr_1_reg_696              |   2|   0|    2|          0|
    |arr_2_addr_reg_670                |   2|   0|    2|          0|
    |arr_addr_1_reg_684                |   2|   0|    2|          0|
    |arr_addr_reg_658                  |   2|   0|    2|          0|
    |conv17_cast_reg_621               |  32|   0|   64|         32|
    |i_1_fu_92                         |   4|   0|    4|          0|
    |i_reg_626                         |   4|   0|    4|          0|
    |icmp_ln30_reg_676                 |   1|   0|    1|          0|
    |trunc_ln22_reg_638                |   2|   0|    2|          0|
    |trunc_ln22_reg_638_pp0_iter8_reg  |   2|   0|    2|          0|
    |trunc_ln26_reg_644                |   2|   0|    2|          0|
    |trunc_ln4_reg_650                 |   2|   0|    2|          0|
    |zext_ln30_1_cast_reg_616          |  32|   0|   63|         31|
    |i_reg_626                         |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 176|  32|  179|         63|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1|  return value|
|arr_2_address0         |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0              |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0              |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0               |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1         |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1              |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1               |   in|   64|   ap_memory|                                             arr_2|         array|
|arr_1_address0         |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0              |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0              |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0               |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1         |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1              |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1               |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_address0           |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0                |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0                |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0                 |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1           |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1                |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1                 |   in|   64|   ap_memory|                                               arr|         array|
|arg1_r_0_01_reload     |   in|   32|     ap_none|                                arg1_r_0_01_reload|        scalar|
|arg1_r_1_04_reload     |   in|   32|     ap_none|                                arg1_r_1_04_reload|        scalar|
|arg1_r_2_07_reload     |   in|   32|     ap_none|                                arg1_r_2_07_reload|        scalar|
|arg1_r_0_1_010_reload  |   in|   32|     ap_none|                             arg1_r_0_1_010_reload|        scalar|
|arg1_r_1_1_011_reload  |   in|   32|     ap_none|                             arg1_r_1_1_011_reload|        scalar|
|arg1_r_2_1_012_reload  |   in|   32|     ap_none|                             arg1_r_2_1_012_reload|        scalar|
|arg1_r_0_2_013_reload  |   in|   32|     ap_none|                             arg1_r_0_2_013_reload|        scalar|
|arg1_r_1_2_014_reload  |   in|   32|     ap_none|                             arg1_r_1_2_014_reload|        scalar|
|arg1_r_2_2_015_reload  |   in|   32|     ap_none|                             arg1_r_2_2_015_reload|        scalar|
|arg1_r_0_3_016_reload  |   in|   32|     ap_none|                             arg1_r_0_3_016_reload|        scalar|
|arg1_r_1_3_017_reload  |   in|   32|     ap_none|                             arg1_r_1_3_017_reload|        scalar|
|arg1_r_2_3_018_reload  |   in|   32|     ap_none|                             arg1_r_2_3_018_reload|        scalar|
|conv17                 |   in|   32|     ap_none|                                            conv17|        scalar|
|zext_ln30_1            |   in|   32|     ap_none|                                       zext_ln30_1|        scalar|
+-----------------------+-----+-----+------------+--------------------------------------------------+--------------+

