Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 27 17:50:45 2023
| Host         : MyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks        2           
TIMING-7   Critical Warning  No common node between related clocks                 2           
TIMING-8   Critical Warning  No common period between related clocks               2           
TIMING-14  Critical Warning  LUT on the clock tree                                 1           
TIMING-17  Critical Warning  Non-clocked sequential cell                           197         
DPIR-1     Warning           Asynchronous driver check                             207         
HPDR-1     Warning           Port pin direction inconsistency                      2           
LUTAR-1    Warning           LUT drives async reset alert                          4           
SYNTH-15   Warning           Byte wide write enable not inferred                   128         
SYNTH-16   Warning           Address collision                                     128         
TIMING-18  Warning           Missing input or output delay                         5           
TIMING-20  Warning           Non-clocked latch                                     24          
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
LATCH-1    Advisory          Existing latches in the design                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1690)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (579)
5. checking no_input_delay (73)
6. checking no_output_delay (73)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1690)
---------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: mcu_TCK (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart1/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart1_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (579)
--------------------------------------------------
 There are 579 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (73)
-------------------------------
 There are 73 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (73)
--------------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.680        0.000                      0                36944        0.063        0.000                      0                36944        3.000        0.000                       0                 12888  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)             Period(ns)      Frequency(MHz)
-----            ------------             ----------      --------------
CLK100MHZ        {0.000 5.000}            10.000          100.000         
  clk_out2_mmcm  {0.000 25.000}           50.000          20.000          
  clkfbout_mmcm  {0.000 5.000}            10.000          100.000         
sys_clk_pin      {0.000 15258.791}        30517.582       0.033           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out2_mmcm        2.680        0.000                      0                26174        0.063        0.000                      0                26174       23.870        0.000                       0                 11893  
  clkfbout_mmcm                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk_pin        30507.334        0.000                      0                 1955        0.121        0.000                      0                 1955    15258.288        0.000                       0                   991  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin    clk_out2_mmcm       17.246        0.000                      0                   38        2.278        0.000                      0                   38  
clk_out2_mmcm  sys_clk_pin          9.919        0.000                      0                   50        0.684        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm           23.853        0.000                      0                 8332        0.581        0.000                      0                 8332  
**async_default**  sys_clk_pin        clk_out2_mmcm           20.738        0.000                      0                   20        4.896        0.000                      0                   20  
**async_default**  sys_clk_pin        sys_clk_pin          30512.354        0.000                      0                  425        0.403        0.000                      0                  425  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         clk_out2_mmcm                 
(none)         clkfbout_mmcm                 
(none)         sys_clk_pin                   
(none)                        clk_out2_mmcm  
(none)                        sys_clk_pin    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.742ns  (logic 9.770ns (20.902%)  route 36.972ns (79.098%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=6 LUT4=8 LUT5=6 LUT6=23)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.094ns = ( 48.906 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         1.871    43.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.126    43.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_0_i_1/O
                         net (fo=8, routed)           2.222    45.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_0_0[0]
    RAMB36_X0Y31         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.415    48.906    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y31         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_7/CLKARDCLK
                         clock pessimism              0.396    49.302    
                         clock uncertainty           -0.106    49.195    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    48.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_7
  -------------------------------------------------------------------
                         required time                         48.630    
                         arrival time                         -45.951    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.881ns  (logic 9.749ns (20.795%)  route 37.132ns (79.205%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=6 LUT4=8 LUT5=6 LUT6=23)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.099ns = ( 48.901 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         1.857    43.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X84Y164        LUT3 (Prop_lut3_I1_O)        0.105    43.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_0_i_1/O
                         net (fo=8, routed)           2.396    46.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_0_0[0]
    RAMB36_X0Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.410    48.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_6/CLKARDCLK
                         clock pessimism              0.396    49.297    
                         clock uncertainty           -0.106    49.190    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    48.803    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_6
  -------------------------------------------------------------------
                         required time                         48.803    
                         arrival time                         -46.089    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.726ns  (logic 9.749ns (20.864%)  route 36.977ns (79.136%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=6 LUT4=8 LUT5=6 LUT6=23)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.089ns = ( 48.911 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         1.871    43.602    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X84Y162        LUT3 (Prop_lut3_I1_O)        0.105    43.707 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_0_i_1/O
                         net (fo=8, routed)           2.227    45.935    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_0_0[0]
    RAMB36_X1Y26         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.420    48.911    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y26         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_6/CLKARDCLK
                         clock pessimism              0.330    49.241    
                         clock uncertainty           -0.106    49.135    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    48.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_6
  -------------------------------------------------------------------
                         required time                         48.748    
                         arrival time                         -45.935    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.684ns  (logic 9.749ns (20.883%)  route 36.935ns (79.117%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=6 LUT4=8 LUT5=6 LUT6=23)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.101ns = ( 48.899 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         1.857    43.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X84Y164        LUT3 (Prop_lut3_I1_O)        0.105    43.694 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_0_i_1/O
                         net (fo=8, routed)           2.199    45.892    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_0_0[0]
    RAMB36_X0Y33         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.408    48.899    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y33         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_7/CLKARDCLK
                         clock pessimism              0.396    49.295    
                         clock uncertainty           -0.106    49.188    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    48.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0_7
  -------------------------------------------------------------------
                         required time                         48.801    
                         arrival time                         -45.893    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.224ns  (logic 9.772ns (21.141%)  route 36.452ns (78.859%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=5 LUT4=9 LUT5=6 LUT6=23)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 48.814 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         2.992    44.723    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/itcm_ram_cs
    SLICE_X103Y179       LUT4 (Prop_lut4_I1_O)        0.128    44.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_6_0_1_i_7/O
                         net (fo=1, routed)           0.582    45.432    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1_0[8]
    RAMB36_X6Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.323    48.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X6Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1/CLKBWRCLK
                         clock pessimism              0.337    49.150    
                         clock uncertainty           -0.106    49.044    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.653    48.391    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1
  -------------------------------------------------------------------
                         required time                         48.391    
                         arrival time                         -45.433    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.344ns  (logic 9.770ns (21.082%)  route 36.574ns (78.918%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=6 LUT4=8 LUT5=6 LUT6=23)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.121ns = ( 48.879 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         1.808    43.540    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X81Y163        LUT3 (Prop_lut3_I1_O)        0.126    43.666 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0_0_i_1/O
                         net (fo=8, routed)           1.887    45.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0_0_0[0]
    RAMB36_X7Y35         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    48.879    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X7Y35         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0_7/CLKARDCLK
                         clock pessimism              0.337    49.215    
                         clock uncertainty           -0.106    49.109    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.557    48.552    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0_7
  -------------------------------------------------------------------
                         required time                         48.552    
                         arrival time                         -45.553    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.158ns  (logic 9.770ns (21.166%)  route 36.388ns (78.834%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=5 LUT4=9 LUT5=6 LUT6=23)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 48.814 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         2.822    44.553    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/itcm_ram_cs
    SLICE_X104Y177       LUT4 (Prop_lut4_I1_O)        0.126    44.679 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_6_0_1_i_2/O
                         net (fo=1, routed)           0.688    45.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1_0[13]
    RAMB36_X6Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.323    48.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X6Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1/CLKBWRCLK
                         clock pessimism              0.337    49.150    
                         clock uncertainty           -0.106    49.044    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.668    48.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1
  -------------------------------------------------------------------
                         required time                         48.376    
                         arrival time                         -45.367    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.163ns  (logic 9.769ns (21.162%)  route 36.394ns (78.838%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=5 LUT4=9 LUT5=6 LUT6=23)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 48.814 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         2.826    44.557    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/itcm_ram_cs
    SLICE_X104Y177       LUT4 (Prop_lut4_I1_O)        0.125    44.682 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_6_0_1_i_13/O
                         net (fo=1, routed)           0.689    45.372    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1_0[2]
    RAMB36_X6Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.323    48.814    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X6Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1/CLKBWRCLK
                         clock pessimism              0.337    49.150    
                         clock uncertainty           -0.106    49.044    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.649    48.395    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_1
  -------------------------------------------------------------------
                         required time                         48.395    
                         arrival time                         -45.372    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.384ns  (logic 9.770ns (21.063%)  route 36.614ns (78.937%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=6 LUT4=8 LUT5=6 LUT6=23)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 48.898 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         1.857    43.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_0
    SLICE_X84Y164        LUT3 (Prop_lut3_I1_O)        0.126    43.715 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_0_i_1/O
                         net (fo=8, routed)           1.879    45.593    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_0_0[0]
    RAMB36_X1Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.407    48.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y36         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_6/CLKARDCLK
                         clock pessimism              0.396    49.294    
                         clock uncertainty           -0.106    49.187    
    RAMB36_X1Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    48.622    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0_6
  -------------------------------------------------------------------
                         required time                         48.622    
                         arrival time                         -45.593    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        46.213ns  (logic 9.762ns (21.124%)  route 36.451ns (78.876%))
  Logic Levels:           60  (CARRY4=13 LUT2=4 LUT3=5 LUT4=9 LUT5=6 LUT6=23)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.109ns = ( 48.891 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.388    -0.791    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X63Y162        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y162        FDCE (Prop_fdce_C_Q)         0.379    -0.412 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=57, routed)          1.804     1.392    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/ifu_o_ir[1]
    SLICE_X55Y163        LUT2 (Prop_lut2_I0_O)        0.105     1.497 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11/O
                         net (fo=25, routed)          1.037     2.534    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_11_n_0
    SLICE_X56Y157        LUT6 (Prop_lut6_I2_O)        0.105     2.639 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2/O
                         net (fo=26, routed)          1.051     3.690    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___183_i_2_n_0
    SLICE_X54Y163        LUT5 (Prop_lut5_I2_O)        0.105     3.795 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___159_i_1/O
                         net (fo=15, routed)          1.386     5.181    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/qout_r_reg[0]_13
    SLICE_X55Y158        LUT6 (Prop_lut6_I3_O)        0.105     5.286 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1/O
                         net (fo=20, routed)          1.310     6.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___168_i_1_n_0
    SLICE_X55Y157        LUT3 (Prop_lut3_I1_O)        0.108     6.704 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___15_i_14/O
                         net (fo=14, routed)          0.665     7.369    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/dec_info[1]
    SLICE_X55Y155        LUT4 (Prop_lut4_I2_O)        0.287     7.656 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___143_i_1/O
                         net (fo=124, routed)         1.092     8.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_4
    SLICE_X62Y155        LUT2 (Prop_lut2_I0_O)        0.286     9.034 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___17_i_11/O
                         net (fo=7, routed)           0.510     9.543    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_2
    SLICE_X68Y155        LUT4 (Prop_lut4_I3_O)        0.283     9.826 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__35/O
                         net (fo=4, routed)           0.569    10.396    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_9_1
    SLICE_X68Y152        LUT6 (Prop_lut6_I1_O)        0.105    10.501 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0/O
                         net (fo=4, routed)           0.559    11.060    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[1]_i_3__0_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I2_O)        0.105    11.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_34/O
                         net (fo=1, routed)           0.566    11.731    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_1
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22/O
                         net (fo=38, routed)          0.562    12.398    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X62Y154        LUT2 (Prop_lut2_I0_O)        0.105    12.503 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1/O
                         net (fo=69, routed)          0.686    13.189    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_12__1_n_0
    SLICE_X63Y146        LUT4 (Prop_lut4_I0_O)        0.105    13.294 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9/O
                         net (fo=2, routed)           0.766    14.061    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in1[1]
    SLICE_X64Y148        LUT6 (Prop_lut6_I0_O)        0.105    14.166 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0/O
                         net (fo=1, routed)           0.000    14.166    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_12__0_n_0
    SLICE_X64Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    14.610 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.610    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_i_4_n_0
    SLICE_X64Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.710 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.001    14.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[6]_i_6_n_0
    SLICE_X64Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.810 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.810    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3_n_0
    SLICE_X64Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.910 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[14]_i_6_n_0
    SLICE_X64Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.010 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.010    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_7_n_0
    SLICE_X64Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.110 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.110    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_9_n_0
    SLICE_X64Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.210 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_2_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    15.310 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___155_i_1_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189    15.499 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=9, routed)           1.074    16.573    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X52Y143        LUT3 (Prop_lut3_I1_O)        0.238    16.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_11/O
                         net (fo=33, routed)          0.384    17.195    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_13
    SLICE_X55Y142        LUT6 (Prop_lut6_I2_O)        0.105    17.300 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0/O
                         net (fo=2, routed)           0.405    17.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__0_n_0
    SLICE_X54Y142        LUT6 (Prop_lut6_I0_O)        0.105    17.811 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0/O
                         net (fo=1, routed)           0.349    18.160    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__0_n_0
    SLICE_X51Y142        LUT6 (Prop_lut6_I4_O)        0.105    18.265 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__3/O
                         net (fo=9, routed)           0.481    18.746    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___137
    SLICE_X52Y145        LUT6 (Prop_lut6_I3_O)        0.105    18.851 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__0/O
                         net (fo=7, routed)           0.398    19.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[35]_i_1_0
    SLICE_X52Y147        LUT5 (Prop_lut5_I1_O)        0.105    19.354 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_36/O
                         net (fo=4, routed)           0.619    19.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_misalgn
    SLICE_X50Y150        LUT6 (Prop_lut6_I2_O)        0.105    20.079 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_33/O
                         net (fo=4, routed)           0.403    20.481    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/alu_need_flush__4
    SLICE_X48Y150        LUT6 (Prop_lut6_I3_O)        0.105    20.586 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.vld_dfflr/i___15_i_17/O
                         net (fo=3, routed)           0.493    21.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_excp_cmt_i_ready
    SLICE_X50Y151        LUT6 (Prop_lut6_I5_O)        0.105    21.185 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___15_i_4/O
                         net (fo=11, routed)          0.686    21.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_0
    SLICE_X57Y154        LUT4 (Prop_lut4_I3_O)        0.105    21.975 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i___133_i_2/O
                         net (fo=20, routed)          0.647    22.623    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_25
    SLICE_X63Y161        LUT4 (Prop_lut4_I2_O)        0.105    22.728 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3/O
                         net (fo=3, routed)           0.707    23.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__3_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.105    23.540 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__24/O
                         net (fo=8, routed)           1.126    24.666    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[5]_1
    SLICE_X87Y158        LUT6 (Prop_lut6_I5_O)        0.105    24.771 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_4__27/O
                         net (fo=93, routed)          1.354    26.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/nice_icb_cmd_valid
    SLICE_X61Y144        LUT4 (Prop_lut4_I2_O)        0.108    26.233 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r[0]_i_10__8/O
                         net (fo=6, routed)           0.514    26.748    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_icb_cmd_ready
    SLICE_X53Y148        LUT6 (Prop_lut6_I4_O)        0.275    27.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_8/O
                         net (fo=1, routed)           0.543    27.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/agu_o_valid
    SLICE_X56Y153        LUT6 (Prop_lut6_I3_O)        0.105    27.670 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__6/O
                         net (fo=7, routed)           0.619    28.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_29
    SLICE_X47Y150        LUT5 (Prop_lut5_I4_O)        0.105    28.394 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__11/O
                         net (fo=4, routed)           0.424    28.818    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/alu_ebreakm_flush_req__0
    SLICE_X46Y150        LUT6 (Prop_lut6_I1_O)        0.105    28.923 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_commit/u_e203_exu_excp/step_req_dfflr/qout_r[0]_i_5__4/O
                         net (fo=5, routed)           0.654    29.577    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/dbg_entry_req__5
    SLICE_X44Y150        LUT5 (Prop_lut5_I1_O)        0.125    29.702 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r[31]_i_10/O
                         net (fo=2, routed)           0.398    30.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[1]_i_2__50_0
    SLICE_X44Y151        LUT3 (Prop_lut3_I2_O)        0.264    30.364 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r[31]_i_8__1/O
                         net (fo=29, routed)          0.983    31.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_24
    SLICE_X43Y161        LUT6 (Prop_lut6_I5_O)        0.105    31.452 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_2__18/O
                         net (fo=1, routed)           0.656    32.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[21]
    SLICE_X59Y161        LUT5 (Prop_lut5_I0_O)        0.105    32.213 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[21]_i_1__9/O
                         net (fo=4, routed)           0.510    32.724    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_13[20]
    SLICE_X58Y161        LUT3 (Prop_lut3_I1_O)        0.105    32.829 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    32.829    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X58Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.286 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    33.286    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X58Y162        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.502 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[0]
                         net (fo=3, routed)           0.584    34.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X58Y156        LUT3 (Prop_lut3_I2_O)        0.309    34.395 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_1__42/O
                         net (fo=5, routed)           0.407    34.802    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_4
    SLICE_X57Y156        LUT6 (Prop_lut6_I0_O)        0.105    34.907 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__28/O
                         net (fo=7, routed)           0.528    35.435    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X58Y155        LUT4 (Prop_lut4_I0_O)        0.108    35.543 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[1]_i_3__10/O
                         net (fo=49, routed)          1.270    36.813    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[46]
    SLICE_X61Y160        LUT6 (Prop_lut6_I1_O)        0.267    37.080 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    37.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X61Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    37.520 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    37.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X61Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    37.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[0]
                         net (fo=17, routed)          0.465    38.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X59Y155        LUT6 (Prop_lut6_I2_O)        0.309    38.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12/O
                         net (fo=2, routed)           0.353    38.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__12_n_0
    SLICE_X59Y158        LUT6 (Prop_lut6_I0_O)        0.105    38.968 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__22/O
                         net (fo=9, routed)           0.362    39.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_1
    SLICE_X59Y156        LUT6 (Prop_lut6_I1_O)        0.105    39.435 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__21/O
                         net (fo=12, routed)          0.787    40.222    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_4
    SLICE_X63Y158        LUT2 (Prop_lut2_I1_O)        0.107    40.329 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[92]_i_3/O
                         net (fo=70, routed)          1.128    41.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X59Y142        LUT4 (Prop_lut4_I0_O)        0.274    41.731 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.dat_dfflr/mem[1].non_last.mem_r_reg_0_0_0_i_34/O
                         net (fo=969, routed)         2.964    44.695    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/itcm_ram_cs
    SLICE_X140Y153       LUT4 (Prop_lut4_I1_O)        0.118    44.813 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/mem[1].non_last.mem_r_reg_4_0_0_i_4/O
                         net (fo=1, routed)           0.609    45.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_0_1[12]
    RAMB36_X7Y31         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.400    48.891    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X7Y31         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_0/CLKBWRCLK
                         clock pessimism              0.337    49.227    
                         clock uncertainty           -0.106    49.121    
    RAMB36_X7Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.668    48.453    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0_0
  -------------------------------------------------------------------
                         required time                         48.453    
                         arrival time                         -45.422    
  -------------------------------------------------------------------
                         slack                                  3.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_dfflr/qout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowsum_acc_dfflr/qout_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.488%)  route 0.213ns (50.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.567    -0.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_dfflr/clk_out2
    SLICE_X84Y149        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_dfflr/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y149        FDCE (Prop_fdce_C_Q)         0.164    -0.542 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rcv_data_buf_dfflr/qout_r_reg[9]/Q
                         net (fo=5, routed)           0.213    -0.329    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r_reg[31]_4[9]
    SLICE_X87Y150        LUT4 (Prop_lut4_I3_O)        0.045    -0.284 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowbuf_cnt_d_dfflr/qout_r[9]_i_1__16/O
                         net (fo=1, routed)           0.000    -0.284    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowsum_acc_dfflr/D[9]
    SLICE_X87Y150        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowsum_acc_dfflr/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.834    -0.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowsum_acc_dfflr/clk_out2
    SLICE_X87Y150        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowsum_acc_dfflr/qout_r_reg[9]/C
                         clock pessimism              0.514    -0.438    
    SLICE_X87Y150        FDCE (Hold_fdce_C_D)         0.091    -0.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/rowsum_acc_dfflr/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[22].rf_dffl/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/fpu_rs3_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.418ns (18.337%)  route 1.862ns (81.663%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.563    -0.710    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[22].rf_dffl/clk_out2
    SLICE_X70Y173        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[22].rf_dffl/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y173        FDRE (Prop_fdre_C_Q)         0.164    -0.546 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[22].rf_dffl/qout_r_reg[0]/Q
                         net (fo=3, routed)           0.625     0.080    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[23].rf_dffl/Q[0]
    SLICE_X69Y173        LUT6 (Prop_lut6_I1_O)        0.045     0.125 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[23].rf_dffl/i___49_i_8/O
                         net (fo=1, routed)           0.000     0.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[19].rf_dffl/i___49_i_1_0
    SLICE_X69Y173        MUXF7 (Prop_muxf7_I1_O)      0.074     0.199 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[19].rf_dffl/i___49_i_3/O
                         net (fo=1, routed)           0.000     0.199    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[19].rf_dffl/i___49_i_3_n_0
    SLICE_X69Y173        MUXF8 (Prop_muxf8_I0_O)      0.023     0.222 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile/regfile[19].rf_dffl/i___49_i_1/O
                         net (fo=1, routed)           1.236     1.458    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fregfile_n_3
    SLICE_X67Y169        LUT5 (Prop_lut5_I1_O)        0.112     1.570 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___49/O
                         net (fo=1, routed)           0.000     1.570    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/fpu_rs3_dfflr/qout_r_reg[31]_0[0]
    SLICE_X67Y169        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/fpu_rs3_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.134    -0.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/clk_out2
    SLICE_X68Y147        LUT3 (Prop_lut3_I0_O)        0.055    -0.598 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/i___260/O
                         net (fo=1, routed)           0.548    -0.050    dut_n_67
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.111     0.061 r  qout_r_reg[30]_i_3/O
                         net (fo=349, routed)         0.836     0.898    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/fpu_rs3_dfflr/clk
    SLICE_X67Y169        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/fpu_rs3_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.514     1.412    
    SLICE_X67Y169        FDCE (Hold_fdce_C_D)         0.092     1.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_fpu/fpu_rs3_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_addr_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.839%)  route 0.269ns (59.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.565    -0.708    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X83Y105        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_addr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/insn_addr_len_reg[2]/Q
                         net (fo=2, routed)           0.269    -0.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt_reg[2]_0[2]
    SLICE_X84Y107        LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt[2]_i_1_n_0
    SLICE_X84Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.835    -0.952    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/clk_out2
    SLICE_X84Y107        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt_reg[2]/C
                         clock pessimism              0.509    -0.443    
    SLICE_X84Y107        FDCE (Hold_fdce_C_D)         0.121    -0.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.370%)  route 0.355ns (65.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.567    -0.706    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/clk_out2
    SLICE_X87Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.565 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state_reg[3]/Q
                         net (fo=6, routed)           0.355    -0.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[3]
    SLICE_X88Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.165 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state[5]_i_1_n_0
    SLICE_X88Y99         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.915    -0.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/clk_out2
    SLICE_X88Y99         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]/C
                         clock pessimism              0.509    -0.363    
    SLICE_X88Y99         FDCE (Hold_fdce_C_D)         0.121    -0.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c1/byte_controller/bit_controller/FSM_onehot_c_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.267ns (48.599%)  route 0.282ns (51.401%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.576    -0.697    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X75Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.556 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg[70]/Q
                         net (fo=1, routed)           0.282    -0.274    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpio_padcfg_reg_n_0_[70]
    SLICE_X74Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.229 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[28]_i_6__3/O
                         net (fo=1, routed)           0.000    -0.229    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[28]_i_6__3_n_0
    SLICE_X74Y99         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.167 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    -0.167    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[28]_i_3_n_0
    SLICE_X74Y99         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.148 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[28]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[22]
    SLICE_X74Y99         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.916    -0.871    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X74Y99         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]/C
                         clock pessimism              0.509    -0.362    
    SLICE_X74Y99         FDRE (Hold_fdre_C_D)         0.134    -0.228    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.246ns (61.109%)  route 0.157ns (38.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.653    -0.619    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/clk_out2
    SLICE_X46Y99         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.148    -0.471 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[31]/Q
                         net (fo=2, routed)           0.157    -0.315    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[31]_0[31]
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.098    -0.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/qout_r[31]_i_2__15/O
                         net (fo=1, routed)           0.000    -0.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]_1
    SLICE_X46Y100        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.857    -0.930    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X46Y100        FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]/C
                         clock pessimism              0.509    -0.421    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.121    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.525%)  route 0.267ns (65.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.566    -0.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X87Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.566 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=20, routed)          0.267    -0.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/A1
    SLICE_X84Y104        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.836    -0.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X84Y104        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/DP/CLK
                         clock pessimism              0.260    -0.691    
    SLICE_X84Y104        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.525%)  route 0.267ns (65.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.566    -0.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X87Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.566 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=20, routed)          0.267    -0.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/A1
    SLICE_X84Y104        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.836    -0.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/WCLK
    SLICE_X84Y104        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/SP/CLK
                         clock pessimism              0.260    -0.691    
    SLICE_X84Y104        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.525%)  route 0.267ns (65.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.566    -0.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X87Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.566 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=20, routed)          0.267    -0.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/A1
    SLICE_X84Y104        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.836    -0.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/WCLK
    SLICE_X84Y104        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/DP/CLK
                         clock pessimism              0.260    -0.691    
    SLICE_X84Y104        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.525%)  route 0.267ns (65.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.566    -0.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/clk_out2
    SLICE_X87Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.566 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/T_27_reg[1]/Q
                         net (fo=20, routed)          0.267    -0.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/A1
    SLICE_X84Y104        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.836    -0.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/WCLK
    SLICE_X84Y104        RAMD32                                       r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/SP/CLK
                         clock pessimism              0.260    -0.691    
    SLICE_X84Y104        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X5Y16     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X4Y12     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X2Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X2Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X5Y12     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X4Y14     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X1Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X2Y19     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X5Y17     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.761         50.000      47.239     RAMB36_X4Y13     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X84Y105    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4    ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack    30507.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    15258.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30507.334ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.004ns  (logic 0.904ns (9.036%)  route 9.100ns (90.964%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 30522.189 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          1.510    14.891    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X75Y73         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.410 30522.189    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X75Y73         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[13]/C
                         clock pessimism              0.236 30522.426    
                         clock uncertainty           -0.035 30522.391    
    SLICE_X75Y73         FDCE (Setup_fdce_C_CE)      -0.168 30522.223    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[13]
  -------------------------------------------------------------------
                         required time                      30522.225    
                         arrival time                         -14.891    
  -------------------------------------------------------------------
                         slack                              30507.334    

Slack (MET) :             30507.334ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.004ns  (logic 0.904ns (9.036%)  route 9.100ns (90.964%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 30522.189 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          1.510    14.891    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X75Y73         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.410 30522.189    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X75Y73         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[14]/C
                         clock pessimism              0.236 30522.426    
                         clock uncertainty           -0.035 30522.391    
    SLICE_X75Y73         FDCE (Setup_fdce_C_CE)      -0.168 30522.223    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[14]
  -------------------------------------------------------------------
                         required time                      30522.225    
                         arrival time                         -14.891    
  -------------------------------------------------------------------
                         slack                              30507.334    

Slack (MET) :             30507.645ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.737ns  (logic 0.904ns (9.285%)  route 8.833ns (90.715%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 30522.189 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          1.242    14.623    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X74Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.409 30522.188    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X74Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]/C
                         clock pessimism              0.252 30522.439    
                         clock uncertainty           -0.035 30522.404    
    SLICE_X74Y75         FDCE (Setup_fdce_C_CE)      -0.136 30522.268    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]
  -------------------------------------------------------------------
                         required time                      30522.268    
                         arrival time                         -14.623    
  -------------------------------------------------------------------
                         slack                              30507.645    

Slack (MET) :             30507.645ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.737ns  (logic 0.904ns (9.285%)  route 8.833ns (90.715%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 30522.189 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          1.242    14.623    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X74Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.409 30522.188    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X74Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/C
                         clock pessimism              0.252 30522.439    
                         clock uncertainty           -0.035 30522.404    
    SLICE_X74Y75         FDCE (Setup_fdce_C_CE)      -0.136 30522.268    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]
  -------------------------------------------------------------------
                         required time                      30522.268    
                         arrival time                         -14.623    
  -------------------------------------------------------------------
                         slack                              30507.645    

Slack (MET) :             30507.734ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 0.904ns (9.417%)  route 8.695ns (90.583%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 30522.186 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          1.105    14.486    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X77Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.406 30522.186    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X77Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[20]/C
                         clock pessimism              0.236 30522.422    
                         clock uncertainty           -0.035 30522.387    
    SLICE_X77Y75         FDCE (Setup_fdce_C_CE)      -0.168 30522.219    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[20]
  -------------------------------------------------------------------
                         required time                      30522.221    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                              30507.734    

Slack (MET) :             30507.734ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 0.904ns (9.417%)  route 8.695ns (90.583%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 30522.186 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          1.105    14.486    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X77Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.406 30522.186    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X77Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[22]/C
                         clock pessimism              0.236 30522.422    
                         clock uncertainty           -0.035 30522.387    
    SLICE_X77Y75         FDCE (Setup_fdce_C_CE)      -0.168 30522.219    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[22]
  -------------------------------------------------------------------
                         required time                      30522.221    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                              30507.734    

Slack (MET) :             30507.734ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 0.904ns (9.417%)  route 8.695ns (90.583%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 30522.186 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          1.105    14.486    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X77Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.406 30522.186    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X77Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[24]/C
                         clock pessimism              0.236 30522.422    
                         clock uncertainty           -0.035 30522.387    
    SLICE_X77Y75         FDCE (Setup_fdce_C_CE)      -0.168 30522.219    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[24]
  -------------------------------------------------------------------
                         required time                      30522.221    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                              30507.734    

Slack (MET) :             30507.879ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 0.904ns (9.562%)  route 8.550ns (90.438%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 30522.186 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          0.960    14.341    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X77Y74         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.406 30522.186    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X77Y74         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[16]/C
                         clock pessimism              0.236 30522.422    
                         clock uncertainty           -0.035 30522.387    
    SLICE_X77Y74         FDCE (Setup_fdce_C_CE)      -0.168 30522.219    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[16]
  -------------------------------------------------------------------
                         required time                      30522.221    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                              30507.879    

Slack (MET) :             30507.879ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 0.904ns (9.562%)  route 8.550ns (90.438%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 30522.186 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          0.960    14.341    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X77Y74         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.406 30522.186    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X77Y74         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[17]/C
                         clock pessimism              0.236 30522.422    
                         clock uncertainty           -0.035 30522.387    
    SLICE_X77Y74         FDCE (Setup_fdce_C_CE)      -0.168 30522.219    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[17]
  -------------------------------------------------------------------
                         required time                      30522.221    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                              30507.879    

Slack (MET) :             30507.879ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 0.904ns (9.562%)  route 8.550ns (90.438%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 30522.186 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.379     5.266 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[0]/Q
                         net (fo=249, routed)         4.773    10.039    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_index_reg[4]_0[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I3_O)        0.105    10.144 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13/O
                         net (fo=1, routed)           0.353    10.497    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_13_n_0
    SLICE_X70Y73         LUT6 (Prop_lut6_I4_O)        0.105    10.602 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11/O
                         net (fo=1, routed)           0.816    11.418    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_11_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.105    11.523 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7/O
                         net (fo=1, routed)           0.652    12.175    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_7_n_0
    SLICE_X72Y73         LUT5 (Prop_lut5_I3_O)        0.105    12.280 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/T_164[4]_i_4/O
                         net (fo=32, routed)          0.996    13.276    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167_reg[25]_0
    SLICE_X78Y70         LUT5 (Prop_lut5_I4_O)        0.105    13.381 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1/reg_0/T_167[25]_i_1/O
                         net (fo=26, routed)          0.960    14.341    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_3_1_n_1
    SLICE_X77Y74         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.406 30522.186    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X77Y74         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[18]/C
                         clock pessimism              0.236 30522.422    
                         clock uncertainty           -0.035 30522.387    
    SLICE_X77Y74         FDCE (Setup_fdce_C_CE)      -0.168 30522.219    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[18]
  -------------------------------------------------------------------
                         required time                      30522.221    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                              30507.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.637     1.643    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/lfextclk
    SLICE_X75Y86         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y86         FDCE (Prop_fdce_C_Q)         0.141     1.784 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.839    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X75Y86         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.910     2.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/lfextclk
    SLICE_X75Y86         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism             -0.523     1.643    
    SLICE_X75Y86         FDCE (Hold_fdce_C_D)         0.075     1.718    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.633     1.639    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/lfextclk
    SLICE_X75Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.835    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X75Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.905     2.161    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/lfextclk
    SLICE_X75Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism             -0.522     1.639    
    SLICE_X75Y80         FDCE (Hold_fdce_C_D)         0.071     1.710    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.212ns (72.245%)  route 0.081ns (27.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.638     1.644    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X64Y69         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.808 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/Q
                         net (fo=2, routed)           0.081     1.889    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r
    SLICE_X65Y69         LUT3 (Prop_lut3_I0_O)        0.048     1.937 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_i_1/O
                         net (fo=1, routed)           0.000     1.937    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.911     2.167    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X65Y69         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_reg/C
                         clock pessimism             -0.510     1.657    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.107     1.764    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_wdog_r_reg
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.246ns (81.698%)  route 0.055ns (18.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.634     1.640    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_vld_sync_dffr/lfextclk
    SLICE_X74Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDCE (Prop_fdce_C_Q)         0.148     1.788 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_vld_sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.843    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/i_vld_sync_r
    SLICE_X74Y81         LUT4 (Prop_lut4_I3_O)        0.098     1.941 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_vld_dfflr/qout_r[0]_i_1__164/O
                         net (fo=1, routed)           0.000     1.941    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]_1
    SLICE_X74Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.906     2.162    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/lfextclk
    SLICE_X74Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.522     1.640    
    SLICE_X74Y81         FDCE (Hold_fdce_C_D)         0.121     1.761    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.638     1.644    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X64Y69         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/Q
                         net (fo=2, routed)           0.081     1.889    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r
    SLICE_X65Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.934 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_i_1/O
                         net (fo=1, routed)           0.000     1.934    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.911     2.167    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X65Y69         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_reg/C
                         clock pessimism             -0.510     1.657    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.091     1.748    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/rstcause_erst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.764%)  route 0.148ns (44.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.633     1.639    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1/reg_0/lfextclk
    SLICE_X71Y71         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y71         FDCE (Prop_fdce_C_Q)         0.141     1.780 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1/reg_0/q_reg/Q
                         net (fo=2, routed)           0.148     1.927    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1/reg_0/wdog_io_regs_cfg_read[0]
    SLICE_X70Y70         LUT3 (Prop_lut3_I0_O)        0.045     1.972 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_5_1/reg_0/q_i_1__5/O
                         net (fo=1, routed)           0.000     1.972    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg_1
    SLICE_X70Y70         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.907     2.163    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/lfextclk
    SLICE_X70Y70         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                         clock pessimism             -0.509     1.654    
    SLICE_X70Y70         FDCE (Hold_fdce_C_D)         0.120     1.774    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.300%)  route 0.157ns (52.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.630     1.636    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X73Y74         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y74         FDRE (Prop_fdre_C_Q)         0.141     1.777 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[16]/Q
                         net (fo=20, routed)          0.157     1.934    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/Queue_1_io_deq_bits_data[16]
    SLICE_X68Y74         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.903     2.159    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/lfextclk
    SLICE_X68Y74         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[16]/C
                         clock pessimism             -0.488     1.671    
    SLICE_X68Y74         FDPE (Hold_fdpe_C_D)         0.059     1.730    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/rtc/cmp_0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_13_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.722%)  route 0.387ns (73.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.631     1.637    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y78         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[23]/Q
                         net (fo=21, routed)          0.387     2.164    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/Queue_1_io_deq_bits_data[23]
    SLICE_X87Y74         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_13_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.890     2.146    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/lfextclk
    SLICE_X87Y74         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_13_reg[23]/C
                         clock pessimism             -0.259     1.887    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.070     1.957    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/backupRegs_13_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.609%)  route 0.077ns (25.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.633     1.639    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/lfextclk
    SLICE_X75Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDCE (Prop_fdce_C_Q)         0.128     1.767 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.077     1.844    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/o_rdy_sync_r
    SLICE_X75Y80         LUT6 (Prop_lut6_I4_O)        0.099     1.943 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/o_rdy_sync_dffr/qout_r[0]_i_1__226/O
                         net (fo=1, routed)           0.000     1.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]_1
    SLICE_X75Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.905     2.161    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/buf_nrdy_dfflr/lfextclk
    SLICE_X75Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.522     1.639    
    SLICE_X75Y80         FDCE (Hold_fdce_C_D)         0.091     1.730    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.538%)  route 0.169ns (54.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.630     1.636    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X77Y79         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDCE (Prop_fdce_C_Q)         0.141     1.777 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.169     1.945    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/Q[0]
    SLICE_X74Y77         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.902     2.158    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X74Y77         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]/C
                         clock pessimism             -0.488     1.670    
    SLICE_X74Y77         FDRE (Hold_fdre_C_D)         0.059     1.729    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/ram_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 15258.791 }
Period(ns):         30517.582
Sources:            { CLK32768KHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         30517.582   30515.990  BUFGCTRL_X0Y1  CLK32768KHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.581  SLICE_X74Y79   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         30517.582   30516.581  SLICE_X74Y79   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X74Y80   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X77Y79   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X75Y83   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X73Y81   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X73Y82   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X75Y82   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         30517.582   30516.581  SLICE_X73Y81   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15258.789   15258.289  SLICE_X74Y79   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15258.789   15258.289  SLICE_X74Y79   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X74Y80   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X74Y80   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X75Y83   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X73Y81   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X73Y82   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X73Y81   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15258.788   15258.288  SLICE_X73Y81   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15258.789   15258.289  SLICE_X73Y82   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X74Y80   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_1to2_icb/u_i_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X77Y79   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X75Y83   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X73Y81   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X73Y82   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X75Y82   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X73Y81   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X73Y81   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X73Y82   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15258.791   15258.291  SLICE_X75Y82   dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       17.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.246ns  (required time - arrival time)
  Source:                 CLK32768KHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.627ns  (clk_out2_mmcm rise@45800.000ns - sys_clk_pin fall@45776.375ns)
  Data Path Delay:        5.137ns  (logic 1.534ns (29.864%)  route 3.603ns (70.139%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        -0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 45799.008 - 45800.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45776.375 - 45776.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                  45776.375 45776.375 f  
    Y18                                               0.000 45776.375 f  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 45776.375    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 45777.828 f  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 45779.656    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 45779.738 f  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.776 45781.516    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/lfextclk
    SLICE_X33Y97         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  45800.000 45800.000 r  
    W19                                               0.000 45800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 45800.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 45801.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 45802.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 45795.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 45797.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 45797.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.518 45799.012    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/clk_out2
    SLICE_X33Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.000 45799.012    
                         clock uncertainty           -0.220 45798.793    
    SLICE_X33Y97         FDCE (Setup_fdce_C_D)       -0.032 45798.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                      45798.754    
                         arrival time                       -45781.512    
  -------------------------------------------------------------------
                         slack                                 17.246    

Slack (MET) :             24.398ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        1.757ns  (logic 0.433ns (24.647%)  route 1.324ns (75.353%))
  Logic Levels:           0  
  Clock Path Skew:        -5.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.076ns = ( 30548.924 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 30522.471 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.528 30522.469    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X66Y76         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDCE (Prop_fdce_C_Q)         0.433 30522.902 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[24]/Q
                         net (fo=1, routed)           1.324 30524.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[24]
    SLICE_X59Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.433 30548.926    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X59Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.000 30548.926    
                         clock uncertainty           -0.220 30548.705    
    SLICE_X59Y87         FDCE (Setup_fdce_C_D)       -0.078 30548.627    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                      30548.625    
                         arrival time                       -30524.229    
  -------------------------------------------------------------------
                         slack                                 24.398    

Slack (MET) :             24.455ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        1.689ns  (logic 0.379ns (22.440%)  route 1.310ns (77.560%))
  Logic Levels:           0  
  Clock Path Skew:        -5.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.081ns = ( 30548.920 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.895ns = ( 30522.477 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.534 30522.475    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X67Y69         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDCE (Prop_fdce_C_Q)         0.379 30522.854 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/Q
                         net (fo=1, routed)           1.310 30524.164    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[3]
    SLICE_X67Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.428 30548.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X67Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.000 30548.920    
                         clock uncertainty           -0.220 30548.699    
    SLICE_X67Y91         FDCE (Setup_fdce_C_D)       -0.078 30548.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                      30548.621    
                         arrival time                       -30524.166    
  -------------------------------------------------------------------
                         slack                                 24.455    

Slack (MET) :             24.467ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        1.691ns  (logic 0.379ns (22.419%)  route 1.312ns (77.581%))
  Logic Levels:           0  
  Clock Path Skew:        -5.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.081ns = ( 30548.920 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 30522.475 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.531 30522.473    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X69Y71         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDCE (Prop_fdce_C_Q)         0.379 30522.852 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[7]/Q
                         net (fo=1, routed)           1.312 30524.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[7]
    SLICE_X67Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.428 30548.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X67Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]/C
                         clock pessimism              0.000 30548.920    
                         clock uncertainty           -0.220 30548.699    
    SLICE_X67Y91         FDCE (Setup_fdce_C_D)       -0.067 30548.633    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                      30548.633    
                         arrival time                       -30524.162    
  -------------------------------------------------------------------
                         slack                                 24.467    

Slack (MET) :             24.533ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        1.616ns  (logic 0.433ns (26.797%)  route 1.183ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        -5.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.081ns = ( 30548.920 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.889ns = ( 30522.471 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.528 30522.469    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X68Y73         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDCE (Prop_fdce_C_Q)         0.433 30522.902 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/Q
                         net (fo=1, routed)           1.183 30524.086    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[17]
    SLICE_X67Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.428 30548.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X67Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.000 30548.920    
                         clock uncertainty           -0.220 30548.699    
    SLICE_X67Y91         FDCE (Setup_fdce_C_D)       -0.079 30548.621    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                      30548.621    
                         arrival time                       -30524.086    
  -------------------------------------------------------------------
                         slack                                 24.533    

Slack (MET) :             24.554ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        1.514ns  (logic 0.398ns (26.291%)  route 1.116ns (73.709%))
  Logic Levels:           0  
  Clock Path Skew:        -5.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.082ns = ( 30548.918 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.888ns = ( 30522.471 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.527 30522.469    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X68Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDCE (Prop_fdce_C_Q)         0.398 30522.867 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)           1.116 30523.982    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[15]
    SLICE_X66Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.427 30548.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X66Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/C
                         clock pessimism              0.000 30548.920    
                         clock uncertainty           -0.220 30548.699    
    SLICE_X66Y89         FDCE (Setup_fdce_C_D)       -0.160 30548.539    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[15]
  -------------------------------------------------------------------
                         required time                      30548.537    
                         arrival time                       -30523.984    
  -------------------------------------------------------------------
                         slack                                 24.554    

Slack (MET) :             24.564ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        1.584ns  (logic 0.379ns (23.929%)  route 1.205ns (76.071%))
  Logic Levels:           0  
  Clock Path Skew:        -5.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.076ns = ( 30548.924 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.894ns = ( 30522.477 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.533 30522.475    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X65Y72         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.379 30522.854 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/Q
                         net (fo=1, routed)           1.205 30524.059    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[18]
    SLICE_X59Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.433 30548.926    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X59Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.000 30548.926    
                         clock uncertainty           -0.220 30548.705    
    SLICE_X59Y87         FDCE (Setup_fdce_C_D)       -0.080 30548.625    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                      30548.625    
                         arrival time                       -30524.061    
  -------------------------------------------------------------------
                         slack                                 24.564    

Slack (MET) :             24.620ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        1.572ns  (logic 0.379ns (24.103%)  route 1.193ns (75.897%))
  Logic Levels:           0  
  Clock Path Skew:        -5.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.082ns = ( 30548.918 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.892ns = ( 30522.475 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.531 30522.473    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X69Y71         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDCE (Prop_fdce_C_Q)         0.379 30522.852 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[0]/Q
                         net (fo=1, routed)           1.193 30524.045    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[0]
    SLICE_X66Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.427 30548.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X66Y89         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.000 30548.920    
                         clock uncertainty           -0.220 30548.699    
    SLICE_X66Y89         FDCE (Setup_fdce_C_D)       -0.031 30548.668    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      30548.664    
                         arrival time                       -30524.047    
  -------------------------------------------------------------------
                         slack                                 24.620    

Slack (MET) :             24.631ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        1.518ns  (logic 0.379ns (24.966%)  route 1.139ns (75.034%))
  Logic Levels:           0  
  Clock Path Skew:        -5.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.081ns = ( 30548.920 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.888ns = ( 30522.471 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.527 30522.469    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X67Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDCE (Prop_fdce_C_Q)         0.379 30522.848 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[28]/Q
                         net (fo=1, routed)           1.139 30523.986    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[28]
    SLICE_X67Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.428 30548.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X67Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.000 30548.920    
                         clock uncertainty           -0.220 30548.699    
    SLICE_X67Y91         FDCE (Setup_fdce_C_D)       -0.080 30548.619    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                      30548.617    
                         arrival time                       -30523.988    
  -------------------------------------------------------------------
                         slack                                 24.631    

Slack (MET) :             24.645ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        1.543ns  (logic 0.433ns (28.063%)  route 1.110ns (71.937%))
  Logic Levels:           0  
  Clock Path Skew:        -5.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.081ns = ( 30548.920 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.888ns = ( 30522.471 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.527 30522.469    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X68Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y75         FDCE (Prop_fdce_C_Q)         0.433 30522.902 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[31]/Q
                         net (fo=1, routed)           1.110 30524.012    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[31]
    SLICE_X66Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.428 30548.920    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X66Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]/C
                         clock pessimism              0.000 30548.920    
                         clock uncertainty           -0.220 30548.699    
    SLICE_X66Y90         FDCE (Setup_fdce_C_D)       -0.041 30548.658    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]
  -------------------------------------------------------------------
                         required time                      30548.658    
                         arrival time                       -30524.014    
  -------------------------------------------------------------------
                         slack                                 24.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.278ns  (arrival time - required time)
  Source:                 CLK32768KHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.315ns (18.039%)  route 1.433ns (81.961%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.743     1.749    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/lfextclk
    SLICE_X33Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.962    -0.825    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/clk_out2
    SLICE_X33Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]/C
                         clock pessimism              0.000    -0.825    
                         clock uncertainty            0.220    -0.604    
    SLICE_X33Y97         FDCE (Hold_fdce_C_D)         0.075    -0.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_in_stage/r_ls_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.069%)  route 0.139ns (45.931%))
  Logic Levels:           0  
  Clock Path Skew:        -2.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.634     1.640    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/lfextclk
    SLICE_X74Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDCE (Prop_fdce_C_Q)         0.164     1.804 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.139     1.943    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/aon_icb_cmd_ready
    SLICE_X74Y82         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.907    -0.880    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X74Y82         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.880    
                         clock uncertainty            0.220    -0.659    
    SLICE_X74Y82         FDCE (Hold_fdce_C_D)         0.052    -0.607    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.586ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.011%)  route 0.203ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        -2.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.578     1.583    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/lfextclk
    SLICE_X67Y104        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/Q
                         net (fo=2, routed)           0.203     1.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/aon_rtcToggle_a
    SLICE_X68Y109        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.848    -0.939    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X68Y109        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.939    
                         clock uncertainty            0.220    -0.718    
    SLICE_X68Y109        FDCE (Hold_fdce_C_D)         0.059    -0.659    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_clint/u_aon_rtctoggle_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.616ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.509%)  route 0.256ns (64.491%))
  Logic Levels:           0  
  Clock Path Skew:        -2.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.634     1.640    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X65Y76         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.781 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[23]/Q
                         net (fo=1, routed)           0.256     2.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[23]
    SLICE_X63Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.917    -0.870    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X63Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/C
                         clock pessimism              0.000    -0.870    
                         clock uncertainty            0.220    -0.649    
    SLICE_X63Y85         FDCE (Hold_fdce_C_D)         0.070    -0.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.629ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.947%)  route 0.189ns (56.053%))
  Logic Levels:           0  
  Clock Path Skew:        -2.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.633     1.639    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/lfextclk
    SLICE_X74Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDCE (Prop_fdce_C_Q)         0.148     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/vld_dfflr/qout_r_reg[0]/Q
                         net (fo=2, routed)           0.189     1.976    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/aon_icb_rsp_valid
    SLICE_X74Y82         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.907    -0.880    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/clk_out2
    SLICE_X74Y82         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000    -0.880    
                         clock uncertainty            0.220    -0.659    
    SLICE_X74Y82         FDCE (Hold_fdce_C_D)         0.006    -0.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.695ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.956%)  route 0.305ns (65.044%))
  Logic Levels:           0  
  Clock Path Skew:        -2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.633     1.639    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X64Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDCE (Prop_fdce_C_Q)         0.164     1.803 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[25]/Q
                         net (fo=1, routed)           0.305     2.108    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[25]
    SLICE_X64Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.919    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X64Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]/C
                         clock pessimism              0.000    -0.868    
                         clock uncertainty            0.220    -0.647    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.060    -0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             2.712ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.760%)  route 0.349ns (71.240%))
  Logic Levels:           0  
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.634     1.640    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X69Y71         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDCE (Prop_fdce_C_Q)         0.141     1.781 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[5]/Q
                         net (fo=1, routed)           0.349     2.130    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[5]
    SLICE_X67Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.914    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X67Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.220    -0.652    
    SLICE_X67Y85         FDCE (Hold_fdce_C_D)         0.070    -0.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.714ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.386%)  route 0.339ns (70.614%))
  Logic Levels:           0  
  Clock Path Skew:        -2.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.634     1.640    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X65Y76         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDCE (Prop_fdce_C_Q)         0.141     1.781 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[26]/Q
                         net (fo=1, routed)           0.339     2.120    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[26]
    SLICE_X64Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.919    -0.868    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X64Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/C
                         clock pessimism              0.000    -0.868    
                         clock uncertainty            0.220    -0.647    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.053    -0.594    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.724ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.117%)  route 0.360ns (71.883%))
  Logic Levels:           0  
  Clock Path Skew:        -2.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.634     1.640    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X69Y72         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y72         FDCE (Prop_fdce_C_Q)         0.141     1.781 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/Q
                         net (fo=1, routed)           0.360     2.141    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[2]
    SLICE_X67Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.914    -0.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X67Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.000    -0.873    
                         clock uncertainty            0.220    -0.652    
    SLICE_X67Y85         FDCE (Hold_fdce_C_D)         0.070    -0.582    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.733ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.014%)  route 0.348ns (67.986%))
  Logic Levels:           0  
  Clock Path Skew:        -2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.630     1.636    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/lfextclk
    SLICE_X76Y79         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y79         FDCE (Prop_fdce_C_Q)         0.164     1.800 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/Q
                         net (fo=1, routed)           0.348     2.148    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[31]_0[30]
    SLICE_X71Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.916    -0.871    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X71Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.220    -0.650    
    SLICE_X71Y88         FDCE (Hold_fdce_C_D)         0.066    -0.584    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  2.733    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        12.770ns  (logic 0.484ns (3.790%)  route 12.286ns (96.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 30522.199 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 30499.363 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.541 30499.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X75Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDCE (Prop_fdce_C_Q)         0.379 30499.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[38]/Q
                         net (fo=1, routed)          12.286 30512.027    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][38]
    SLICE_X74Y85         LUT2 (Prop_lut2_I1_O)        0.105 30512.133 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[38]_i_1__0/O
                         net (fo=1, routed)           0.000 30512.133    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[38]
    SLICE_X74Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.419 30522.199    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X74Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]/C
                         clock pessimism              0.000 30522.199    
                         clock uncertainty           -0.220 30521.979    
    SLICE_X74Y85         FDCE (Setup_fdce_C_D)        0.074 30522.053    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[38]
  -------------------------------------------------------------------
                         required time                      30522.053    
                         arrival time                       -30512.135    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             10.044ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        12.650ns  (logic 0.538ns (4.253%)  route 12.112ns (95.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 30522.201 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 30499.361 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.539 30499.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X76Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDCE (Prop_fdce_C_Q)         0.433 30499.793 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/Q
                         net (fo=1, routed)          12.112 30511.904    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][43]
    SLICE_X74Y87         LUT2 (Prop_lut2_I1_O)        0.105 30512.010 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[43]_i_1__1/O
                         net (fo=1, routed)           0.000 30512.010    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[43]
    SLICE_X74Y87         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.421 30522.201    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X74Y87         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[43]/C
                         clock pessimism              0.000 30522.201    
                         clock uncertainty           -0.220 30521.980    
    SLICE_X74Y87         FDCE (Setup_fdce_C_D)        0.074 30522.055    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[43]
  -------------------------------------------------------------------
                         required time                      30522.053    
                         arrival time                       -30512.010    
  -------------------------------------------------------------------
                         slack                                 10.044    

Slack (MET) :             10.400ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        12.291ns  (logic 0.484ns (3.938%)  route 11.807ns (96.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 30522.195 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 30499.359 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.537 30499.357    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X77Y91         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y91         FDCE (Prop_fdce_C_Q)         0.379 30499.736 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[21]/Q
                         net (fo=1, routed)          11.807 30511.543    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][21]
    SLICE_X76Y83         LUT2 (Prop_lut2_I1_O)        0.105 30511.648 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[21]_i_1__25/O
                         net (fo=1, routed)           0.000 30511.648    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[21]
    SLICE_X76Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.415 30522.193    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X76Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[21]/C
                         clock pessimism              0.000 30522.193    
                         clock uncertainty           -0.220 30521.973    
    SLICE_X76Y83         FDCE (Setup_fdce_C_D)        0.076 30522.049    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[21]
  -------------------------------------------------------------------
                         required time                      30522.049    
                         arrival time                       -30511.650    
  -------------------------------------------------------------------
                         slack                                 10.400    

Slack (MET) :             10.525ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        12.118ns  (logic 0.484ns (3.994%)  route 11.634ns (96.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 30522.197 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.636ns = ( 30499.365 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.543 30499.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X73Y90         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDCE (Prop_fdce_C_Q)         0.379 30499.742 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[19]/Q
                         net (fo=1, routed)          11.634 30511.375    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][19]
    SLICE_X73Y80         LUT2 (Prop_lut2_I1_O)        0.105 30511.480 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[19]_i_1__25/O
                         net (fo=1, routed)           0.000 30511.480    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[19]
    SLICE_X73Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.418 30522.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X73Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[19]/C
                         clock pessimism              0.000 30522.197    
                         clock uncertainty           -0.220 30521.977    
    SLICE_X73Y80         FDCE (Setup_fdce_C_D)        0.030 30522.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                      30522.006    
                         arrival time                       -30511.482    
  -------------------------------------------------------------------
                         slack                                 10.525    

Slack (MET) :             10.584ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        12.060ns  (logic 0.538ns (4.461%)  route 11.522ns (95.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 30522.197 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 30499.363 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.541 30499.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X72Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDCE (Prop_fdce_C_Q)         0.433 30499.795 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[10]/Q
                         net (fo=1, routed)          11.522 30511.316    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][10]
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.105 30511.422 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[10]_i_1__30/O
                         net (fo=1, routed)           0.000 30511.422    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[10]
    SLICE_X75Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.418 30522.197    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X75Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.000 30522.197    
                         clock uncertainty           -0.220 30521.977    
    SLICE_X75Y83         FDCE (Setup_fdce_C_D)        0.030 30522.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                      30522.006    
                         arrival time                       -30511.422    
  -------------------------------------------------------------------
                         slack                                 10.584    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        12.012ns  (logic 0.484ns (4.029%)  route 11.528ns (95.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 30522.199 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 30499.363 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.541 30499.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X73Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDCE (Prop_fdce_C_Q)         0.379 30499.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[14]/Q
                         net (fo=1, routed)          11.528 30511.268    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][14]
    SLICE_X73Y81         LUT2 (Prop_lut2_I1_O)        0.105 30511.373 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[14]_i_1__29/O
                         net (fo=1, routed)           0.000 30511.373    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[14]
    SLICE_X73Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.419 30522.199    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X73Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]/C
                         clock pessimism              0.000 30522.199    
                         clock uncertainty           -0.220 30521.979    
    SLICE_X73Y81         FDCE (Setup_fdce_C_D)        0.032 30522.010    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[14]
  -------------------------------------------------------------------
                         required time                      30522.010    
                         arrival time                       -30511.375    
  -------------------------------------------------------------------
                         slack                                 10.635    

Slack (MET) :             10.744ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        11.944ns  (logic 0.590ns (4.940%)  route 11.354ns (95.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 30522.199 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 30499.363 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.541 30499.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X75Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDCE (Prop_fdce_C_Q)         0.348 30499.709 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[1]/Q
                         net (fo=1, routed)          11.354 30511.062    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][1]
    SLICE_X74Y85         LUT2 (Prop_lut2_I1_O)        0.242 30511.305 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[1]_i_1__52/O
                         net (fo=1, routed)           0.000 30511.305    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[1]
    SLICE_X74Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.419 30522.199    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X74Y85         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.000 30522.199    
                         clock uncertainty           -0.220 30521.979    
    SLICE_X74Y85         FDCE (Setup_fdce_C_D)        0.072 30522.051    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                      30522.049    
                         arrival time                       -30511.307    
  -------------------------------------------------------------------
                         slack                                 10.744    

Slack (MET) :             10.753ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        11.905ns  (logic 0.538ns (4.519%)  route 11.367ns (95.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 30522.195 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.651ns = ( 30499.350 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.528 30499.348    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X76Y81         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.433 30499.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[37]/Q
                         net (fo=1, routed)          11.367 30511.148    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][37]
    SLICE_X75Y81         LUT2 (Prop_lut2_I1_O)        0.105 30511.254 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[37]_i_1__1/O
                         net (fo=1, routed)           0.000 30511.254    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[37]
    SLICE_X75Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.416 30522.195    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X75Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/C
                         clock pessimism              0.000 30522.195    
                         clock uncertainty           -0.220 30521.975    
    SLICE_X75Y81         FDCE (Setup_fdce_C_D)        0.032 30522.006    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[37]
  -------------------------------------------------------------------
                         required time                      30522.006    
                         arrival time                       -30511.256    
  -------------------------------------------------------------------
                         slack                                 10.753    

Slack (MET) :             10.911ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        11.737ns  (logic 0.484ns (4.124%)  route 11.253ns (95.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 30522.199 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 30499.363 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.541 30499.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X73Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDCE (Prop_fdce_C_Q)         0.379 30499.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[9]/Q
                         net (fo=1, routed)          11.253 30510.994    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][9]
    SLICE_X73Y81         LUT2 (Prop_lut2_I1_O)        0.105 30511.100 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[9]_i_1__31/O
                         net (fo=1, routed)           0.000 30511.100    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[9]
    SLICE_X73Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.419 30522.199    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X73Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]/C
                         clock pessimism              0.000 30522.199    
                         clock uncertainty           -0.220 30521.979    
    SLICE_X73Y81         FDCE (Setup_fdce_C_D)        0.033 30522.012    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                      30522.014    
                         arrival time                       -30511.102    
  -------------------------------------------------------------------
                         slack                                 10.911    

Slack (MET) :             10.955ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.581ns  (sys_clk_pin rise@30517.582ns - clk_out2_mmcm rise@30500.002ns)
  Data Path Delay:        11.689ns  (logic 0.484ns (4.141%)  route 11.205ns (95.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 30522.199 - 30517.582 ) 
    Source Clock Delay      (SCD):    -0.634ns = ( 30499.367 - 30500.002 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                  30500.002 30500.002 r  
    W19                                               0.000 30500.002 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30500.002    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440 30501.441 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065 30502.506    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325 30496.182 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559 30497.740    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 30497.820 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.545 30499.365    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X73Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y94         FDCE (Prop_fdce_C_Q)         0.379 30499.744 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[16]/Q
                         net (fo=1, routed)          11.205 30510.949    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][16]
    SLICE_X73Y82         LUT2 (Prop_lut2_I1_O)        0.105 30511.055 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[16]_i_1__27/O
                         net (fo=1, routed)           0.000 30511.055    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[16]
    SLICE_X73Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.420 30522.199    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X73Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]/C
                         clock pessimism              0.000 30522.199    
                         clock uncertainty           -0.220 30521.979    
    SLICE_X73Y82         FDCE (Setup_fdce_C_D)        0.032 30522.010    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[16]
  -------------------------------------------------------------------
                         required time                      30522.014    
                         arrival time                       -30511.057    
  -------------------------------------------------------------------
                         slack                                 10.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 0.431ns (6.061%)  route 6.680ns (93.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.413    -1.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X76Y81         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.347    -0.749 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[35]/Q
                         net (fo=1, routed)           6.680     5.931    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][35]
    SLICE_X75Y81         LUT2 (Prop_lut2_I1_O)        0.084     6.015 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[35]_i_1__3/O
                         net (fo=1, routed)           0.000     6.015    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[35]
    SLICE_X75Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.530     4.891    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X75Y81         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[35]/C
                         clock pessimism              0.000     4.891    
                         clock uncertainty            0.220     5.111    
    SLICE_X75Y81         FDCE (Hold_fdce_C_D)         0.220     5.331    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -5.331    
                         arrival time                           6.015    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 0.388ns (5.065%)  route 7.272ns (94.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.424    -1.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X75Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDCE (Prop_fdce_C_Q)         0.304    -0.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           7.272     6.491    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][34]
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.084     6.575 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[34]_i_1__6/O
                         net (fo=1, routed)           0.000     6.575    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[34]
    SLICE_X75Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.532     4.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X75Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
                         clock pessimism              0.000     4.893    
                         clock uncertainty            0.220     5.113    
    SLICE_X75Y83         FDCE (Hold_fdce_C_D)         0.223     5.336    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[34]
  -------------------------------------------------------------------
                         required time                         -5.336    
                         arrival time                           6.575    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 0.431ns (5.582%)  route 7.290ns (94.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.413    -1.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X76Y81         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.347    -0.749 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[2]/Q
                         net (fo=1, routed)           7.290     6.541    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][2]
    SLICE_X77Y79         LUT2 (Prop_lut2_I1_O)        0.084     6.625 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[2]_i_1__48/O
                         net (fo=1, routed)           0.000     6.625    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[2]
    SLICE_X77Y79         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.526     4.887    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X77Y79         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.000     4.887    
                         clock uncertainty            0.220     5.107    
    SLICE_X77Y79         FDCE (Hold_fdce_C_D)         0.222     5.329    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.329    
                         arrival time                           6.625    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 0.471ns (5.823%)  route 7.618ns (94.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.424    -1.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X75Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDCE (Prop_fdce_C_Q)         0.279    -0.806 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[30]/Q
                         net (fo=1, routed)           7.618     6.812    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][30]
    SLICE_X75Y83         LUT2 (Prop_lut2_I1_O)        0.192     7.004 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[30]_i_1__25/O
                         net (fo=1, routed)           0.000     7.004    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[30]
    SLICE_X75Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.532     4.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X75Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C
                         clock pessimism              0.000     4.893    
                         clock uncertainty            0.220     5.113    
    SLICE_X75Y83         FDCE (Hold_fdce_C_D)         0.222     5.335    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.335    
                         arrival time                           7.004    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.388ns (4.786%)  route 7.719ns (95.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.424    -1.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X75Y94         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDCE (Prop_fdce_C_Q)         0.304    -0.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[17]/Q
                         net (fo=1, routed)           7.719     6.938    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][17]
    SLICE_X75Y87         LUT2 (Prop_lut2_I1_O)        0.084     7.022 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[17]_i_1__25/O
                         net (fo=1, routed)           0.000     7.022    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[17]
    SLICE_X75Y87         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.537     4.898    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X75Y87         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/C
                         clock pessimism              0.000     4.898    
                         clock uncertainty            0.220     5.118    
    SLICE_X75Y87         FDCE (Hold_fdce_C_D)         0.220     5.338    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.338    
                         arrival time                           7.022    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.186ns (3.839%)  route 4.659ns (96.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.643    -0.629    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X73Y95         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[41]/Q
                         net (fo=1, routed)           4.659     4.171    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][41]
    SLICE_X73Y82         LUT2 (Prop_lut2_I1_O)        0.045     4.216 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[41]_i_1__0/O
                         net (fo=1, routed)           0.000     4.216    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[41]
    SLICE_X73Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.910     2.166    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X73Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[41]/C
                         clock pessimism              0.000     2.166    
                         clock uncertainty            0.220     2.386    
    SLICE_X73Y82         FDCE (Hold_fdce_C_D)         0.092     2.478    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.891ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 0.388ns (4.669%)  route 7.922ns (95.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.424    -1.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X73Y88         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y88         FDCE (Prop_fdce_C_Q)         0.304    -0.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[18]/Q
                         net (fo=1, routed)           7.922     7.141    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][18]
    SLICE_X75Y82         LUT2 (Prop_lut2_I1_O)        0.084     7.225 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[18]_i_1__25/O
                         net (fo=1, routed)           0.000     7.225    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[18]
    SLICE_X75Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.531     4.892    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X75Y82         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/C
                         clock pessimism              0.000     4.892    
                         clock uncertainty            0.220     5.112    
    SLICE_X75Y82         FDCE (Hold_fdce_C_D)         0.222     5.334    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.334    
                         arrival time                           7.225    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.937ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.388ns (4.614%)  route 8.022ns (95.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    -1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.424    -1.085    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X75Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDCE (Prop_fdce_C_Q)         0.304    -0.781 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[33]/Q
                         net (fo=1, routed)           8.022     7.241    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][33]
    SLICE_X74Y83         LUT2 (Prop_lut2_I1_O)        0.084     7.325 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[33]_i_1__1/O
                         net (fo=1, routed)           0.000     7.325    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[33]
    SLICE_X74Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.532     4.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X74Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/C
                         clock pessimism              0.000     4.893    
                         clock uncertainty            0.220     5.113    
    SLICE_X74Y83         FDCE (Hold_fdce_C_D)         0.275     5.388    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[33]
  -------------------------------------------------------------------
                         required time                         -5.388    
                         arrival time                           7.325    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.975ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 0.388ns (4.590%)  route 8.066ns (95.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        5.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.412    -1.097    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/clk_out2
    SLICE_X77Y80         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDCE (Prop_fdce_C_Q)         0.304    -0.793 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[3]/Q
                         net (fo=1, routed)           8.066     7.273    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r_reg[47][3]
    SLICE_X76Y80         LUT2 (Prop_lut2_I1_O)        0.084     7.357 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[3]_i_1__48/O
                         net (fo=1, routed)           0.000     7.357    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/D[3]
    SLICE_X76Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.527     4.888    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/lfextclk
    SLICE_X76Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.000     4.888    
                         clock uncertainty            0.220     5.108    
    SLICE_X76Y80         FDCE (Hold_fdce_C_D)         0.273     5.381    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_rx/buf_dat_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.381    
                         arrival time                           7.357    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.005ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.209ns (4.091%)  route 4.900ns (95.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.642    -0.630    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/clk_out2
    SLICE_X70Y92         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.466 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/Q
                         net (fo=4, routed)           4.900     4.434    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/aon_icb_rsp_ready
    SLICE_X75Y80         LUT2 (Prop_lut2_I1_O)        0.045     4.479 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/qout_r[0]_i_1__95/O
                         net (fo=1, routed)           0.000     4.479    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/isl_icb_rsp_ready
    SLICE_X75Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.905     2.161    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/lfextclk
    SLICE_X75Y80         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.220     2.381    
    SLICE_X75Y80         FDCE (Hold_fdce_C_D)         0.092     2.473    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_icb_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           4.479    
  -------------------------------------------------------------------
                         slack                                  2.005    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       23.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.853ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[6][1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.835ns  (logic 0.484ns (1.873%)  route 25.351ns (98.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 49.003 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       25.136    25.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X23Y76         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.512    49.003    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X23Y76         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[6][1]/C
                         clock pessimism              0.336    49.339    
                         clock uncertainty           -0.106    49.232    
    SLICE_X23Y76         FDCE (Recov_fdce_C_CLR)     -0.331    48.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[6][1]
  -------------------------------------------------------------------
                         required time                         48.901    
                         arrival time                         -25.048    
  -------------------------------------------------------------------
                         slack                                 23.853    

Slack (MET) :             23.853ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[6][3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.835ns  (logic 0.484ns (1.873%)  route 25.351ns (98.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 49.003 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       25.136    25.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X23Y76         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.512    49.003    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X23Y76         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[6][3]/C
                         clock pessimism              0.336    49.339    
                         clock uncertainty           -0.106    49.232    
    SLICE_X23Y76         FDCE (Recov_fdce_C_CLR)     -0.331    48.901    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[6][3]
  -------------------------------------------------------------------
                         required time                         48.901    
                         arrival time                         -25.048    
  -------------------------------------------------------------------
                         slack                                 23.853    

Slack (MET) :             23.926ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.835ns  (logic 0.484ns (1.873%)  route 25.351ns (98.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 49.003 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       25.136    25.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X22Y76         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.512    49.003    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X22Y76         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][1]/C
                         clock pessimism              0.336    49.339    
                         clock uncertainty           -0.106    49.232    
    SLICE_X22Y76         FDCE (Recov_fdce_C_CLR)     -0.258    48.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                         -25.048    
  -------------------------------------------------------------------
                         slack                                 23.926    

Slack (MET) :             23.926ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.835ns  (logic 0.484ns (1.873%)  route 25.351ns (98.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 49.003 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       25.136    25.048    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X22Y76         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.512    49.003    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X22Y76         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][3]/C
                         clock pessimism              0.336    49.339    
                         clock uncertainty           -0.106    49.232    
    SLICE_X22Y76         FDCE (Recov_fdce_C_CLR)     -0.258    48.974    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][3]
  -------------------------------------------------------------------
                         required time                         48.974    
                         arrival time                         -25.048    
  -------------------------------------------------------------------
                         slack                                 23.926    

Slack (MET) :             24.061ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[5][4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.626ns  (logic 0.484ns (1.889%)  route 25.142ns (98.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 49.002 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       24.926    24.839    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X23Y74         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.511    49.002    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X23Y74         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[5][4]/C
                         clock pessimism              0.336    49.338    
                         clock uncertainty           -0.106    49.231    
    SLICE_X23Y74         FDCE (Recov_fdce_C_CLR)     -0.331    48.900    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[5][4]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -24.839    
  -------------------------------------------------------------------
                         slack                                 24.061    

Slack (MET) :             24.061ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[5][5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.626ns  (logic 0.484ns (1.889%)  route 25.142ns (98.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 49.002 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       24.926    24.839    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X23Y74         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.511    49.002    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X23Y74         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[5][5]/C
                         clock pessimism              0.336    49.338    
                         clock uncertainty           -0.106    49.231    
    SLICE_X23Y74         FDCE (Recov_fdce_C_CLR)     -0.331    48.900    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[5][5]
  -------------------------------------------------------------------
                         required time                         48.900    
                         arrival time                         -24.839    
  -------------------------------------------------------------------
                         slack                                 24.061    

Slack (MET) :             24.134ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.626ns  (logic 0.484ns (1.889%)  route 25.142ns (98.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 49.002 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       24.926    24.839    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X22Y74         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.511    49.002    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X22Y74         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][4]/C
                         clock pessimism              0.336    49.338    
                         clock uncertainty           -0.106    49.231    
    SLICE_X22Y74         FDCE (Recov_fdce_C_CLR)     -0.258    48.973    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[1][4]
  -------------------------------------------------------------------
                         required time                         48.973    
                         arrival time                         -24.839    
  -------------------------------------------------------------------
                         slack                                 24.134    

Slack (MET) :             24.159ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.524ns  (logic 0.484ns (1.896%)  route 25.040ns (98.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 48.998 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       24.824    24.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X24Y76         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.507    48.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X24Y76         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][1]/C
                         clock pessimism              0.336    49.334    
                         clock uncertainty           -0.106    49.227    
    SLICE_X24Y76         FDCE (Recov_fdce_C_CLR)     -0.331    48.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -24.737    
  -------------------------------------------------------------------
                         slack                                 24.159    

Slack (MET) :             24.159ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.524ns  (logic 0.484ns (1.896%)  route 25.040ns (98.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 48.998 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       24.824    24.737    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X24Y76         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.507    48.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X24Y76         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][3]/C
                         clock pessimism              0.336    49.334    
                         clock uncertainty           -0.106    49.227    
    SLICE_X24Y76         FDCE (Recov_fdce_C_CLR)     -0.331    48.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[3][3]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -24.737    
  -------------------------------------------------------------------
                         slack                                 24.159    

Slack (MET) :             24.163ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_mmcm rise@50.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        25.520ns  (logic 0.484ns (1.897%)  route 25.036ns (98.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 48.998 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.393    -0.787    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.379    -0.408 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.215    -0.192    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.105    -0.087 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)       24.821    24.734    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/AR[0]
    SLICE_X25Y76         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     50.000    50.000 r  
    W19                                               0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374    51.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    45.926 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    47.414    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    47.491 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.507    48.998    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/clk_out2
    SLICE_X25Y76         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[4][0]/C
                         clock pessimism              0.336    49.334    
                         clock uncertainty           -0.106    49.227    
    SLICE_X25Y76         FDCE (Recov_fdce_C_CLR)     -0.331    48.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_tx_fifo_i/buffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         48.896    
                         arrival time                         -24.734    
  -------------------------------------------------------------------
                         slack                                 24.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.068%)  route 0.360ns (65.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.274    -0.158    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[0].ram_dfflr/main_rst
    SLICE_X94Y123        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.835    -0.952    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[0].ram_dfflr/clk_out2
    SLICE_X94Y123        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.280    -0.672    
    SLICE_X94Y123        FDCE (Remov_fdce_C_CLR)     -0.067    -0.739    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[0].ram_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[28]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.286%)  route 0.428ns (69.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.342    -0.090    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/main_rst
    SLICE_X94Y122        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/clk_out2
    SLICE_X94Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.280    -0.670    
    SLICE_X94Y122        FDCE (Remov_fdce_C_CLR)     -0.067    -0.737    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.286%)  route 0.428ns (69.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.342    -0.090    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/main_rst
    SLICE_X94Y122        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/clk_out2
    SLICE_X94Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.280    -0.670    
    SLICE_X94Y122        FDCE (Remov_fdce_C_CLR)     -0.067    -0.737    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.286%)  route 0.428ns (69.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.342    -0.090    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/main_rst
    SLICE_X94Y122        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/clk_out2
    SLICE_X94Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.280    -0.670    
    SLICE_X94Y122        FDCE (Remov_fdce_C_CLR)     -0.067    -0.737    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.286%)  route 0.428ns (69.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.342    -0.090    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/main_rst
    SLICE_X94Y122        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/clk_out2
    SLICE_X94Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[7]/C
                         clock pessimism              0.280    -0.670    
    SLICE_X94Y122        FDCE (Remov_fdce_C_CLR)     -0.067    -0.737    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[1].ram_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[28]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.286%)  route 0.428ns (69.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.342    -0.090    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/main_rst
    SLICE_X95Y122        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/clk_out2
    SLICE_X95Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[28]/C
                         clock pessimism              0.280    -0.670    
    SLICE_X95Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.762    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.286%)  route 0.428ns (69.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.342    -0.090    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/main_rst
    SLICE_X95Y122        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/clk_out2
    SLICE_X95Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.280    -0.670    
    SLICE_X95Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.762    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.286%)  route 0.428ns (69.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.342    -0.090    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/main_rst
    SLICE_X95Y122        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/clk_out2
    SLICE_X95Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.280    -0.670    
    SLICE_X95Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.762    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.286%)  route 0.428ns (69.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.342    -0.090    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/main_rst
    SLICE_X95Y122        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/clk_out2
    SLICE_X95Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[7]/C
                         clock pessimism              0.280    -0.670    
    SLICE_X95Y122        FDCE (Remov_fdce_C_CLR)     -0.092    -0.762    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[3].ram_dfflr/qout_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.961%)  route 0.456ns (71.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.560    -1.843 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.299    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.569    -0.704    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.563 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.086    -0.476    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X96Y126        LUT1 (Prop_lut1_I0_O)        0.045    -0.431 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/master_gen.rst_sync_r[1]_i_1/O
                         net (fo=7173, routed)        0.370    -0.062    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/main_rst
    SLICE_X92Y122        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X92Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.280    -0.670    
    SLICE_X92Y122        FDCE (Remov_fdce_C_CLR)     -0.067    -0.737    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.675    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       20.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.738ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        5.003ns  (logic 0.484ns (9.674%)  route 4.519ns (90.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.178 30527.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/corerst
    SLICE_X99Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/clk_out2
    SLICE_X99Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X99Y124        FDCE (Recov_fdce_C_CLR)     -0.331 30548.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_15/q_reg
  -------------------------------------------------------------------
                         required time                      30548.225    
                         arrival time                       -30527.488    
  -------------------------------------------------------------------
                         slack                                 20.738    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        5.003ns  (logic 0.484ns (9.674%)  route 4.519ns (90.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.178 30527.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/corerst
    SLICE_X98Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/clk_out2
    SLICE_X98Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X98Y124        FDCE (Recov_fdce_C_CLR)     -0.258 30548.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_16/q_reg
  -------------------------------------------------------------------
                         required time                      30548.297    
                         arrival time                       -30527.488    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        5.003ns  (logic 0.484ns (9.674%)  route 4.519ns (90.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.178 30527.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/corerst
    SLICE_X98Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/clk_out2
    SLICE_X98Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X98Y124        FDCE (Recov_fdce_C_CLR)     -0.258 30548.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_17/q_reg
  -------------------------------------------------------------------
                         required time                      30548.297    
                         arrival time                       -30527.488    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        5.003ns  (logic 0.484ns (9.674%)  route 4.519ns (90.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.178 30527.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/corerst
    SLICE_X98Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/clk_out2
    SLICE_X98Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X98Y124        FDCE (Recov_fdce_C_CLR)     -0.258 30548.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_18/q_reg
  -------------------------------------------------------------------
                         required time                      30548.297    
                         arrival time                       -30527.488    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             20.811ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        5.003ns  (logic 0.484ns (9.674%)  route 4.519ns (90.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.178 30527.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/corerst
    SLICE_X98Y124        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/clk_out2
    SLICE_X98Y124        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X98Y124        FDCE (Recov_fdce_C_CLR)     -0.258 30548.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_19/q_reg
  -------------------------------------------------------------------
                         required time                      30548.297    
                         arrival time                       -30527.488    
  -------------------------------------------------------------------
                         slack                                 20.811    

Slack (MET) :             20.871ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        4.870ns  (logic 0.484ns (9.938%)  route 4.386ns (90.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.045 30527.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/corerst
    SLICE_X99Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/clk_out2
    SLICE_X99Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X99Y125        FDCE (Recov_fdce_C_CLR)     -0.331 30548.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_10/q_reg
  -------------------------------------------------------------------
                         required time                      30548.225    
                         arrival time                       -30527.354    
  -------------------------------------------------------------------
                         slack                                 20.871    

Slack (MET) :             20.871ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        4.870ns  (logic 0.484ns (9.938%)  route 4.386ns (90.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.045 30527.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/corerst
    SLICE_X99Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/clk_out2
    SLICE_X99Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X99Y125        FDCE (Recov_fdce_C_CLR)     -0.331 30548.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_11/q_reg
  -------------------------------------------------------------------
                         required time                      30548.225    
                         arrival time                       -30527.354    
  -------------------------------------------------------------------
                         slack                                 20.871    

Slack (MET) :             20.871ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        4.870ns  (logic 0.484ns (9.938%)  route 4.386ns (90.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.045 30527.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/corerst
    SLICE_X99Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/clk_out2
    SLICE_X99Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X99Y125        FDCE (Recov_fdce_C_CLR)     -0.331 30548.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_12/q_reg
  -------------------------------------------------------------------
                         required time                      30548.225    
                         arrival time                       -30527.354    
  -------------------------------------------------------------------
                         slack                                 20.871    

Slack (MET) :             20.871ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        4.870ns  (logic 0.484ns (9.938%)  route 4.386ns (90.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.045 30527.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/corerst
    SLICE_X99Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/clk_out2
    SLICE_X99Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X99Y125        FDCE (Recov_fdce_C_CLR)     -0.331 30548.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_13/q_reg
  -------------------------------------------------------------------
                         required time                      30548.225    
                         arrival time                       -30527.354    
  -------------------------------------------------------------------
                         slack                                 20.871    

Slack (MET) :             20.944ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.418ns  (clk_out2_mmcm rise@30550.000ns - sys_clk_pin rise@30517.582ns)
  Data Path Delay:        4.870ns  (logic 0.484ns (9.938%)  route 4.386ns (90.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.223ns = ( 30548.777 - 30550.000 ) 
    Source Clock Delay      (SCD):    4.902ns = ( 30522.484 - 30517.582 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453 30519.035 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827 30520.861    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081 30520.941 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541 30522.482    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379 30522.861 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341 30525.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105 30525.309 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          2.045 30527.354    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/corerst
    SLICE_X98Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                  30550.000 30550.000 r  
    W19                                               0.000 30550.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 30550.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374 30551.375 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004 30552.379    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451 30545.928 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488 30547.416    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 30547.492 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.286 30548.777    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/clk_out2
    SLICE_X98Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/C
                         clock pessimism              0.000 30548.777    
                         clock uncertainty           -0.220 30548.557    
    SLICE_X98Y125        FDCE (Recov_fdce_C_CLR)     -0.258 30548.299    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                      30548.297    
                         arrival time                       -30527.354    
  -------------------------------------------------------------------
                         slack                                 20.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.896ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.186ns (7.579%)  route 2.268ns (92.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.992     4.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/corerst
    SLICE_X96Y126        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/clk_out2
    SLICE_X96Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg/C
                         clock pessimism              0.000    -0.950    
                         clock uncertainty            0.220    -0.729    
    SLICE_X96Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.896ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.186ns (7.579%)  route 2.268ns (92.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.992     4.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/corerst
    SLICE_X96Y126        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/clk_out2
    SLICE_X96Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg/C
                         clock pessimism              0.000    -0.950    
                         clock uncertainty            0.220    -0.729    
    SLICE_X96Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_4/q_reg
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.896ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.186ns (7.579%)  route 2.268ns (92.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.992     4.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/corerst
    SLICE_X96Y126        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/clk_out2
    SLICE_X96Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg/C
                         clock pessimism              0.000    -0.950    
                         clock uncertainty            0.220    -0.729    
    SLICE_X96Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_5/q_reg
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.896ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.186ns (7.579%)  route 2.268ns (92.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.992     4.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/corerst
    SLICE_X96Y126        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/clk_out2
    SLICE_X96Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg/C
                         clock pessimism              0.000    -0.950    
                         clock uncertainty            0.220    -0.729    
    SLICE_X96Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.796    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.921ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.186ns (7.579%)  route 2.268ns (92.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.992     4.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/corerst
    SLICE_X97Y126        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                         clock pessimism              0.000    -0.950    
                         clock uncertainty            0.220    -0.729    
    SLICE_X97Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.821    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.186ns (7.579%)  route 2.268ns (92.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.992     4.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/corerst
    SLICE_X97Y126        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg/C
                         clock pessimism              0.000    -0.950    
                         clock uncertainty            0.220    -0.729    
    SLICE_X97Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.821    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.921ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.186ns (7.579%)  route 2.268ns (92.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.992     4.100    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/corerst
    SLICE_X97Y126        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.837    -0.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/clk_out2
    SLICE_X97Y126        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg/C
                         clock pessimism              0.000    -0.950    
                         clock uncertainty            0.220    -0.729    
    SLICE_X97Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.821    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.949ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.186ns (7.424%)  route 2.319ns (92.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          1.043     4.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/corerst
    SLICE_X98Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.836    -0.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/clk_out2
    SLICE_X98Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg/C
                         clock pessimism              0.000    -0.951    
                         clock uncertainty            0.220    -0.730    
    SLICE_X98Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.797    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.186ns (7.424%)  route 2.319ns (92.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          1.043     4.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/corerst
    SLICE_X98Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.836    -0.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/clk_out2
    SLICE_X98Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg/C
                         clock pessimism              0.000    -0.951    
                         clock uncertainty            0.220    -0.730    
    SLICE_X98Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.797    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_7/q_reg
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.186ns (7.424%)  route 2.319ns (92.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          1.043     4.151    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/corerst
    SLICE_X98Y125        FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.836    -0.951    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/clk_out2
    SLICE_X98Y125        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg/C
                         clock pessimism              0.000    -0.951    
                         clock uncertainty            0.220    -0.730    
    SLICE_X98Y125        FDCE (Remov_fdce_C_CLR)     -0.067    -0.797    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_8/q_reg
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  4.949    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack    30512.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30512.354ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 0.558ns (12.516%)  route 3.900ns (87.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 30522.072 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.538     4.899    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.433     5.332 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.415     5.747    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_0
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.125     5.872 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/ip_i_1/O
                         net (fo=154, routed)         3.485     9.357    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/AR[0]
    SLICE_X67Y104        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.292 30522.070    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/lfextclk
    SLICE_X67Y104        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]/C
                         clock pessimism              0.169 30522.240    
                         clock uncertainty           -0.035 30522.205    
    SLICE_X67Y104        FDCE (Recov_fdce_C_CLR)     -0.490 30521.715    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/io_rtc_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      30521.711    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                              30512.354    

Slack (MET) :             30513.115ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.559ns (14.131%)  route 3.397ns (85.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 30522.203 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.532     4.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/lfextclk
    SLICE_X70Y70         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         FDCE (Prop_fdce_C_Q)         0.433     5.326 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/Q
                         net (fo=4, routed)           1.805     7.131    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst
    SLICE_X64Y102        LUT3 (Prop_lut3_I2_O)        0.126     7.257 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_i_1__7/O
                         net (fo=3, routed)           1.592     8.849    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_2
    SLICE_X64Y68         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.423 30522.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                         clock pessimism              0.236 30522.439    
                         clock uncertainty           -0.035 30522.404    
    SLICE_X64Y68         FDCE (Recov_fdce_C_CLR)     -0.436 30521.969    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                      30521.965    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                              30513.115    

Slack (MET) :             30513.115ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.559ns (14.131%)  route 3.397ns (85.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 30522.203 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.532     4.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/lfextclk
    SLICE_X70Y70         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         FDCE (Prop_fdce_C_Q)         0.433     5.326 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/Q
                         net (fo=4, routed)           1.805     7.131    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst
    SLICE_X64Y102        LUT3 (Prop_lut3_I2_O)        0.126     7.257 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_i_1__7/O
                         net (fo=3, routed)           1.592     8.849    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg_2
    SLICE_X64Y68         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.423 30522.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg/C
                         clock pessimism              0.236 30522.439    
                         clock uncertainty           -0.035 30522.404    
    SLICE_X64Y68         FDCE (Recov_fdce_C_CLR)     -0.436 30521.969    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                      30521.965    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                              30513.115    

Slack (MET) :             30513.115ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.559ns (14.131%)  route 3.397ns (85.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 30522.203 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.532     4.893    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/lfextclk
    SLICE_X70Y70         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         FDCE (Prop_fdce_C_Q)         0.433     5.326 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/Q
                         net (fo=4, routed)           1.805     7.131    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/wdog_io_rst
    SLICE_X64Y102        LUT3 (Prop_lut3_I2_O)        0.126     7.257 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_i_1__7/O
                         net (fo=3, routed)           1.592     8.849    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg_1
    SLICE_X64Y68         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.423 30522.203    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg/C
                         clock pessimism              0.236 30522.439    
                         clock uncertainty           -0.035 30522.404    
    SLICE_X64Y68         FDCE (Recov_fdce_C_CLR)     -0.436 30521.969    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                      30521.965    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                              30513.115    

Slack (MET) :             30513.258ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 0.558ns (14.925%)  route 3.181ns (85.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 30522.188 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.538     4.899    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.433     5.332 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.415     5.747    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_0
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.125     5.872 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/ip_i_1/O
                         net (fo=154, routed)         2.765     8.638    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X78Y83         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.407 30522.186    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X78Y83         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg/C
                         clock pessimism              0.236 30522.422    
                         clock uncertainty           -0.035 30522.387    
    SLICE_X78Y83         FDCE (Recov_fdce_C_CLR)     -0.490 30521.896    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_154_reg
  -------------------------------------------------------------------
                         required time                      30521.896    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                              30513.258    

Slack (MET) :             30513.398ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.558ns (15.469%)  route 3.049ns (84.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 30522.193 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.538     4.899    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.433     5.332 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.415     5.747    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_0
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.125     5.872 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/ip_i_1/O
                         net (fo=154, routed)         2.634     8.506    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/AR[0]
    SLICE_X75Y79         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.414 30522.193    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/lfextclk
    SLICE_X75Y79         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg/C
                         clock pessimism              0.236 30522.430    
                         clock uncertainty           -0.035 30522.395    
    SLICE_X75Y79         FDCE (Recov_fdce_C_CLR)     -0.490 30521.904    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_queue_1/maybe_full_reg
  -------------------------------------------------------------------
                         required time                      30521.904    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                              30513.398    

Slack (MET) :             30513.438ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.558ns (15.469%)  route 3.049ns (84.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 30522.193 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.538     4.899    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.433     5.332 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.415     5.747    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_0
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.125     5.872 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/ip_i_1/O
                         net (fo=154, routed)         2.634     8.506    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/aon_reset
    SLICE_X75Y79         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.414 30522.193    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/lfextclk
    SLICE_X75Y79         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.236 30522.430    
                         clock uncertainty           -0.035 30522.395    
    SLICE_X75Y79         FDPE (Recov_fdpe_C_PRE)     -0.451 30521.943    dut/u_e203_subsys_top/u_sirv_aon_top/u_aon_lclkgen_regs/lfxoscen_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      30521.943    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                              30513.438    

Slack (MET) :             30513.451ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.558ns (15.414%)  route 3.062ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 30522.189 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.538     4.899    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.433     5.332 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.415     5.747    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_0
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.125     5.872 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/ip_i_1/O
                         net (fo=154, routed)         2.647     8.519    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X74Y75         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.409 30522.188    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X74Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]/C
                         clock pessimism              0.236 30522.424    
                         clock uncertainty           -0.035 30522.389    
    SLICE_X74Y75         FDCE (Recov_fdce_C_CLR)     -0.417 30521.971    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[23]
  -------------------------------------------------------------------
                         required time                      30521.969    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                              30513.451    

Slack (MET) :             30513.451ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.558ns (15.414%)  route 3.062ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 30522.189 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.538     4.899    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.433     5.332 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.415     5.747    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_0
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.125     5.872 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/ip_i_1/O
                         net (fo=154, routed)         2.647     8.519    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X74Y75         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.409 30522.188    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X74Y75         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]/C
                         clock pessimism              0.236 30522.424    
                         clock uncertainty           -0.035 30522.389    
    SLICE_X74Y75         FDCE (Recov_fdce_C_CLR)     -0.417 30521.971    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[25]
  -------------------------------------------------------------------
                         required time                      30521.969    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                              30513.451    

Slack (MET) :             30513.609ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30517.582ns  (sys_clk_pin rise@30517.582ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.558ns (16.468%)  route 2.830ns (83.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 30522.189 - 30517.582 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.538     4.899    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDCE (Prop_fdce_C_Q)         0.433     5.332 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.415     5.747    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_0
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.125     5.872 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/ip_i_1/O
                         net (fo=154, routed)         2.415     8.287    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AR[0]
    SLICE_X75Y74         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  30517.582 30517.582 r  
    Y18                                               0.000 30517.582 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000 30517.582    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387 30518.969 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734 30520.703    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077 30520.779 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.409 30522.188    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/lfextclk
    SLICE_X75Y74         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[15]/C
                         clock pessimism              0.236 30522.424    
                         clock uncertainty           -0.035 30522.389    
    SLICE_X75Y74         FDCE (Recov_fdce_C_CLR)     -0.490 30521.898    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/T_167_reg[15]
  -------------------------------------------------------------------
                         required time                      30521.896    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                              30513.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.650%)  route 0.160ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.641     1.647    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X72Y60         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.160     1.971    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X71Y60         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.916     2.172    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/lfextclk
    SLICE_X71Y60         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[5]/C
                         clock pessimism             -0.509     1.663    
    SLICE_X71Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.568    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.840%)  route 0.172ns (51.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.641     1.647    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X72Y60         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.172     1.983    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X73Y59         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.917     2.173    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/lfextclk
    SLICE_X73Y59         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[4]/C
                         clock pessimism             -0.509     1.664    
    SLICE_X73Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.840%)  route 0.172ns (51.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.641     1.647    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X72Y60         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.172     1.983    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X73Y59         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.917     2.173    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/lfextclk
    SLICE_X73Y59         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[5]/C
                         clock pessimism             -0.509     1.664    
    SLICE_X73Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.840%)  route 0.172ns (51.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.641     1.647    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X72Y60         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.172     1.983    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X73Y59         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.917     2.173    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/lfextclk
    SLICE_X73Y59         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[6]/C
                         clock pessimism             -0.509     1.664    
    SLICE_X73Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.840%)  route 0.172ns (51.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.641     1.647    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X72Y60         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.172     1.983    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X73Y59         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.917     2.173    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/lfextclk
    SLICE_X73Y59         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[7]/C
                         clock pessimism             -0.509     1.664    
    SLICE_X73Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.572    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.218%)  route 0.224ns (57.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.641     1.647    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X72Y60         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.224     2.035    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X70Y61         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.916     2.172    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/lfextclk
    SLICE_X70Y61         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[3]/C
                         clock pessimism             -0.509     1.663    
    SLICE_X70Y61         FDCE (Remov_fdce_C_CLR)     -0.067     1.596    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/sleepProgram_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.782%)  route 0.259ns (61.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.634     1.640    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/lfextclk
    SLICE_X70Y70         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         FDCE (Prop_fdce_C_Q)         0.164     1.804 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/Q
                         net (fo=4, routed)           0.259     2.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_io_rst
    SLICE_X64Y69         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.911     2.167    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X64Y69         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg/C
                         clock pessimism             -0.488     1.679    
    SLICE_X64Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     1.608    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_r_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.782%)  route 0.259ns (61.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.634     1.640    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/lfextclk
    SLICE_X70Y70         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         FDCE (Prop_fdce_C_Q)         0.164     1.804 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_reg/Q
                         net (fo=4, routed)           0.259     2.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_io_rst
    SLICE_X64Y69         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.911     2.167    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X64Y69         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg/C
                         clock pessimism             -0.488     1.679    
    SLICE_X64Y69         FDPE (Remov_fdpe_C_PRE)     -0.071     1.608    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/wdog_reset_r_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_3_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.218%)  route 0.224ns (57.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.641     1.647    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X72Y60         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.224     2.035    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X71Y61         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.916     2.172    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/lfextclk
    SLICE_X71Y61         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_3_reg[3]/C
                         clock pessimism             -0.509     1.663    
    SLICE_X71Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.571    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_3_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.218%)  route 0.224ns (57.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.641     1.647    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X72Y60         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/T_356_reg/Q
                         net (fo=172, routed)         0.224     2.035    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/T_356
    SLICE_X71Y61         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.916     2.172    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/lfextclk
    SLICE_X71Y61         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_3_reg[7]/C
                         clock pessimism             -0.509     1.663    
    SLICE_X71Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.571    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/u_pmu_core/wakeupProgram_3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.464    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           517 Endpoints
Min Delay           517 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/jtag_TDO_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            mcu_TDO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.087ns  (logic 3.691ns (45.642%)  route 4.396ns (54.358%))
  Logic Levels:           2  (FDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/jtag_TDO_reg/C
    SLICE_X88Y125        FDCE (Prop_fdce_C_Q)         0.437     0.437 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/jtag_TDO_reg/Q
                         net (fo=1, routed)           4.396     4.833    IOBUF_jtag_TDO/I
    N17                  OBUFT (Prop_obuft_I_O)       3.254     8.087 r  IOBUF_jtag_TDO/OBUFT/O
                         net (fo=1, unset)            0.000     8.087    mcu_TDO
    N17                                                               r  mcu_TDO (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pullup_TMS/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.804ns  (logic 1.505ns (25.922%)  route 4.300ns (74.078%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                  KEEPER                       0.000     0.000 r  pullup_TMS/O
                         net (fo=2, routed)           0.000     0.000    IOBUF_jtag_TMS/IO
    P17                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  IOBUF_jtag_TMS/IBUF/O
                         net (fo=16, routed)          4.300     5.686    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dut_io_pads_jtag_TMS_i_ival
    SLICE_X90Y126        LUT4 (Prop_lut4_I3_O)        0.118     5.804 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.804    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[2]_i_1_n_0
    SLICE_X90Y126        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pullup_TMS/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.791ns  (logic 1.492ns (25.755%)  route 4.300ns (74.245%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                  KEEPER                       0.000     0.000 f  pullup_TMS/O
                         net (fo=2, routed)           0.000     0.000    IOBUF_jtag_TMS/IO
    P17                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  IOBUF_jtag_TMS/IBUF/O
                         net (fo=16, routed)          4.300     5.686    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dut_io_pads_jtag_TMS_i_ival
    SLICE_X90Y126        LUT5 (Prop_lut5_I1_O)        0.105     5.791 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.791    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[1]_i_1_n_0
    SLICE_X90Y126        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pullup_TDI/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 1.614ns (28.182%)  route 4.114ns (71.818%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                  PULLUP                       0.000     0.000 r  pullup_TDI/O
                         net (fo=2, routed)           0.000     0.000    IOBUF_jtag_TDI/IO
    T18                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  IOBUF_jtag_TDI/IBUF/O
                         net (fo=4, routed)           3.568     4.972    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dut_io_pads_jtag_TDI_i_ival
    SLICE_X89Y123        LUT6 (Prop_lut6_I0_O)        0.105     5.077 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg[0]_i_2/O
                         net (fo=1, routed)           0.546     5.624    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/shiftReg_reg[0]
    SLICE_X89Y123        LUT6 (Prop_lut6_I5_O)        0.105     5.729 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/shiftReg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.729    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx_n_44
    SLICE_X89Y123        FDSE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pullup_TDI/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.610ns  (logic 1.614ns (28.780%)  route 3.995ns (71.220%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                  PULLUP                       0.000     0.000 r  pullup_TDI/O
                         net (fo=2, routed)           0.000     0.000    IOBUF_jtag_TDI/IO
    T18                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  IOBUF_jtag_TDI/IBUF/O
                         net (fo=4, routed)           3.486     4.890    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/dut_io_pads_jtag_TDI_i_ival
    SLICE_X88Y123        LUT6 (Prop_lut6_I5_O)        0.105     4.995 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/shiftReg[4]_i_2/O
                         net (fo=1, routed)           0.510     5.505    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/shiftReg[4]_i_2_n_0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.105     5.610 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_vld_dfflr/shiftReg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.610    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx_n_40
    SLICE_X89Y124        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pullup_TMS/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.568ns  (logic 1.506ns (27.037%)  route 4.063ns (72.963%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                  KEEPER                       0.000     0.000 r  pullup_TMS/O
                         net (fo=2, routed)           0.000     0.000    IOBUF_jtag_TMS/IO
    P17                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  IOBUF_jtag_TMS/IBUF/O
                         net (fo=16, routed)          4.063     5.449    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dut_io_pads_jtag_TMS_i_ival
    SLICE_X90Y125        LUT3 (Prop_lut3_I2_O)        0.119     5.568 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.568    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[9]_i_1_n_0
    SLICE_X90Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pullup_TMS/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.554ns  (logic 1.492ns (26.853%)  route 4.063ns (73.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                  KEEPER                       0.000     0.000 f  pullup_TMS/O
                         net (fo=2, routed)           0.000     0.000    IOBUF_jtag_TMS/IO
    P17                  IBUF (Prop_ibuf_I_O)         1.387     1.387 f  IOBUF_jtag_TMS/IBUF/O
                         net (fo=16, routed)          4.063     5.449    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dut_io_pads_jtag_TMS_i_ival
    SLICE_X90Y125        LUT3 (Prop_lut3_I1_O)        0.105     5.554 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.554    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[7]_i_1_n_0
    SLICE_X90Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pullup_TMS/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.367ns  (logic 1.506ns (28.052%)  route 3.861ns (71.948%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                  KEEPER                       0.000     0.000 r  pullup_TMS/O
                         net (fo=2, routed)           0.000     0.000    IOBUF_jtag_TMS/IO
    P17                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  IOBUF_jtag_TMS/IBUF/O
                         net (fo=16, routed)          3.861     5.248    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dut_io_pads_jtag_TMS_i_ival
    SLICE_X90Y123        LUT3 (Prop_lut3_I2_O)        0.119     5.367 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[15]_i_1/O
                         net (fo=1, routed)           0.000     5.367    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[15]_i_1_n_0
    SLICE_X90Y123        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pullup_TMS/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.360ns  (logic 1.492ns (27.826%)  route 3.869ns (72.174%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                  KEEPER                       0.000     0.000 r  pullup_TMS/O
                         net (fo=2, routed)           0.000     0.000    IOBUF_jtag_TMS/IO
    P17                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  IOBUF_jtag_TMS/IBUF/O
                         net (fo=16, routed)          3.869     5.255    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dut_io_pads_jtag_TMS_i_ival
    SLICE_X90Y126        LUT3 (Prop_lut3_I2_O)        0.105     5.360 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.360    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[0]_i_1_n_0
    SLICE_X90Y126        FDPE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pullup_TMS/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.360ns  (logic 1.492ns (27.826%)  route 3.869ns (72.174%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                  KEEPER                       0.000     0.000 r  pullup_TMS/O
                         net (fo=2, routed)           0.000     0.000    IOBUF_jtag_TMS/IO
    P17                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  IOBUF_jtag_TMS/IBUF/O
                         net (fo=16, routed)          3.869     5.255    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dut_io_pads_jtag_TMS_i_ival
    SLICE_X90Y126        LUT2 (Prop_lut2_I1_O)        0.105     5.360 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.360    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg[3]_i_1_n_0
    SLICE_X90Y126        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/FSM_onehot_jtagStateReg_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.141ns (72.985%)  route 0.052ns (27.015%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[23]/C
    SLICE_X86Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[23]/Q
                         net (fo=1, routed)           0.052     0.193    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]_1[23]
    SLICE_X87Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.148ns (72.163%)  route 0.057ns (27.837%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y125        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[4]/C
    SLICE_X92Y125        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[4]/Q
                         net (fo=1, routed)           0.057     0.205    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]_1[4]
    SLICE_X93Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.186ns (78.745%)  route 0.050ns (21.255%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y124        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/C
    SLICE_X86Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/Q
                         net (fo=1, routed)           0.050     0.191    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg_n_0_[23]
    SLICE_X87Y124        LUT4 (Prop_lut4_I2_O)        0.045     0.236 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/shiftReg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.236    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx_n_21
    SLICE_X87Y124        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.089%)  route 0.052ns (21.911%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/C
    SLICE_X86Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/Q
                         net (fo=1, routed)           0.052     0.193    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg_n_0_[26]
    SLICE_X87Y123        LUT5 (Prop_lut5_I3_O)        0.045     0.238 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/shiftReg[26]_i_1/O
                         net (fo=1, routed)           0.000     0.238    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx_n_18
    SLICE_X87Y123        FDRE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/shiftReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.624%)  route 0.111ns (46.376%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[6]/C
    SLICE_X93Y121        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[6]/Q
                         net (fo=1, routed)           0.111     0.239    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]_1[6]
    SLICE_X93Y122        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.018%)  route 0.106ns (42.982%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[24]/C
    SLICE_X86Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[24]/Q
                         net (fo=1, routed)           0.106     0.247    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]_1[24]
    SLICE_X87Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y121        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[16]/C
    SLICE_X93Y121        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/dbusReg_reg[16]/Q
                         net (fo=1, routed)           0.108     0.249    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]_1[16]
    SLICE_X92Y120        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.445%)  route 0.074ns (28.555%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y127        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/C
    SLICE_X91Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.074     0.215    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/o_rdy_sync_r
    SLICE_X90Y127        LUT5 (Prop_lut5_I3_O)        0.045     0.260 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r[0]_i_1__157/O
                         net (fo=1, routed)           0.000     0.260    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r[0]_i_1__157_n_0
    SLICE_X90Y127        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/vld_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
    SLICE_X88Y121        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.116     0.264    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X88Y121        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/u_i_vld_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y127        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
    SLICE_X90Y127        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.116     0.264    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_0
    SLICE_X90Y127        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_mmcm
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_qrd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpioA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.641ns  (logic 3.897ns (30.824%)  route 8.745ns (69.176%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.551    -0.628    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/clk_out2
    SLICE_X56Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_qrd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDCE (Prop_fdce_C_Q)         0.433    -0.195 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_qrd_reg/Q
                         net (fo=80, routed)          1.706     1.511    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/spi_qrd
    SLICE_X61Y82         LUT3 (Prop_lut3_I1_O)        0.105     1.616 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/counter_trgt[1]_i_4/O
                         net (fo=120, routed)         2.271     3.886    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/gpioA_iobuf[10]
    SLICE_X76Y92         LUT5 (Prop_lut5_I1_O)        0.105     3.991 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/gpioA_iobuf[10]_i_1/O
                         net (fo=1, routed)           4.768     8.759    gpioA_iobuf[10]/I
    M15                  OBUFT (Prop_obuft_I_O)       3.254    12.013 r  gpioA_iobuf[10]/OBUFT/O
                         net (fo=1, unset)            0.000    12.013    gpioA[10]
    M15                                                               r  gpioA[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpioA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.473ns  (logic 3.958ns (34.501%)  route 7.515ns (65.499%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.545    -0.634    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X71Y97         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y97         FDCE (Prop_fdce_C_Q)         0.379    -0.255 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_iofcfg_reg[1]/Q
                         net (fo=3, routed)           0.682     0.426    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iof[1]
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.119     0.545 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iobuf[1]_i_2/O
                         net (fo=1, routed)           6.833     7.378    gpioA_iobuf[1]/T
    D14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.460    10.839 r  gpioA_iobuf[1]/OBUFT/O
                         net (fo=1, unset)            0.000    10.839    gpioA[1]
    D14                                                               r  gpioA[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpioA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.580ns  (logic 4.040ns (34.890%)  route 7.540ns (65.110%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.405    -0.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X64Y101        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDCE (Prop_fdce_C_Q)         0.433    -0.342 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[2]/Q
                         net (fo=2, routed)           0.928     0.587    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_o_oe_0[2]
    SLICE_X63Y98         LUT2 (Prop_lut2_I1_O)        0.119     0.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iobuf[2]_i_2/O
                         net (fo=1, routed)           6.611     7.317    gpioA_iobuf[2]/T
    B13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.488    10.806 r  gpioA_iobuf[2]/OBUFT/O
                         net (fo=1, unset)            0.000    10.806    gpioA[2]
    B13                                                               r  gpioA[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpioA[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.263ns  (logic 3.893ns (34.569%)  route 7.369ns (65.431%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.547    -0.632    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/clk_out2
    SLICE_X60Y85         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDCE (Prop_fdce_C_Q)         0.433    -0.199 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          1.118     0.919    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/Q[2]
    SLICE_X57Y89         LUT2 (Prop_lut2_I1_O)        0.105     1.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/gpioA_iobuf[9]_i_3/O
                         net (fo=7, routed)           1.278     2.302    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/gpioA_iobuf[9]
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.105     2.407 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_axiregs/gpioA_iobuf[9]_i_1/O
                         net (fo=1, routed)           4.973     7.380    gpioA_iobuf[9]/I
    L14                  OBUFT (Prop_obuft_I_O)       3.250    10.630 r  gpioA_iobuf[9]/OBUFT/O
                         net (fo=1, unset)            0.000    10.630    gpioA[9]
    L14                                                               r  gpioA[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpioA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.168ns  (logic 3.807ns (34.090%)  route 7.361ns (65.910%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.557    -0.622    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/clk_out2
    SLICE_X44Y96         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.433    -0.189 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim0/u_comp_ch0/r_value_reg/Q
                         net (fo=12, routed)          1.954     1.764    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/pwm_timer0_o[0]
    SLICE_X62Y96         LUT3 (Prop_lut3_I0_O)        0.105     1.869 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iobuf[0]_i_1/O
                         net (fo=1, routed)           5.407     7.276    gpioA_iobuf[0]/I
    E13                  OBUFT (Prop_obuft_I_O)       3.269    10.545 r  gpioA_iobuf[0]/OBUFT/O
                         net (fo=1, unset)            0.000    10.545    gpioA[0]
    E13                                                               r  gpioA[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpioA[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.759ns  (logic 3.936ns (36.583%)  route 6.823ns (63.417%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.529    -0.650    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X81Y93         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDCE (Prop_fdce_C_Q)         0.379    -0.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[18]/Q
                         net (fo=2, routed)           0.788     0.517    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_o_oe_0[18]
    SLICE_X79Y95         LUT2 (Prop_lut2_I0_O)        0.119     0.636 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iobuf[18]_i_2/O
                         net (fo=1, routed)           6.035     6.671    gpioA_iobuf[18]/T
    F15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.438    10.108 r  gpioA_iobuf[18]/OBUFT/O
                         net (fo=1, unset)            0.000    10.108    gpioA[18]
    F15                                                               r  gpioA[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/spi_mode_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpioA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 3.771ns (37.088%)  route 6.397ns (62.912%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.545    -0.634    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/clk_out2
    SLICE_X69Y92         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/spi_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDPE (Prop_fdpe_C_Q)         0.379    -0.255 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/spi_mode_reg[1]/Q
                         net (fo=4, routed)           1.359     1.103    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/Q[0]
    SLICE_X81Y93         LUT4 (Prop_lut4_I1_O)        0.105     1.208 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/gpioA_iobuf[12]_i_2/O
                         net (fo=1, routed)           5.039     6.247    gpioA_iobuf[12]/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.287     9.534 r  gpioA_iobuf[12]/OBUFT/O
                         net (fo=1, unset)            0.000     9.534    gpioA[12]
    K16                                                               r  gpioA[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            gpioA[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.280ns  (logic 3.785ns (36.822%)  route 6.495ns (63.178%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.412    -0.768    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X53Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.379    -0.389 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_dir_reg[23]/Q
                         net (fo=2, routed)           0.664     0.276    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_o_oe[23]
    SLICE_X53Y105        LUT1 (Prop_lut1_I0_O)        0.105     0.381 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/gpioA_iobuf[23]_i_1/O
                         net (fo=1, routed)           5.830     6.211    gpioA_iobuf[23]/T
    E19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.301     9.512 r  gpioA_iobuf[23]/OBUFT/O
                         net (fo=1, unset)            0.000     9.512    gpioA[23]
    E19                                                               r  gpioA[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/fifo_tx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.071ns  (logic 1.274ns (12.650%)  route 8.797ns (87.350%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.530    -0.649    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/clk_out2
    SLICE_X79Y95         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDPE (Prop_fdpe_C_Q)         0.348    -0.301 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=107, routed)         1.484     1.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]_0
    SLICE_X75Y113        LUT6 (Prop_lut6_I5_O)        0.242     1.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_9__3/O
                         net (fo=2, routed)           0.657     2.082    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_9__3_n_0
    SLICE_X74Y110        LUT5 (Prop_lut5_I0_O)        0.105     2.187 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_3__14/O
                         net (fo=3, routed)           0.987     3.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_4
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.105     3.279 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[34]_i_10__0/O
                         net (fo=7, routed)           0.622     3.900    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_2
    SLICE_X70Y104        LUT5 (Prop_lut5_I0_O)        0.105     4.005 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[7]_i_2__9/O
                         net (fo=5, routed)           0.771     4.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/regs_q_reg[31]_0
    SLICE_X66Y101        LUT2 (Prop_lut2_I1_O)        0.264     5.040 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/fifo_tx_data_reg[7]_i_3/O
                         net (fo=39, routed)          3.458     8.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/regs_q_reg[79]
    SLICE_X38Y82         LUT5 (Prop_lut5_I0_O)        0.105     8.603 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/fifo_tx_data_reg[4]_i_1/O
                         net (fo=5, routed)           0.819     9.422    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart2_apb_icb_cmd_wdata[4]
    SLICE_X30Y76         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/fifo_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/fifo_tx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.024ns  (logic 1.274ns (12.710%)  route 8.750ns (87.290%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.505    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.325    -3.819 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559    -2.260    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.179 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.530    -0.649    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/clk_out2
    SLICE_X79Y95         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDPE (Prop_fdpe_C_Q)         0.348    -0.301 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q
                         net (fo=107, routed)         1.484     1.183    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[5]_0
    SLICE_X75Y113        LUT6 (Prop_lut6_I5_O)        0.242     1.425 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_9__3/O
                         net (fo=2, routed)           0.657     2.082    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[12]_i_9__3_n_0
    SLICE_X74Y110        LUT5 (Prop_lut5_I0_O)        0.105     2.187 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[4]_i_3__14/O
                         net (fo=3, routed)           0.987     3.174    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[0]_rep__1_4
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.105     3.279 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[34]_i_10__0/O
                         net (fo=7, routed)           0.622     3.900    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]_2
    SLICE_X70Y104        LUT5 (Prop_lut5_I0_O)        0.105     4.005 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r[7]_i_2__9/O
                         net (fo=5, routed)           0.771     4.776    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/regs_q_reg[31]_0
    SLICE_X66Y101        LUT2 (Prop_lut2_I1_O)        0.264     5.040 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/fifo_tx_data_reg[7]_i_3/O
                         net (fo=39, routed)          2.989     8.029    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/regs_q_reg[79]
    SLICE_X44Y80         LUT5 (Prop_lut5_I0_O)        0.105     8.134 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/fifo_tx_data_reg[7]_i_1/O
                         net (fo=5, routed)           1.241     9.375    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart2_apb_icb_cmd_wdata[7]
    SLICE_X34Y78         LDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/fifo_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.502ns  (logic 0.304ns (60.606%)  route 0.198ns (39.394%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.263    -1.246    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_out2
    SLICE_X85Y124        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDCE (Prop_fdce_C_Q)         0.304    -0.942 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[21]/Q
                         net (fo=1, routed)           0.198    -0.745    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[19]
    SLICE_X86Y124        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.502ns  (logic 0.304ns (60.606%)  route 0.198ns (39.394%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.264    -1.245    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_out2
    SLICE_X85Y123        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.304    -0.941 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[22]/Q
                         net (fo=1, routed)           0.198    -0.744    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[20]
    SLICE_X86Y123        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.517ns  (logic 0.304ns (58.751%)  route 0.213ns (41.249%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.263    -1.246    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_out2
    SLICE_X85Y124        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDCE (Prop_fdce_C_Q)         0.304    -0.942 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[32]/Q
                         net (fo=1, routed)           0.213    -0.729    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[30]
    SLICE_X86Y124        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.515ns  (logic 0.304ns (58.979%)  route 0.211ns (41.021%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.281    -1.228    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_out2
    SLICE_X91Y121        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y121        FDCE (Prop_fdce_C_Q)         0.304    -0.924 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[15]/Q
                         net (fo=1, routed)           0.211    -0.713    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[13]
    SLICE_X91Y120        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.537ns  (logic 0.347ns (64.670%)  route 0.190ns (35.330%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.266    -1.243    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_out2
    SLICE_X84Y121        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDCE (Prop_fdce_C_Q)         0.347    -0.896 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[18]/Q
                         net (fo=1, routed)           0.190    -0.707    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[16]
    SLICE_X85Y121        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.542ns  (logic 0.304ns (56.038%)  route 0.238ns (43.962%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.263    -1.246    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_out2
    SLICE_X85Y124        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDCE (Prop_fdce_C_Q)         0.304    -0.942 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[33]/Q
                         net (fo=1, routed)           0.238    -0.704    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[31]
    SLICE_X86Y124        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.560ns  (logic 0.347ns (61.916%)  route 0.213ns (38.084%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.268    -1.241    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_out2
    SLICE_X84Y120        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDCE (Prop_fdce_C_Q)         0.347    -0.894 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[5]/Q
                         net (fo=1, routed)           0.213    -0.681    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[3]
    SLICE_X85Y121        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.573ns  (logic 0.319ns (55.683%)  route 0.254ns (44.317%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.278    -1.231    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/clk_out2
    SLICE_X88Y127        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDCE (Prop_fdce_C_Q)         0.319    -0.912 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/i_rdy_dfflr/qout_r_reg[0]/Q
                         net (fo=4, routed)           0.254    -0.658    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/dtm_req_ready
    SLICE_X90Y127        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.619ns  (logic 0.304ns (49.074%)  route 0.315ns (50.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.264    -1.245    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_out2
    SLICE_X85Y123        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.304    -0.941 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.315    -0.626    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[22]
    SLICE_X86Y123        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.620ns  (logic 0.304ns (49.019%)  route 0.316ns (50.981%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.264    -1.245    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/clk_out2
    SLICE_X85Y123        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.304    -0.941 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/dat_dfflr/qout_r_reg[2]/Q
                         net (fo=1, routed)           0.316    -0.625    dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[35]_0[0]
    SLICE_X86Y123        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_rx/buf_dat_dfflr/qout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mmcm
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.156ns  (logic 0.081ns (2.566%)  route 3.075ns (97.434%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm fall edge)
                                                      5.000     5.000 f  
    W19                                               0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.440     6.440 f  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.505    ip_mmcm/inst/clk_in1_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.325     1.181 f  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.559     2.740    ip_mmcm/inst/clkfbout_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.821 f  ip_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.517     4.337    ip_mmcm/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mmcm'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.979ns  (logic 0.077ns (2.584%)  route 2.902ns (97.415%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clkfbout_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.415    -1.094    ip_mmcm/inst/clkfbout_buf_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            pmu_padrst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.013ns  (logic 3.824ns (47.724%)  route 4.189ns (52.276%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541     4.902    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_2/lfextclk
    SLICE_X70Y62         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y62         FDCE (Prop_fdce_C_Q)         0.433     5.335 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_2/q_reg/Q
                         net (fo=2, routed)           0.767     6.102    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_1
    SLICE_X70Y69         LUT1 (Prop_lut1_I0_O)        0.105     6.207 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/pmu_padrst_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.422     9.629    pmu_padrst_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.286    12.915 r  pmu_padrst_OBUF_inst/O
                         net (fo=0)                   0.000    12.915    pmu_padrst
    V15                                                               r  pmu_padrst (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            pmu_paden
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.934ns  (logic 3.824ns (48.196%)  route 4.110ns (51.804%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.542     4.903    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_1/lfextclk
    SLICE_X70Y60         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.433     5.336 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_1/q_reg/Q
                         net (fo=2, routed)           0.622     5.958    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_0
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.105     6.063 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/pmu_paden_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.488     9.551    pmu_paden_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.286    12.837 r  pmu_paden_OBUF_inst/O
                         net (fo=0)                   0.000    12.837    pmu_paden
    U15                                                               r  pmu_paden (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.609ns  (logic 0.484ns (10.501%)  route 4.125ns (89.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541     4.902    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341     7.622    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105     7.727 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          1.784     9.511    dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/corerst
    SLICE_X92Y126        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.609ns  (logic 0.484ns (10.501%)  route 4.125ns (89.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541     4.902    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341     7.622    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105     7.727 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          1.784     9.511    dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_1/corerst
    SLICE_X92Y126        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.609ns  (logic 0.484ns (10.501%)  route 4.125ns (89.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.280    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.361 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.541     4.902    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.379     5.281 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          2.341     7.622    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.105     7.727 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          1.784     9.511    dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_2/corerst
    SLICE_X92Y126        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 0.186ns (7.818%)  route 2.193ns (92.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.917     4.025    dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/corerst
    SLICE_X92Y126        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 0.186ns (7.818%)  route 2.193ns (92.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.917     4.025    dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_1/corerst
    SLICE_X92Y126        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 0.186ns (7.818%)  route 2.193ns (92.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/lfextclk
    SLICE_X67Y63         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_3/q_reg/Q
                         net (fo=53, routed)          1.276     3.063    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_2
    SLICE_X78Y83         LUT1 (Prop_lut1_I0_O)        0.045     3.108 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/q_i_1/O
                         net (fo=24, routed)          0.917     4.025    dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_2/corerst
    SLICE_X92Y126        FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_jtag_ResetCatchAndSync_3_1/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_1/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            pmu_paden
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.244ns  (logic 1.450ns (44.712%)  route 1.793ns (55.288%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.641     1.647    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_1/lfextclk
    SLICE_X70Y60         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y60         FDCE (Prop_fdce_C_Q)         0.164     1.811 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_1/q_reg/Q
                         net (fo=2, routed)           0.254     2.065    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_0
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.110 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/pmu_paden_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.539     3.649    pmu_paden_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.241     4.890 r  pmu_paden_OBUF_inst/O
                         net (fo=0)                   0.000     4.890    pmu_paden
    U15                                                               r  pmu_paden (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_2/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Destination:            pmu_padrst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.450ns (44.119%)  route 1.837ns (55.881%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.289     0.289 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.980    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.006 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.640     1.646    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_2/lfextclk
    SLICE_X70Y62         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y62         FDCE (Prop_fdce_C_Q)         0.164     1.810 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1/reg_2/q_reg/Q
                         net (fo=2, routed)           0.317     2.127    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/AsyncResetRegVec_1_1_n_1
    SLICE_X70Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.172 r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/pmu_padrst_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.520     3.692    pmu_padrst_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.241     4.933 r  pmu_padrst_OBUF_inst/O
                         net (fo=0)                   0.000     4.933    pmu_padrst
    V15                                                               r  pmu_padrst (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_mmcm

Max Delay           495 Endpoints
Min Delay           495 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpioA[2]
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.962ns  (logic 1.425ns (20.473%)  route 5.537ns (79.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B13                                               0.000     0.000 r  gpioA[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_iobuf[2]/IO
    B13                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  gpioA_iobuf[2]/IBUF/O
                         net (fo=1, routed)           5.537     6.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[31]_0[2]
    SLICE_X60Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.299    -1.210    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X60Y100        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[2]/C

Slack:                    inf
  Source:                 gpioA[25]
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.915ns  (logic 1.402ns (20.279%)  route 5.513ns (79.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  gpioA[25] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_iobuf[25]/IO
    D17                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  gpioA_iobuf[25]/IBUF/O
                         net (fo=1, routed)           5.513     6.915    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[31]_0[25]
    SLICE_X61Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.298    -1.211    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X61Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[25]/C

Slack:                    inf
  Source:                 qspi0_pullup[3]/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.859ns  (logic 1.607ns (23.436%)  route 5.251ns (76.564%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                  PULLUP                       0.000     0.000 r  qspi0_pullup[3]/O
                         net (fo=2, routed)           0.000     0.000    qspi0_iobuf[3]/IO
    U16                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  qspi0_iobuf[3]/IBUF/O
                         net (fo=1, routed)           4.693     6.091    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/O[3]
    SLICE_X88Y110        LUT6 (Prop_lut6_I4_O)        0.105     6.196 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[3]_i_4/O
                         net (fo=1, routed)           0.558     6.754    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[3]_i_4_n_0
    SLICE_X89Y110        LUT6 (Prop_lut6_I3_O)        0.105     6.859 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     6.859    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[3]_i_1_n_0
    SLICE_X89Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.288    -1.221    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X89Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[3]/C

Slack:                    inf
  Source:                 qspi0_pullup[0]/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.510ns  (logic 1.633ns (25.085%)  route 4.877ns (74.915%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                  PULLUP                       0.000     0.000 r  qspi0_pullup[0]/O
                         net (fo=2, routed)           0.000     0.000    qspi0_iobuf[0]/IO
    T15                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  qspi0_iobuf[0]/IBUF/O
                         net (fo=1, routed)           4.537     5.960    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/O[0]
    SLICE_X88Y110        LUT6 (Prop_lut6_I0_O)        0.105     6.065 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[0]_i_3/O
                         net (fo=1, routed)           0.340     6.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[0]_i_3_n_0
    SLICE_X90Y110        LUT6 (Prop_lut6_I1_O)        0.105     6.510 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     6.510    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[0]_i_1_n_0
    SLICE_X90Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.291    -1.218    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X90Y110        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[0]/C

Slack:                    inf
  Source:                 qspi0_pullup[1]/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.504ns  (logic 1.635ns (25.139%)  route 4.869ns (74.861%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                  PULLUP                       0.000     0.000 r  qspi0_pullup[1]/O
                         net (fo=2, routed)           0.000     0.000    qspi0_iobuf[1]/IO
    T14                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  qspi0_iobuf[1]/IBUF/O
                         net (fo=2, routed)           4.158     5.583    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/O[1]
    SLICE_X88Y108        LUT6 (Prop_lut6_I5_O)        0.105     5.688 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[1]_i_3/O
                         net (fo=1, routed)           0.711     6.399    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[1]_i_3_n_0
    SLICE_X89Y108        LUT6 (Prop_lut6_I1_O)        0.105     6.504 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     6.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[1]_i_1_n_0
    SLICE_X89Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.289    -1.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X89Y108        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[1]/C

Slack:                    inf
  Source:                 gpioA[22]
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.457ns  (logic 1.402ns (21.714%)  route 5.055ns (78.286%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  gpioA[22] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_iobuf[22]/IO
    F18                  IBUF (Prop_ibuf_I_O)         1.402     1.402 r  gpioA_iobuf[22]/IBUF/O
                         net (fo=1, routed)           5.055     6.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[31]_0[22]
    SLICE_X51Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.302    -1.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X51Y104        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[22]/C

Slack:                    inf
  Source:                 gpioA[18]
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.375ns (21.539%)  route 5.008ns (78.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  gpioA[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_iobuf[18]/IO
    F15                  IBUF (Prop_ibuf_I_O)         1.375     1.375 r  gpioA_iobuf[18]/IBUF/O
                         net (fo=1, routed)           5.008     6.383    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[31]_0[18]
    SLICE_X57Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.435    -1.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X57Y87         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[18]/C

Slack:                    inf
  Source:                 qspi0_pullup[2]/O
                            (internal pin)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.216ns  (logic 1.606ns (25.842%)  route 4.610ns (74.158%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                  PULLUP                       0.000     0.000 r  qspi0_pullup[2]/O
                         net (fo=2, routed)           0.000     0.000    qspi0_iobuf[2]/IO
    T16                  IBUF (Prop_ibuf_I_O)         1.396     1.396 r  qspi0_iobuf[2]/IBUF/O
                         net (fo=1, routed)           4.497     5.893    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/O[2]
    SLICE_X89Y109        LUT6 (Prop_lut6_I4_O)        0.105     5.998 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[2]_i_3/O
                         net (fo=1, routed)           0.113     6.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[2]_i_3_n_0
    SLICE_X89Y109        LUT6 (Prop_lut6_I3_O)        0.105     6.216 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     6.216    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer[2]_i_1_n_0
    SLICE_X89Y109        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.289    -1.220    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X89Y109        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/buffer_reg[2]/C

Slack:                    inf
  Source:                 gpioA[0]
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 1.400ns (22.622%)  route 4.788ns (77.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 r  gpioA[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_iobuf[0]/IO
    E13                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  gpioA_iobuf[0]/IBUF/O
                         net (fo=1, routed)           4.788     6.188    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[31]_0[0]
    SLICE_X53Y102        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.302    -1.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X53Y102        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[0]/C

Slack:                    inf
  Source:                 gpioA[23]
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.149ns  (logic 1.400ns (22.770%)  route 4.749ns (77.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  gpioA[23] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gpioA_iobuf[23]/IO
    E19                  IBUF (Prop_ibuf_I_O)         1.400     1.400 r  gpioA_iobuf[23]/IBUF/O
                         net (fo=1, routed)           4.749     6.149    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[31]_0[23]
    SLICE_X47Y102        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.374     1.374 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.378    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.451    -4.074 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    -2.586    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.509 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       1.302    -1.207    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/clk_out2
    SLICE_X47Y102        FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.856%)  route 0.095ns (40.144%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[23]/C
    SLICE_X87Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[23]/Q
                         net (fo=1, routed)           0.095     0.236    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[23]
    SLICE_X85Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.820    -0.967    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X85Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[23]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.226%)  route 0.101ns (41.774%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y128        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[3]/C
    SLICE_X86Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[3]/Q
                         net (fo=1, routed)           0.101     0.242    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[3]
    SLICE_X85Y128        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.824    -0.963    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X85Y128        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[3]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.218%)  route 0.101ns (41.782%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y128        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[26]/C
    SLICE_X86Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[26]/Q
                         net (fo=1, routed)           0.101     0.242    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[26]
    SLICE_X85Y128        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.824    -0.963    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X85Y128        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[26]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[27]/C
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[27]/Q
                         net (fo=1, routed)           0.108     0.249    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[27]
    SLICE_X84Y119        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.826    -0.961    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X84Y119        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[27]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.049%)  route 0.111ns (43.951%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[18]/C
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[18]/Q
                         net (fo=1, routed)           0.111     0.252    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[18]
    SLICE_X84Y119        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.826    -0.961    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X84Y119        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[18]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.720%)  route 0.117ns (45.280%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y128        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[32]/C
    SLICE_X86Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[32]/Q
                         net (fo=1, routed)           0.117     0.258    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[32]
    SLICE_X87Y128        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.824    -0.963    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X87Y128        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[32]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.614%)  route 0.117ns (45.386%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y125        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]/C
    SLICE_X89Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[40]/Q
                         net (fo=1, routed)           0.117     0.258    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[40]
    SLICE_X91Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.831    -0.956    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X91Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.302%)  route 0.110ns (42.698%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y119        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[17]/C
    SLICE_X92Y119        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[17]/Q
                         net (fo=1, routed)           0.110     0.258    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[17]
    SLICE_X92Y118        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.841    -0.946    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X92Y118        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[17]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.188%)  route 0.111ns (42.812%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y119        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[30]/C
    SLICE_X92Y119        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[30]/Q
                         net (fo=1, routed)           0.111     0.259    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[30]
    SLICE_X92Y118        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.841    -0.946    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X92Y118        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[30]/C

Slack:                    inf
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[37]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.820%)  route 0.131ns (48.180%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y125        FDCE                         0.000     0.000 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[37]/C
    SLICE_X93Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/u_e203_subsys_top/u_sirv_debug_module/jtag_dtm_gen.u_sirv_jtag_dtm/u_jtag2debug_cdc_tx/dat_dfflr/qout_r_reg[37]/Q
                         net (fo=1, routed)           0.131     0.272    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[40]_1[37]
    SLICE_X91Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.355    -2.410 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.815    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=11542, routed)       0.831    -0.956    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X91Y125        FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[37]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mcu_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.052ns  (logic 1.549ns (21.963%)  route 5.504ns (78.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  mcu_rst (IN)
                         net (fo=0)                   0.000     0.000    mcu_rst
    P20                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  mcu_rst_IBUF_inst/O
                         net (fo=3, routed)           3.912     5.335    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/mcu_rst_IBUF
    SLICE_X64Y102        LUT3 (Prop_lut3_I1_O)        0.126     5.461 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_i_1__7/O
                         net (fo=3, routed)           1.592     7.052    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_2
    SLICE_X64Y68         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.121    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.198 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.423     4.621    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C

Slack:                    inf
  Source:                 mcu_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.052ns  (logic 1.549ns (21.963%)  route 5.504ns (78.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  mcu_rst (IN)
                         net (fo=0)                   0.000     0.000    mcu_rst
    P20                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  mcu_rst_IBUF_inst/O
                         net (fo=3, routed)           3.912     5.335    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/mcu_rst_IBUF
    SLICE_X64Y102        LUT3 (Prop_lut3_I1_O)        0.126     5.461 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_i_1__7/O
                         net (fo=3, routed)           1.592     7.052    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg_2
    SLICE_X64Y68         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.121    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.198 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.423     4.621    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg/C

Slack:                    inf
  Source:                 mcu_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.052ns  (logic 1.549ns (21.963%)  route 5.504ns (78.037%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  mcu_rst (IN)
                         net (fo=0)                   0.000     0.000    mcu_rst
    P20                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  mcu_rst_IBUF_inst/O
                         net (fo=3, routed)           3.912     5.335    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/mcu_rst_IBUF
    SLICE_X64Y102        LUT3 (Prop_lut3_I1_O)        0.126     5.461 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_i_1__7/O
                         net (fo=3, routed)           1.592     7.052    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg_1
    SLICE_X64Y68         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.121    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.198 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.423     4.621    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg/C

Slack:                    inf
  Source:                 mcu_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_r_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.817ns  (logic 1.528ns (22.414%)  route 5.289ns (77.586%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  mcu_rst (IN)
                         net (fo=0)                   0.000     0.000    mcu_rst
    P20                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  mcu_rst_IBUF_inst/O
                         net (fo=3, routed)           3.912     5.335    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/mcu_rst_IBUF
    SLICE_X64Y102        LUT2 (Prop_lut2_I1_O)        0.105     5.440 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_i_1/O
                         net (fo=2, routed)           1.377     6.817    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst
    SLICE_X65Y68         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.121    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.198 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.423     4.621    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X65Y68         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_r_reg/C

Slack:                    inf
  Source:                 mcu_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.817ns  (logic 1.528ns (22.414%)  route 5.289ns (77.586%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  mcu_rst (IN)
                         net (fo=0)                   0.000     0.000    mcu_rst
    P20                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  mcu_rst_IBUF_inst/O
                         net (fo=3, routed)           3.912     5.335    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/mcu_rst_IBUF
    SLICE_X64Y102        LUT2 (Prop_lut2_I1_O)        0.105     5.440 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_i_1/O
                         net (fo=2, routed)           1.377     6.817    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst
    SLICE_X65Y68         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.121    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.198 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.423     4.621    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X65Y68         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_reg/C

Slack:                    inf
  Source:                 mcu_wakeup
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_8_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.683ns  (logic 1.379ns (29.450%)  route 3.304ns (70.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  mcu_wakeup (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_dwakeup_n/IO
    N15                  IBUF (Prop_ibuf_I_O)         1.379     1.379 r  IOBUF_dwakeup_n/IBUF/O
                         net (fo=1, routed)           3.304     4.683    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/iobuf_dwakeup_o
    SLICE_X70Y71         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.121    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.198 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         1.415     4.613    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/lfextclk
    SLICE_X70Y71         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_8_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mcu_wakeup
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_8_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.216ns (10.367%)  route 1.870ns (89.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  mcu_wakeup (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_dwakeup_n/IO
    N15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  IOBUF_dwakeup_n/IBUF/O
                         net (fo=1, routed)           1.870     2.086    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/iobuf_dwakeup_o
    SLICE_X70Y71         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.906     2.162    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/lfextclk
    SLICE_X70Y71         FDRE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/dwakeup_deglitch/T_8_reg/C

Slack:                    inf
  Source:                 fpga_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_r_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.043ns  (logic 0.204ns (6.690%)  route 2.839ns (93.310%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  fpga_rst (IN)
                         net (fo=0)                   0.000     0.000    fpga_rst
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  fpga_rst_IBUF_inst/O
                         net (fo=3, routed)           2.161     2.320    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/fpga_rst_IBUF
    SLICE_X64Y102        LUT2 (Prop_lut2_I0_O)        0.045     2.365 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_i_1/O
                         net (fo=2, routed)           0.678     3.043    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst
    SLICE_X65Y68         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.912     2.168    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X65Y68         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_r_reg/C

Slack:                    inf
  Source:                 fpga_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.043ns  (logic 0.204ns (6.690%)  route 2.839ns (93.310%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  fpga_rst (IN)
                         net (fo=0)                   0.000     0.000    fpga_rst
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  fpga_rst_IBUF_inst/O
                         net (fo=3, routed)           2.161     2.320    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/fpga_rst_IBUF
    SLICE_X64Y102        LUT2 (Prop_lut2_I0_O)        0.045     2.365 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_i_1/O
                         net (fo=2, routed)           0.678     3.043    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst
    SLICE_X65Y68         FDPE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.912     2.168    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/lfextclk
    SLICE_X65Y68         FDPE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/u_sirv_pmu/erst_reset_r_reg/C

Slack:                    inf
  Source:                 fpga_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.147ns  (logic 0.204ns (6.469%)  route 2.943ns (93.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  fpga_rst (IN)
                         net (fo=0)                   0.000     0.000    fpga_rst
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  fpga_rst_IBUF_inst/O
                         net (fo=3, routed)           2.161     2.320    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/fpga_rst_IBUF
    SLICE_X64Y102        LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_i_1__7/O
                         net (fo=3, routed)           0.782     3.147    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg_2
    SLICE_X64Y68         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.912     2.168    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_0/q_reg/C

Slack:                    inf
  Source:                 fpga_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.147ns  (logic 0.204ns (6.469%)  route 2.943ns (93.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  fpga_rst (IN)
                         net (fo=0)                   0.000     0.000    fpga_rst
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  fpga_rst_IBUF_inst/O
                         net (fo=3, routed)           2.161     2.320    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/fpga_rst_IBUF
    SLICE_X64Y102        LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_i_1__7/O
                         net (fo=3, routed)           0.782     3.147    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg_2
    SLICE_X64Y68         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.912     2.168    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_1/q_reg/C

Slack:                    inf
  Source:                 fpga_rst
                            (input port)
  Destination:            dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15258.791ns period=30517.582ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.147ns  (logic 0.204ns (6.469%)  route 2.943ns (93.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  fpga_rst (IN)
                         net (fo=0)                   0.000     0.000    fpga_rst
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  fpga_rst_IBUF_inst/O
                         net (fo=3, routed)           2.161     2.320    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/fpga_rst_IBUF
    SLICE_X64Y102        LUT3 (Prop_lut3_I0_O)        0.045     2.365 f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/u_sirv_aon/wdog/AsyncResetRegVec_6_1/reg_0/q_i_1__7/O
                         net (fo=3, routed)           0.782     3.147    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg_1
    SLICE_X64Y68         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  CLK32768KHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK32768KHZ
    Y18                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  CLK32768KHZ_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.227    CLK32768KHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.256 r  CLK32768KHZ_IBUF_BUFG_inst/O
                         net (fo=991, routed)         0.912     2.168    dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/lfextclk
    SLICE_X64Y68         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_aon_top/u_sirv_aon_wrapper/aonrst_catch/reset_n_catch_reg/reg_2/q_reg/C





