-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tiled_conv is
generic (
    C_M_AXI_FM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_FM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_FM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_FM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_WT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_WT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_WT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_WT_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_FM_USER_VALUE : INTEGER := 0;
    C_M_AXI_FM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_FM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_WT_USER_VALUE : INTEGER := 0;
    C_M_AXI_WT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_WT_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_fm_AWVALID : OUT STD_LOGIC;
    m_axi_fm_AWREADY : IN STD_LOGIC;
    m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ADDR_WIDTH-1 downto 0);
    m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_AWUSER_WIDTH-1 downto 0);
    m_axi_fm_WVALID : OUT STD_LOGIC;
    m_axi_fm_WREADY : IN STD_LOGIC;
    m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH-1 downto 0);
    m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH/8-1 downto 0);
    m_axi_fm_WLAST : OUT STD_LOGIC;
    m_axi_fm_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_WUSER_WIDTH-1 downto 0);
    m_axi_fm_ARVALID : OUT STD_LOGIC;
    m_axi_fm_ARREADY : IN STD_LOGIC;
    m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ADDR_WIDTH-1 downto 0);
    m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_FM_ARUSER_WIDTH-1 downto 0);
    m_axi_fm_RVALID : IN STD_LOGIC;
    m_axi_fm_RREADY : OUT STD_LOGIC;
    m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_FM_DATA_WIDTH-1 downto 0);
    m_axi_fm_RLAST : IN STD_LOGIC;
    m_axi_fm_RID : IN STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FM_RUSER_WIDTH-1 downto 0);
    m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BVALID : IN STD_LOGIC;
    m_axi_fm_BREADY : OUT STD_LOGIC;
    m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_fm_BID : IN STD_LOGIC_VECTOR (C_M_AXI_FM_ID_WIDTH-1 downto 0);
    m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_FM_BUSER_WIDTH-1 downto 0);
    m_axi_wt_AWVALID : OUT STD_LOGIC;
    m_axi_wt_AWREADY : IN STD_LOGIC;
    m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ADDR_WIDTH-1 downto 0);
    m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_AWUSER_WIDTH-1 downto 0);
    m_axi_wt_WVALID : OUT STD_LOGIC;
    m_axi_wt_WREADY : IN STD_LOGIC;
    m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH-1 downto 0);
    m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH/8-1 downto 0);
    m_axi_wt_WLAST : OUT STD_LOGIC;
    m_axi_wt_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_WUSER_WIDTH-1 downto 0);
    m_axi_wt_ARVALID : OUT STD_LOGIC;
    m_axi_wt_ARREADY : IN STD_LOGIC;
    m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ADDR_WIDTH-1 downto 0);
    m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WT_ARUSER_WIDTH-1 downto 0);
    m_axi_wt_RVALID : IN STD_LOGIC;
    m_axi_wt_RREADY : OUT STD_LOGIC;
    m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_WT_DATA_WIDTH-1 downto 0);
    m_axi_wt_RLAST : IN STD_LOGIC;
    m_axi_wt_RID : IN STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WT_RUSER_WIDTH-1 downto 0);
    m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BVALID : IN STD_LOGIC;
    m_axi_wt_BREADY : OUT STD_LOGIC;
    m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_wt_BID : IN STD_LOGIC_VECTOR (C_M_AXI_WT_ID_WIDTH-1 downto 0);
    m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_WT_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of tiled_conv is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "tiled_conv_tiled_conv,hls_ip_2022_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.691000,HLS_SYN_LAT=142082049,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=40329,HLS_SYN_LUT=15574,HLS_VERSION=2022_1_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv11_200 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_const_lv9_17 : STD_LOGIC_VECTOR (8 downto 0) := "000010111";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv11_2DF : STD_LOGIC_VECTOR (10 downto 0) := "01011011111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_2E : STD_LOGIC_VECTOR (10 downto 0) := "00000101110";
    constant ap_const_lv11_7FD : STD_LOGIC_VECTOR (10 downto 0) := "11111111101";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_weights : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_bias : STD_LOGIC_VECTOR (63 downto 0);
    signal output_feature_map : STD_LOGIC_VECTOR (63 downto 0);
    signal output_feature_map_read_reg_1187 : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_bias_read_reg_1193 : STD_LOGIC_VECTOR (63 downto 0);
    signal layer_weights_read_reg_1198 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_feature_map_read_reg_1203 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln130_fu_680_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln130_reg_1223 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln46_1_fu_686_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln46_1_reg_1228 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln130_6_fu_692_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln130_6_reg_1233 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln62_1_fu_706_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln62_1_reg_1241 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln65_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_1246 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln62_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_1_fu_727_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln39_1_reg_1257 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln39_fu_747_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln39_reg_1264 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_1095_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln39_reg_1274 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln24_fu_802_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln24_reg_1279 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln24_1_fu_868_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln24_1_reg_1287 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln24_2_fu_882_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln24_2_reg_1293 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln24_3_fu_898_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln24_3_reg_1298 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln65_fu_906_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln65_reg_1304 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln65_fu_910_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln65_reg_1310 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln78_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_1315 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mid129_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mid129_reg_1319 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_39_fu_929_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_39_reg_1324 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal empty_40_fu_932_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_40_reg_1331 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_935_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln_reg_1335 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal shl_ln130_mid_fu_943_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln130_mid_reg_1340 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln130_1_mid_fu_951_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln130_1_mid_reg_1345 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln130_15_fu_968_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln130_15_reg_1350 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_reg_1355 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal conv_bias_buf_pong_V_0_1_load_1_reg_1359 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_pong_V_1_1_load_1_reg_1364 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_pong_V_2_1_load_1_reg_1369 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_pong_V_3_1_load_1_reg_1374 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_579_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln114_reg_1379 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_bias_buf_pong_V_0_1_load_reg_1384 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal conv_bias_buf_pong_V_1_1_load_reg_1389 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_pong_V_2_1_load_reg_1394 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_pong_V_3_1_load_reg_1399 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln114_1_fu_1055_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln114_1_reg_1404 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal shl_ln130_2_mid_fu_1063_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln130_2_mid_reg_1409 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln130_3_mid_fu_1071_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln130_3_mid_reg_1414 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln130_13_fu_1088_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln130_13_reg_1419 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln140_reg_1424 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal add_ln141_reg_1428 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_in_buf_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_in_buf_V_ce0 : STD_LOGIC;
    signal conv_in_buf_V_we0 : STD_LOGIC;
    signal conv_in_buf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_in_buf_V_ce1 : STD_LOGIC;
    signal conv_in_buf_V_we1 : STD_LOGIC;
    signal conv_in_buf_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_in_buf_V_1_ce0 : STD_LOGIC;
    signal conv_in_buf_V_1_we0 : STD_LOGIC;
    signal conv_in_buf_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_in_buf_V_1_ce1 : STD_LOGIC;
    signal conv_in_buf_V_1_we1 : STD_LOGIC;
    signal conv_in_buf_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_in_buf_V_2_ce0 : STD_LOGIC;
    signal conv_in_buf_V_2_we0 : STD_LOGIC;
    signal conv_in_buf_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_in_buf_V_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_in_buf_V_2_ce1 : STD_LOGIC;
    signal conv_in_buf_V_2_we1 : STD_LOGIC;
    signal conv_in_buf_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_ping_V_ce0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_we0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_ce1 : STD_LOGIC;
    signal conv_wt_buf_ping_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_ping_V_1_ce0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_1_we0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_1_ce1 : STD_LOGIC;
    signal conv_wt_buf_ping_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_ping_V_2_ce0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_2_we0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_2_ce1 : STD_LOGIC;
    signal conv_wt_buf_ping_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_ping_V_3_ce0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_3_we0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_3_ce1 : STD_LOGIC;
    signal conv_wt_buf_ping_V_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_ping_V_4_ce0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_4_we0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_4_ce1 : STD_LOGIC;
    signal conv_wt_buf_ping_V_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_ping_V_5_ce0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_5_we0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_5_ce1 : STD_LOGIC;
    signal conv_wt_buf_ping_V_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_ping_V_6_ce0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_6_we0 : STD_LOGIC;
    signal conv_wt_buf_ping_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_ping_V_6_ce1 : STD_LOGIC;
    signal conv_wt_buf_ping_V_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_pong_V_ce0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_we0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_ce1 : STD_LOGIC;
    signal conv_wt_buf_pong_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_pong_V_1_ce0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_1_we0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_1_ce1 : STD_LOGIC;
    signal conv_wt_buf_pong_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_pong_V_2_ce0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_2_we0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_2_ce1 : STD_LOGIC;
    signal conv_wt_buf_pong_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_pong_V_3_ce0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_3_we0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_3_ce1 : STD_LOGIC;
    signal conv_wt_buf_pong_V_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_pong_V_4_ce0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_4_we0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_4_ce1 : STD_LOGIC;
    signal conv_wt_buf_pong_V_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_pong_V_5_ce0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_5_we0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_5_ce1 : STD_LOGIC;
    signal conv_wt_buf_pong_V_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_wt_buf_pong_V_6_ce0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_6_we0 : STD_LOGIC;
    signal conv_wt_buf_pong_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_wt_buf_pong_V_6_ce1 : STD_LOGIC;
    signal conv_wt_buf_pong_V_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv_out_buf_V_ce0 : STD_LOGIC;
    signal conv_out_buf_V_we0 : STD_LOGIC;
    signal conv_out_buf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv_out_buf_V_1_ce0 : STD_LOGIC;
    signal conv_out_buf_V_1_we0 : STD_LOGIC;
    signal conv_out_buf_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv_out_buf_V_2_ce0 : STD_LOGIC;
    signal conv_out_buf_V_2_we0 : STD_LOGIC;
    signal conv_out_buf_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_out_buf_V_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv_out_buf_V_3_ce0 : STD_LOGIC;
    signal conv_out_buf_V_3_we0 : STD_LOGIC;
    signal conv_out_buf_V_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_done : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_idle : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_ready : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWVALID : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WVALID : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WLAST : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARVALID : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_RREADY : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_BREADY : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce1 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we1 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce1 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we1 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce1 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we1 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_ap_start : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_ap_done : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_ap_idle : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_ap_ready : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0 : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WLAST : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARVALID : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_RREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_BREADY : STD_LOGIC;
    signal grp_load_layer_params_from_DRAM_fu_440_kernel_group : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_layer_params_from_DRAM_fu_440_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_ap_start : STD_LOGIC;
    signal grp_conv_7x7_fu_465_ap_done : STD_LOGIC;
    signal grp_conv_7x7_fu_465_ap_idle : STD_LOGIC;
    signal grp_conv_7x7_fu_465_ap_ready : STD_LOGIC;
    signal grp_conv_7x7_fu_465_Y_buf_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_7x7_fu_465_Y_buf_0_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_Y_buf_0_we0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_Y_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_Y_buf_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_7x7_fu_465_Y_buf_1_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_Y_buf_1_we0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_Y_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_Y_buf_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_7x7_fu_465_Y_buf_2_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_Y_buf_2_we0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_Y_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_Y_buf_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv_7x7_fu_465_Y_buf_3_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_Y_buf_3_we0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_Y_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_X_buf_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_7x7_fu_465_X_buf_0_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_X_buf_0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_7x7_fu_465_X_buf_0_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_X_buf_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_7x7_fu_465_X_buf_1_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_X_buf_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_7x7_fu_465_X_buf_1_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_X_buf_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_7x7_fu_465_X_buf_2_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_X_buf_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_7x7_fu_465_X_buf_2_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_0_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_0_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_1_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_1_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_2_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_2_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_3_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_3_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_4_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_4_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_5_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_5_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_6_ce0 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_conv_7x7_fu_465_W_buf_6_ce1 : STD_LOGIC;
    signal grp_conv_7x7_fu_465_W_buf_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_7x7_fu_465_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_idle : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_ready : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWVALID : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WVALID : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WLAST : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARVALID : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_RREADY : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_BREADY : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_idle : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_ready : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWVALID : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WVALID : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WLAST : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARVALID : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_RREADY : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_BREADY : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_ce0 : STD_LOGIC;
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_ce0 : STD_LOGIC;
    signal fm_AWVALID : STD_LOGIC;
    signal fm_AWREADY : STD_LOGIC;
    signal fm_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal fm_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal fm_WVALID : STD_LOGIC;
    signal fm_WREADY : STD_LOGIC;
    signal fm_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal fm_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal fm_ARVALID : STD_LOGIC;
    signal fm_ARREADY : STD_LOGIC;
    signal fm_RVALID : STD_LOGIC;
    signal fm_RREADY : STD_LOGIC;
    signal fm_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal fm_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal fm_BVALID : STD_LOGIC;
    signal fm_BREADY : STD_LOGIC;
    signal wt_AWREADY : STD_LOGIC;
    signal wt_WREADY : STD_LOGIC;
    signal wt_ARVALID : STD_LOGIC;
    signal wt_ARREADY : STD_LOGIC;
    signal wt_RVALID : STD_LOGIC;
    signal wt_RREADY : STD_LOGIC;
    signal wt_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal wt_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal wt_BVALID : STD_LOGIC;
    signal conv_bias_buf_ping_V_3_3_reg_323 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal conv_bias_buf_ping_V_2_3_reg_333 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_1_3_reg_343 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_0_3_reg_353 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_3_5_reg_363 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_predicate_op176_call_state10 : BOOLEAN;
    signal ap_predicate_op186_call_state10 : BOOLEAN;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_2_5_reg_379 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_1_5_reg_395 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_0_5_reg_411 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_load_layer_params_from_DRAM_fu_440_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv_7x7_fu_465_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg : STD_LOGIC := '0';
    signal grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg : STD_LOGIC := '0';
    signal tk_fu_148 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln75_fu_995_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tj_fu_152 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten166_fu_156 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln65_1_fu_1006_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ti_fu_160 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten253_fu_164 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_bias_buf_pong_V_0_1_fu_168 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_pong_V_1_1_fu_172 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_pong_V_2_1_fu_176 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_pong_V_3_1_fu_180 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_0_2_fu_184 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_1_2_fu_188 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_2_2_fu_192 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_bias_buf_ping_V_3_2_fu_196 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_fu_628_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl3_fu_640_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_fu_632_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_656_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_668_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln130_fu_676_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast18_fu_664_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl2_cast_fu_652_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl3_cast_fu_648_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln62_fu_715_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln39_fu_747_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln39_fu_747_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln75_fu_779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln39_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_fu_738_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln39_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln24_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln65_fu_791_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_42_fu_810_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl3_mid1_fu_822_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_mid1_fu_814_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_mid_fu_838_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_mid1_fu_850_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln130_4_fu_858_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_cast18_mid1_fu_846_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln130_1_fu_862_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln39_2_fu_756_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl2_cast_mid1_fu_834_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl3_cast_mid1_fu_830_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln46_fu_876_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln39_3_fu_762_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln130_6_mid1_fu_890_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln39_4_fu_768_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln130_14_fu_963_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln125_3_fu_959_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln65_1_fu_1000_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln130_8_fu_1083_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln125_2_fu_1079_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1095_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1095_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1095_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal grp_fu_1095_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln39_fu_747_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fm_AWVALID : OUT STD_LOGIC;
        m_axi_fm_AWREADY : IN STD_LOGIC;
        m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WVALID : OUT STD_LOGIC;
        m_axi_fm_WREADY : IN STD_LOGIC;
        m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_WLAST : OUT STD_LOGIC;
        m_axi_fm_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARVALID : OUT STD_LOGIC;
        m_axi_fm_ARREADY : IN STD_LOGIC;
        m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RVALID : IN STD_LOGIC;
        m_axi_fm_RREADY : OUT STD_LOGIC;
        m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_RLAST : IN STD_LOGIC;
        m_axi_fm_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BVALID : IN STD_LOGIC;
        m_axi_fm_BREADY : OUT STD_LOGIC;
        m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        add_ln39 : IN STD_LOGIC_VECTOR (10 downto 0);
        input_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        p_mid129 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_in_buf_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_in_buf_V_ce0 : OUT STD_LOGIC;
        conv_in_buf_V_we0 : OUT STD_LOGIC;
        conv_in_buf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_in_buf_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_in_buf_V_ce1 : OUT STD_LOGIC;
        conv_in_buf_V_we1 : OUT STD_LOGIC;
        conv_in_buf_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_in_buf_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_in_buf_V_1_ce0 : OUT STD_LOGIC;
        conv_in_buf_V_1_we0 : OUT STD_LOGIC;
        conv_in_buf_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_in_buf_V_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_in_buf_V_1_ce1 : OUT STD_LOGIC;
        conv_in_buf_V_1_we1 : OUT STD_LOGIC;
        conv_in_buf_V_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_in_buf_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_in_buf_V_2_ce0 : OUT STD_LOGIC;
        conv_in_buf_V_2_we0 : OUT STD_LOGIC;
        conv_in_buf_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        conv_in_buf_V_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_in_buf_V_2_ce1 : OUT STD_LOGIC;
        conv_in_buf_V_2_we1 : OUT STD_LOGIC;
        conv_in_buf_V_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        select_ln24_2 : IN STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component tiled_conv_load_layer_params_from_DRAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_buf_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_0_ce0 : OUT STD_LOGIC;
        weight_buf_0_we0 : OUT STD_LOGIC;
        weight_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_1_ce0 : OUT STD_LOGIC;
        weight_buf_1_we0 : OUT STD_LOGIC;
        weight_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_2_ce0 : OUT STD_LOGIC;
        weight_buf_2_we0 : OUT STD_LOGIC;
        weight_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_3_ce0 : OUT STD_LOGIC;
        weight_buf_3_we0 : OUT STD_LOGIC;
        weight_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_4_ce0 : OUT STD_LOGIC;
        weight_buf_4_we0 : OUT STD_LOGIC;
        weight_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_5_ce0 : OUT STD_LOGIC;
        weight_buf_5_we0 : OUT STD_LOGIC;
        weight_buf_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        weight_buf_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        weight_buf_6_ce0 : OUT STD_LOGIC;
        weight_buf_6_we0 : OUT STD_LOGIC;
        weight_buf_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_AWVALID : OUT STD_LOGIC;
        m_axi_wt_AWREADY : IN STD_LOGIC;
        m_axi_wt_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WVALID : OUT STD_LOGIC;
        m_axi_wt_WREADY : IN STD_LOGIC;
        m_axi_wt_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_WLAST : OUT STD_LOGIC;
        m_axi_wt_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARVALID : OUT STD_LOGIC;
        m_axi_wt_ARREADY : IN STD_LOGIC;
        m_axi_wt_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_wt_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_wt_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_wt_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_wt_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RVALID : IN STD_LOGIC;
        m_axi_wt_RREADY : OUT STD_LOGIC;
        m_axi_wt_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_wt_RLAST : IN STD_LOGIC;
        m_axi_wt_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_wt_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BVALID : IN STD_LOGIC;
        m_axi_wt_BREADY : OUT STD_LOGIC;
        m_axi_wt_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_wt_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_wt_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        weights : IN STD_LOGIC_VECTOR (63 downto 0);
        bias : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_group : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_7x7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Y_buf_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        Y_buf_0_ce0 : OUT STD_LOGIC;
        Y_buf_0_we0 : OUT STD_LOGIC;
        Y_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_buf_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        Y_buf_1_ce0 : OUT STD_LOGIC;
        Y_buf_1_we0 : OUT STD_LOGIC;
        Y_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_buf_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        Y_buf_2_ce0 : OUT STD_LOGIC;
        Y_buf_2_we0 : OUT STD_LOGIC;
        Y_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        Y_buf_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        Y_buf_3_ce0 : OUT STD_LOGIC;
        Y_buf_3_we0 : OUT STD_LOGIC;
        Y_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        X_buf_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        X_buf_0_ce0 : OUT STD_LOGIC;
        X_buf_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        X_buf_0_ce1 : OUT STD_LOGIC;
        X_buf_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        X_buf_1_ce0 : OUT STD_LOGIC;
        X_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        X_buf_1_ce1 : OUT STD_LOGIC;
        X_buf_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        X_buf_2_ce0 : OUT STD_LOGIC;
        X_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        X_buf_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        X_buf_2_ce1 : OUT STD_LOGIC;
        X_buf_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_0_ce0 : OUT STD_LOGIC;
        W_buf_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_0_ce1 : OUT STD_LOGIC;
        W_buf_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_1_ce0 : OUT STD_LOGIC;
        W_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_1_ce1 : OUT STD_LOGIC;
        W_buf_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_2_ce0 : OUT STD_LOGIC;
        W_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_2_ce1 : OUT STD_LOGIC;
        W_buf_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_3_ce0 : OUT STD_LOGIC;
        W_buf_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_3_ce1 : OUT STD_LOGIC;
        W_buf_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_4_ce0 : OUT STD_LOGIC;
        W_buf_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_4_ce1 : OUT STD_LOGIC;
        W_buf_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_5_ce0 : OUT STD_LOGIC;
        W_buf_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_5_ce1 : OUT STD_LOGIC;
        W_buf_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_6_ce0 : OUT STD_LOGIC;
        W_buf_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        W_buf_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        W_buf_6_ce1 : OUT STD_LOGIC;
        W_buf_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fm_AWVALID : OUT STD_LOGIC;
        m_axi_fm_AWREADY : IN STD_LOGIC;
        m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WVALID : OUT STD_LOGIC;
        m_axi_fm_WREADY : IN STD_LOGIC;
        m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_WLAST : OUT STD_LOGIC;
        m_axi_fm_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARVALID : OUT STD_LOGIC;
        m_axi_fm_ARREADY : IN STD_LOGIC;
        m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RVALID : IN STD_LOGIC;
        m_axi_fm_RREADY : OUT STD_LOGIC;
        m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_RLAST : IN STD_LOGIC;
        m_axi_fm_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BVALID : IN STD_LOGIC;
        m_axi_fm_BREADY : OUT STD_LOGIC;
        m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        shl_ln : IN STD_LOGIC_VECTOR (5 downto 0);
        output_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        mul_ln39 : IN STD_LOGIC_VECTOR (8 downto 0);
        select_ln24_3 : IN STD_LOGIC_VECTOR (10 downto 0);
        shl_ln130_mid : IN STD_LOGIC_VECTOR (18 downto 0);
        zext_ln125_3 : IN STD_LOGIC_VECTOR (16 downto 0);
        zext_ln130_7 : IN STD_LOGIC_VECTOR (18 downto 0);
        conv_out_buf_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv_out_buf_V_ce0 : OUT STD_LOGIC;
        conv_out_buf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_out_buf_V_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv_out_buf_V_1_ce0 : OUT STD_LOGIC;
        conv_out_buf_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_out_buf_V_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv_out_buf_V_2_ce0 : OUT STD_LOGIC;
        conv_out_buf_V_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_out_buf_V_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv_out_buf_V_3_ce0 : OUT STD_LOGIC;
        conv_out_buf_V_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        select_ln24_1 : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_fm_AWVALID : OUT STD_LOGIC;
        m_axi_fm_AWREADY : IN STD_LOGIC;
        m_axi_fm_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WVALID : OUT STD_LOGIC;
        m_axi_fm_WREADY : IN STD_LOGIC;
        m_axi_fm_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_WLAST : OUT STD_LOGIC;
        m_axi_fm_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARVALID : OUT STD_LOGIC;
        m_axi_fm_ARREADY : IN STD_LOGIC;
        m_axi_fm_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_fm_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_fm_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_fm_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_fm_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RVALID : IN STD_LOGIC;
        m_axi_fm_RREADY : OUT STD_LOGIC;
        m_axi_fm_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_fm_RLAST : IN STD_LOGIC;
        m_axi_fm_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_fm_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BVALID : IN STD_LOGIC;
        m_axi_fm_BREADY : OUT STD_LOGIC;
        m_axi_fm_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_fm_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_fm_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        shl_ln114_1 : IN STD_LOGIC_VECTOR (5 downto 0);
        output_feature_map : IN STD_LOGIC_VECTOR (63 downto 0);
        mul_ln39 : IN STD_LOGIC_VECTOR (8 downto 0);
        select_ln24_3 : IN STD_LOGIC_VECTOR (10 downto 0);
        shl_ln130_2_mid : IN STD_LOGIC_VECTOR (18 downto 0);
        zext_ln125_2 : IN STD_LOGIC_VECTOR (16 downto 0);
        zext_ln130_6 : IN STD_LOGIC_VECTOR (18 downto 0);
        conv_out_buf_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv_out_buf_V_ce0 : OUT STD_LOGIC;
        conv_out_buf_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_out_buf_V_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv_out_buf_V_1_ce0 : OUT STD_LOGIC;
        conv_out_buf_V_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_out_buf_V_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv_out_buf_V_2_ce0 : OUT STD_LOGIC;
        conv_out_buf_V_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        conv_out_buf_V_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv_out_buf_V_3_ce0 : OUT STD_LOGIC;
        conv_out_buf_V_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        select_ln24_1 : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component tiled_conv_mul_5ns_6ns_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component tiled_conv_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer_weights : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer_bias : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_feature_map : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component tiled_conv_fm_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component tiled_conv_wt_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    conv_in_buf_V_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2392,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_address0,
        ce0 => conv_in_buf_V_ce0,
        we0 => conv_in_buf_V_we0,
        d0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d0,
        q0 => conv_in_buf_V_q0,
        address1 => conv_in_buf_V_address1,
        ce1 => conv_in_buf_V_ce1,
        we1 => conv_in_buf_V_we1,
        d1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d1,
        q1 => conv_in_buf_V_q1);

    conv_in_buf_V_1_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2392,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_1_address0,
        ce0 => conv_in_buf_V_1_ce0,
        we0 => conv_in_buf_V_1_we0,
        d0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d0,
        q0 => conv_in_buf_V_1_q0,
        address1 => conv_in_buf_V_1_address1,
        ce1 => conv_in_buf_V_1_ce1,
        we1 => conv_in_buf_V_1_we1,
        d1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d1,
        q1 => conv_in_buf_V_1_q1);

    conv_in_buf_V_2_U : component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2392,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_in_buf_V_2_address0,
        ce0 => conv_in_buf_V_2_ce0,
        we0 => conv_in_buf_V_2_we0,
        d0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d0,
        q0 => conv_in_buf_V_2_q0,
        address1 => conv_in_buf_V_2_address1,
        ce1 => conv_in_buf_V_2_ce1,
        we1 => conv_in_buf_V_2_we1,
        d1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d1,
        q1 => conv_in_buf_V_2_q1);

    conv_wt_buf_ping_V_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_ping_V_address0,
        ce0 => conv_wt_buf_ping_V_ce0,
        we0 => conv_wt_buf_ping_V_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_d0,
        q0 => conv_wt_buf_ping_V_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_0_address1,
        ce1 => conv_wt_buf_ping_V_ce1,
        q1 => conv_wt_buf_ping_V_q1);

    conv_wt_buf_ping_V_1_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_ping_V_1_address0,
        ce0 => conv_wt_buf_ping_V_1_ce0,
        we0 => conv_wt_buf_ping_V_1_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_d0,
        q0 => conv_wt_buf_ping_V_1_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_1_address1,
        ce1 => conv_wt_buf_ping_V_1_ce1,
        q1 => conv_wt_buf_ping_V_1_q1);

    conv_wt_buf_ping_V_2_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_ping_V_2_address0,
        ce0 => conv_wt_buf_ping_V_2_ce0,
        we0 => conv_wt_buf_ping_V_2_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_d0,
        q0 => conv_wt_buf_ping_V_2_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_2_address1,
        ce1 => conv_wt_buf_ping_V_2_ce1,
        q1 => conv_wt_buf_ping_V_2_q1);

    conv_wt_buf_ping_V_3_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_ping_V_3_address0,
        ce0 => conv_wt_buf_ping_V_3_ce0,
        we0 => conv_wt_buf_ping_V_3_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_d0,
        q0 => conv_wt_buf_ping_V_3_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_3_address1,
        ce1 => conv_wt_buf_ping_V_3_ce1,
        q1 => conv_wt_buf_ping_V_3_q1);

    conv_wt_buf_ping_V_4_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_ping_V_4_address0,
        ce0 => conv_wt_buf_ping_V_4_ce0,
        we0 => conv_wt_buf_ping_V_4_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_d0,
        q0 => conv_wt_buf_ping_V_4_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_4_address1,
        ce1 => conv_wt_buf_ping_V_4_ce1,
        q1 => conv_wt_buf_ping_V_4_q1);

    conv_wt_buf_ping_V_5_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_ping_V_5_address0,
        ce0 => conv_wt_buf_ping_V_5_ce0,
        we0 => conv_wt_buf_ping_V_5_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_d0,
        q0 => conv_wt_buf_ping_V_5_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_5_address1,
        ce1 => conv_wt_buf_ping_V_5_ce1,
        q1 => conv_wt_buf_ping_V_5_q1);

    conv_wt_buf_ping_V_6_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_ping_V_6_address0,
        ce0 => conv_wt_buf_ping_V_6_ce0,
        we0 => conv_wt_buf_ping_V_6_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_d0,
        q0 => conv_wt_buf_ping_V_6_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_6_address1,
        ce1 => conv_wt_buf_ping_V_6_ce1,
        q1 => conv_wt_buf_ping_V_6_q1);

    conv_wt_buf_pong_V_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_pong_V_address0,
        ce0 => conv_wt_buf_pong_V_ce0,
        we0 => conv_wt_buf_pong_V_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_d0,
        q0 => conv_wt_buf_pong_V_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_0_address1,
        ce1 => conv_wt_buf_pong_V_ce1,
        q1 => conv_wt_buf_pong_V_q1);

    conv_wt_buf_pong_V_1_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_pong_V_1_address0,
        ce0 => conv_wt_buf_pong_V_1_ce0,
        we0 => conv_wt_buf_pong_V_1_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_d0,
        q0 => conv_wt_buf_pong_V_1_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_1_address1,
        ce1 => conv_wt_buf_pong_V_1_ce1,
        q1 => conv_wt_buf_pong_V_1_q1);

    conv_wt_buf_pong_V_2_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_pong_V_2_address0,
        ce0 => conv_wt_buf_pong_V_2_ce0,
        we0 => conv_wt_buf_pong_V_2_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_d0,
        q0 => conv_wt_buf_pong_V_2_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_2_address1,
        ce1 => conv_wt_buf_pong_V_2_ce1,
        q1 => conv_wt_buf_pong_V_2_q1);

    conv_wt_buf_pong_V_3_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_pong_V_3_address0,
        ce0 => conv_wt_buf_pong_V_3_ce0,
        we0 => conv_wt_buf_pong_V_3_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_d0,
        q0 => conv_wt_buf_pong_V_3_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_3_address1,
        ce1 => conv_wt_buf_pong_V_3_ce1,
        q1 => conv_wt_buf_pong_V_3_q1);

    conv_wt_buf_pong_V_4_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_pong_V_4_address0,
        ce0 => conv_wt_buf_pong_V_4_ce0,
        we0 => conv_wt_buf_pong_V_4_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_d0,
        q0 => conv_wt_buf_pong_V_4_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_4_address1,
        ce1 => conv_wt_buf_pong_V_4_ce1,
        q1 => conv_wt_buf_pong_V_4_q1);

    conv_wt_buf_pong_V_5_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_pong_V_5_address0,
        ce0 => conv_wt_buf_pong_V_5_ce0,
        we0 => conv_wt_buf_pong_V_5_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_d0,
        q0 => conv_wt_buf_pong_V_5_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_5_address1,
        ce1 => conv_wt_buf_pong_V_5_ce1,
        q1 => conv_wt_buf_pong_V_5_q1);

    conv_wt_buf_pong_V_6_U : component tiled_conv_conv_wt_buf_ping_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_wt_buf_pong_V_6_address0,
        ce0 => conv_wt_buf_pong_V_6_ce0,
        we0 => conv_wt_buf_pong_V_6_we0,
        d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_d0,
        q0 => conv_wt_buf_pong_V_6_q0,
        address1 => grp_conv_7x7_fu_465_W_buf_6_address1,
        ce1 => conv_wt_buf_pong_V_6_ce1,
        q1 => conv_wt_buf_pong_V_6_q1);

    conv_out_buf_V_U : component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 460,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_out_buf_V_address0,
        ce0 => conv_out_buf_V_ce0,
        we0 => conv_out_buf_V_we0,
        d0 => conv_out_buf_V_d0,
        q0 => conv_out_buf_V_q0);

    conv_out_buf_V_1_U : component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 460,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_out_buf_V_1_address0,
        ce0 => conv_out_buf_V_1_ce0,
        we0 => conv_out_buf_V_1_we0,
        d0 => grp_conv_7x7_fu_465_Y_buf_1_d0,
        q0 => conv_out_buf_V_1_q0);

    conv_out_buf_V_2_U : component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 460,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_out_buf_V_2_address0,
        ce0 => conv_out_buf_V_2_ce0,
        we0 => conv_out_buf_V_2_we0,
        d0 => grp_conv_7x7_fu_465_Y_buf_2_d0,
        q0 => conv_out_buf_V_2_q0);

    conv_out_buf_V_3_U : component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 460,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_out_buf_V_3_address0,
        ce0 => conv_out_buf_V_3_ce0,
        we0 => conv_out_buf_V_3_we0,
        d0 => grp_conv_7x7_fu_465_Y_buf_3_d0,
        q0 => conv_out_buf_V_3_q0);

    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427 : component tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start,
        ap_done => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_done,
        ap_idle => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_idle,
        ap_ready => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_ready,
        m_axi_fm_AWVALID => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWVALID,
        m_axi_fm_AWREADY => ap_const_logic_0,
        m_axi_fm_AWADDR => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWADDR,
        m_axi_fm_AWID => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWID,
        m_axi_fm_AWLEN => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWPROT,
        m_axi_fm_AWQOS => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWQOS,
        m_axi_fm_AWREGION => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWREGION,
        m_axi_fm_AWUSER => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_AWUSER,
        m_axi_fm_WVALID => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WVALID,
        m_axi_fm_WREADY => ap_const_logic_0,
        m_axi_fm_WDATA => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WDATA,
        m_axi_fm_WSTRB => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WSTRB,
        m_axi_fm_WLAST => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WLAST,
        m_axi_fm_WID => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WID,
        m_axi_fm_WUSER => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_WUSER,
        m_axi_fm_ARVALID => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARVALID,
        m_axi_fm_ARREADY => fm_ARREADY,
        m_axi_fm_ARADDR => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARADDR,
        m_axi_fm_ARID => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARID,
        m_axi_fm_ARLEN => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARPROT,
        m_axi_fm_ARQOS => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARQOS,
        m_axi_fm_ARREGION => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARREGION,
        m_axi_fm_ARUSER => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARUSER,
        m_axi_fm_RVALID => fm_RVALID,
        m_axi_fm_RREADY => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_RREADY,
        m_axi_fm_RDATA => fm_RDATA,
        m_axi_fm_RLAST => ap_const_logic_0,
        m_axi_fm_RID => ap_const_lv1_0,
        m_axi_fm_RFIFONUM => fm_RFIFONUM,
        m_axi_fm_RUSER => ap_const_lv1_0,
        m_axi_fm_RRESP => ap_const_lv2_0,
        m_axi_fm_BVALID => ap_const_logic_0,
        m_axi_fm_BREADY => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_BREADY,
        m_axi_fm_BRESP => ap_const_lv2_0,
        m_axi_fm_BID => ap_const_lv1_0,
        m_axi_fm_BUSER => ap_const_lv1_0,
        add_ln39 => add_ln39_reg_1274,
        input_feature_map => input_feature_map_read_reg_1203,
        p_mid129 => p_mid129_reg_1319,
        conv_in_buf_V_address0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address0,
        conv_in_buf_V_ce0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce0,
        conv_in_buf_V_we0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we0,
        conv_in_buf_V_d0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d0,
        conv_in_buf_V_address1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address1,
        conv_in_buf_V_ce1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce1,
        conv_in_buf_V_we1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we1,
        conv_in_buf_V_d1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_d1,
        conv_in_buf_V_1_address0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address0,
        conv_in_buf_V_1_ce0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce0,
        conv_in_buf_V_1_we0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we0,
        conv_in_buf_V_1_d0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d0,
        conv_in_buf_V_1_address1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address1,
        conv_in_buf_V_1_ce1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce1,
        conv_in_buf_V_1_we1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we1,
        conv_in_buf_V_1_d1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_d1,
        conv_in_buf_V_2_address0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address0,
        conv_in_buf_V_2_ce0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce0,
        conv_in_buf_V_2_we0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we0,
        conv_in_buf_V_2_d0 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d0,
        conv_in_buf_V_2_address1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address1,
        conv_in_buf_V_2_ce1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce1,
        conv_in_buf_V_2_we1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we1,
        conv_in_buf_V_2_d1 => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_d1,
        select_ln24_2 => select_ln24_2_reg_1293);

    grp_load_layer_params_from_DRAM_fu_440 : component tiled_conv_load_layer_params_from_DRAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_load_layer_params_from_DRAM_fu_440_ap_start,
        ap_done => grp_load_layer_params_from_DRAM_fu_440_ap_done,
        ap_idle => grp_load_layer_params_from_DRAM_fu_440_ap_idle,
        ap_ready => grp_load_layer_params_from_DRAM_fu_440_ap_ready,
        weight_buf_0_address0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0,
        weight_buf_0_ce0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0,
        weight_buf_0_we0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0,
        weight_buf_0_d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_d0,
        weight_buf_1_address0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0,
        weight_buf_1_ce0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0,
        weight_buf_1_we0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0,
        weight_buf_1_d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_d0,
        weight_buf_2_address0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0,
        weight_buf_2_ce0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0,
        weight_buf_2_we0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0,
        weight_buf_2_d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_d0,
        weight_buf_3_address0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0,
        weight_buf_3_ce0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0,
        weight_buf_3_we0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0,
        weight_buf_3_d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_d0,
        weight_buf_4_address0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0,
        weight_buf_4_ce0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0,
        weight_buf_4_we0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0,
        weight_buf_4_d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_d0,
        weight_buf_5_address0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0,
        weight_buf_5_ce0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0,
        weight_buf_5_we0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0,
        weight_buf_5_d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_d0,
        weight_buf_6_address0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0,
        weight_buf_6_ce0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0,
        weight_buf_6_we0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0,
        weight_buf_6_d0 => grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_d0,
        p_read => grp_load_layer_params_from_DRAM_fu_440_p_read,
        p_read1 => grp_load_layer_params_from_DRAM_fu_440_p_read1,
        p_read2 => grp_load_layer_params_from_DRAM_fu_440_p_read2,
        p_read3 => grp_load_layer_params_from_DRAM_fu_440_p_read3,
        m_axi_wt_AWVALID => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWVALID,
        m_axi_wt_AWREADY => ap_const_logic_0,
        m_axi_wt_AWADDR => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWADDR,
        m_axi_wt_AWID => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWID,
        m_axi_wt_AWLEN => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWPROT,
        m_axi_wt_AWQOS => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWQOS,
        m_axi_wt_AWREGION => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWREGION,
        m_axi_wt_AWUSER => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_AWUSER,
        m_axi_wt_WVALID => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WVALID,
        m_axi_wt_WREADY => ap_const_logic_0,
        m_axi_wt_WDATA => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WDATA,
        m_axi_wt_WSTRB => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WSTRB,
        m_axi_wt_WLAST => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WLAST,
        m_axi_wt_WID => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WID,
        m_axi_wt_WUSER => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_WUSER,
        m_axi_wt_ARVALID => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARVALID,
        m_axi_wt_ARREADY => wt_ARREADY,
        m_axi_wt_ARADDR => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARADDR,
        m_axi_wt_ARID => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARID,
        m_axi_wt_ARLEN => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARPROT,
        m_axi_wt_ARQOS => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARQOS,
        m_axi_wt_ARREGION => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARREGION,
        m_axi_wt_ARUSER => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARUSER,
        m_axi_wt_RVALID => wt_RVALID,
        m_axi_wt_RREADY => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_RREADY,
        m_axi_wt_RDATA => wt_RDATA,
        m_axi_wt_RLAST => ap_const_logic_0,
        m_axi_wt_RID => ap_const_lv1_0,
        m_axi_wt_RFIFONUM => wt_RFIFONUM,
        m_axi_wt_RUSER => ap_const_lv1_0,
        m_axi_wt_RRESP => ap_const_lv2_0,
        m_axi_wt_BVALID => ap_const_logic_0,
        m_axi_wt_BREADY => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_BREADY,
        m_axi_wt_BRESP => ap_const_lv2_0,
        m_axi_wt_BID => ap_const_lv1_0,
        m_axi_wt_BUSER => ap_const_lv1_0,
        weights => layer_weights_read_reg_1198,
        bias => layer_bias_read_reg_1193,
        kernel_group => grp_load_layer_params_from_DRAM_fu_440_kernel_group,
        ap_return_0 => grp_load_layer_params_from_DRAM_fu_440_ap_return_0,
        ap_return_1 => grp_load_layer_params_from_DRAM_fu_440_ap_return_1,
        ap_return_2 => grp_load_layer_params_from_DRAM_fu_440_ap_return_2,
        ap_return_3 => grp_load_layer_params_from_DRAM_fu_440_ap_return_3);

    grp_conv_7x7_fu_465 : component tiled_conv_conv_7x7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_7x7_fu_465_ap_start,
        ap_done => grp_conv_7x7_fu_465_ap_done,
        ap_idle => grp_conv_7x7_fu_465_ap_idle,
        ap_ready => grp_conv_7x7_fu_465_ap_ready,
        Y_buf_0_address0 => grp_conv_7x7_fu_465_Y_buf_0_address0,
        Y_buf_0_ce0 => grp_conv_7x7_fu_465_Y_buf_0_ce0,
        Y_buf_0_we0 => grp_conv_7x7_fu_465_Y_buf_0_we0,
        Y_buf_0_d0 => grp_conv_7x7_fu_465_Y_buf_0_d0,
        Y_buf_1_address0 => grp_conv_7x7_fu_465_Y_buf_1_address0,
        Y_buf_1_ce0 => grp_conv_7x7_fu_465_Y_buf_1_ce0,
        Y_buf_1_we0 => grp_conv_7x7_fu_465_Y_buf_1_we0,
        Y_buf_1_d0 => grp_conv_7x7_fu_465_Y_buf_1_d0,
        Y_buf_2_address0 => grp_conv_7x7_fu_465_Y_buf_2_address0,
        Y_buf_2_ce0 => grp_conv_7x7_fu_465_Y_buf_2_ce0,
        Y_buf_2_we0 => grp_conv_7x7_fu_465_Y_buf_2_we0,
        Y_buf_2_d0 => grp_conv_7x7_fu_465_Y_buf_2_d0,
        Y_buf_3_address0 => grp_conv_7x7_fu_465_Y_buf_3_address0,
        Y_buf_3_ce0 => grp_conv_7x7_fu_465_Y_buf_3_ce0,
        Y_buf_3_we0 => grp_conv_7x7_fu_465_Y_buf_3_we0,
        Y_buf_3_d0 => grp_conv_7x7_fu_465_Y_buf_3_d0,
        X_buf_0_address0 => grp_conv_7x7_fu_465_X_buf_0_address0,
        X_buf_0_ce0 => grp_conv_7x7_fu_465_X_buf_0_ce0,
        X_buf_0_q0 => conv_in_buf_V_q0,
        X_buf_0_address1 => grp_conv_7x7_fu_465_X_buf_0_address1,
        X_buf_0_ce1 => grp_conv_7x7_fu_465_X_buf_0_ce1,
        X_buf_0_q1 => conv_in_buf_V_q1,
        X_buf_1_address0 => grp_conv_7x7_fu_465_X_buf_1_address0,
        X_buf_1_ce0 => grp_conv_7x7_fu_465_X_buf_1_ce0,
        X_buf_1_q0 => conv_in_buf_V_1_q0,
        X_buf_1_address1 => grp_conv_7x7_fu_465_X_buf_1_address1,
        X_buf_1_ce1 => grp_conv_7x7_fu_465_X_buf_1_ce1,
        X_buf_1_q1 => conv_in_buf_V_1_q1,
        X_buf_2_address0 => grp_conv_7x7_fu_465_X_buf_2_address0,
        X_buf_2_ce0 => grp_conv_7x7_fu_465_X_buf_2_ce0,
        X_buf_2_q0 => conv_in_buf_V_2_q0,
        X_buf_2_address1 => grp_conv_7x7_fu_465_X_buf_2_address1,
        X_buf_2_ce1 => grp_conv_7x7_fu_465_X_buf_2_ce1,
        X_buf_2_q1 => conv_in_buf_V_2_q1,
        W_buf_0_address0 => grp_conv_7x7_fu_465_W_buf_0_address0,
        W_buf_0_ce0 => grp_conv_7x7_fu_465_W_buf_0_ce0,
        W_buf_0_q0 => grp_conv_7x7_fu_465_W_buf_0_q0,
        W_buf_0_address1 => grp_conv_7x7_fu_465_W_buf_0_address1,
        W_buf_0_ce1 => grp_conv_7x7_fu_465_W_buf_0_ce1,
        W_buf_0_q1 => grp_conv_7x7_fu_465_W_buf_0_q1,
        W_buf_1_address0 => grp_conv_7x7_fu_465_W_buf_1_address0,
        W_buf_1_ce0 => grp_conv_7x7_fu_465_W_buf_1_ce0,
        W_buf_1_q0 => grp_conv_7x7_fu_465_W_buf_1_q0,
        W_buf_1_address1 => grp_conv_7x7_fu_465_W_buf_1_address1,
        W_buf_1_ce1 => grp_conv_7x7_fu_465_W_buf_1_ce1,
        W_buf_1_q1 => grp_conv_7x7_fu_465_W_buf_1_q1,
        W_buf_2_address0 => grp_conv_7x7_fu_465_W_buf_2_address0,
        W_buf_2_ce0 => grp_conv_7x7_fu_465_W_buf_2_ce0,
        W_buf_2_q0 => grp_conv_7x7_fu_465_W_buf_2_q0,
        W_buf_2_address1 => grp_conv_7x7_fu_465_W_buf_2_address1,
        W_buf_2_ce1 => grp_conv_7x7_fu_465_W_buf_2_ce1,
        W_buf_2_q1 => grp_conv_7x7_fu_465_W_buf_2_q1,
        W_buf_3_address0 => grp_conv_7x7_fu_465_W_buf_3_address0,
        W_buf_3_ce0 => grp_conv_7x7_fu_465_W_buf_3_ce0,
        W_buf_3_q0 => grp_conv_7x7_fu_465_W_buf_3_q0,
        W_buf_3_address1 => grp_conv_7x7_fu_465_W_buf_3_address1,
        W_buf_3_ce1 => grp_conv_7x7_fu_465_W_buf_3_ce1,
        W_buf_3_q1 => grp_conv_7x7_fu_465_W_buf_3_q1,
        W_buf_4_address0 => grp_conv_7x7_fu_465_W_buf_4_address0,
        W_buf_4_ce0 => grp_conv_7x7_fu_465_W_buf_4_ce0,
        W_buf_4_q0 => grp_conv_7x7_fu_465_W_buf_4_q0,
        W_buf_4_address1 => grp_conv_7x7_fu_465_W_buf_4_address1,
        W_buf_4_ce1 => grp_conv_7x7_fu_465_W_buf_4_ce1,
        W_buf_4_q1 => grp_conv_7x7_fu_465_W_buf_4_q1,
        W_buf_5_address0 => grp_conv_7x7_fu_465_W_buf_5_address0,
        W_buf_5_ce0 => grp_conv_7x7_fu_465_W_buf_5_ce0,
        W_buf_5_q0 => grp_conv_7x7_fu_465_W_buf_5_q0,
        W_buf_5_address1 => grp_conv_7x7_fu_465_W_buf_5_address1,
        W_buf_5_ce1 => grp_conv_7x7_fu_465_W_buf_5_ce1,
        W_buf_5_q1 => grp_conv_7x7_fu_465_W_buf_5_q1,
        W_buf_6_address0 => grp_conv_7x7_fu_465_W_buf_6_address0,
        W_buf_6_ce0 => grp_conv_7x7_fu_465_W_buf_6_ce0,
        W_buf_6_q0 => grp_conv_7x7_fu_465_W_buf_6_q0,
        W_buf_6_address1 => grp_conv_7x7_fu_465_W_buf_6_address1,
        W_buf_6_ce1 => grp_conv_7x7_fu_465_W_buf_6_ce1,
        W_buf_6_q1 => grp_conv_7x7_fu_465_W_buf_6_q1,
        p_read => grp_conv_7x7_fu_465_p_read,
        p_read1 => grp_conv_7x7_fu_465_p_read1,
        p_read2 => grp_conv_7x7_fu_465_p_read2,
        p_read3 => grp_conv_7x7_fu_465_p_read3);

    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491 : component tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start,
        ap_done => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done,
        ap_idle => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_idle,
        ap_ready => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_ready,
        m_axi_fm_AWVALID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWVALID,
        m_axi_fm_AWREADY => fm_AWREADY,
        m_axi_fm_AWADDR => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWADDR,
        m_axi_fm_AWID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWID,
        m_axi_fm_AWLEN => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWPROT,
        m_axi_fm_AWQOS => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWQOS,
        m_axi_fm_AWREGION => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWREGION,
        m_axi_fm_AWUSER => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWUSER,
        m_axi_fm_WVALID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WVALID,
        m_axi_fm_WREADY => fm_WREADY,
        m_axi_fm_WDATA => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WDATA,
        m_axi_fm_WSTRB => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WSTRB,
        m_axi_fm_WLAST => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WLAST,
        m_axi_fm_WID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WID,
        m_axi_fm_WUSER => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WUSER,
        m_axi_fm_ARVALID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARVALID,
        m_axi_fm_ARREADY => ap_const_logic_0,
        m_axi_fm_ARADDR => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARADDR,
        m_axi_fm_ARID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARID,
        m_axi_fm_ARLEN => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARPROT,
        m_axi_fm_ARQOS => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARQOS,
        m_axi_fm_ARREGION => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARREGION,
        m_axi_fm_ARUSER => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_ARUSER,
        m_axi_fm_RVALID => ap_const_logic_0,
        m_axi_fm_RREADY => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_RREADY,
        m_axi_fm_RDATA => ap_const_lv16_0,
        m_axi_fm_RLAST => ap_const_logic_0,
        m_axi_fm_RID => ap_const_lv1_0,
        m_axi_fm_RFIFONUM => ap_const_lv10_0,
        m_axi_fm_RUSER => ap_const_lv1_0,
        m_axi_fm_RRESP => ap_const_lv2_0,
        m_axi_fm_BVALID => fm_BVALID,
        m_axi_fm_BREADY => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_BREADY,
        m_axi_fm_BRESP => ap_const_lv2_0,
        m_axi_fm_BID => ap_const_lv1_0,
        m_axi_fm_BUSER => ap_const_lv1_0,
        shl_ln => shl_ln_reg_1335,
        output_feature_map => output_feature_map_read_reg_1187,
        mul_ln39 => mul_ln39_reg_1264,
        select_ln24_3 => select_ln24_3_reg_1298,
        shl_ln130_mid => shl_ln130_mid_reg_1340,
        zext_ln125_3 => shl_ln130_1_mid_reg_1345,
        zext_ln130_7 => add_ln130_15_reg_1350,
        conv_out_buf_V_address0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_address0,
        conv_out_buf_V_ce0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_ce0,
        conv_out_buf_V_q0 => conv_out_buf_V_q0,
        conv_out_buf_V_1_address0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_address0,
        conv_out_buf_V_1_ce0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_ce0,
        conv_out_buf_V_1_q0 => conv_out_buf_V_1_q0,
        conv_out_buf_V_2_address0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_address0,
        conv_out_buf_V_2_ce0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_ce0,
        conv_out_buf_V_2_q0 => conv_out_buf_V_2_q0,
        conv_out_buf_V_3_address0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_address0,
        conv_out_buf_V_3_ce0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_ce0,
        conv_out_buf_V_3_q0 => conv_out_buf_V_3_q0,
        select_ln24_1 => select_ln24_1_reg_1287);

    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509 : component tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start,
        ap_done => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done,
        ap_idle => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_idle,
        ap_ready => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_ready,
        m_axi_fm_AWVALID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWVALID,
        m_axi_fm_AWREADY => fm_AWREADY,
        m_axi_fm_AWADDR => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWADDR,
        m_axi_fm_AWID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWID,
        m_axi_fm_AWLEN => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWPROT,
        m_axi_fm_AWQOS => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWQOS,
        m_axi_fm_AWREGION => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWREGION,
        m_axi_fm_AWUSER => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWUSER,
        m_axi_fm_WVALID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WVALID,
        m_axi_fm_WREADY => fm_WREADY,
        m_axi_fm_WDATA => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WDATA,
        m_axi_fm_WSTRB => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WSTRB,
        m_axi_fm_WLAST => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WLAST,
        m_axi_fm_WID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WID,
        m_axi_fm_WUSER => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WUSER,
        m_axi_fm_ARVALID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARVALID,
        m_axi_fm_ARREADY => ap_const_logic_0,
        m_axi_fm_ARADDR => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARADDR,
        m_axi_fm_ARID => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARID,
        m_axi_fm_ARLEN => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARPROT,
        m_axi_fm_ARQOS => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARQOS,
        m_axi_fm_ARREGION => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARREGION,
        m_axi_fm_ARUSER => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_ARUSER,
        m_axi_fm_RVALID => ap_const_logic_0,
        m_axi_fm_RREADY => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_RREADY,
        m_axi_fm_RDATA => ap_const_lv16_0,
        m_axi_fm_RLAST => ap_const_logic_0,
        m_axi_fm_RID => ap_const_lv1_0,
        m_axi_fm_RFIFONUM => ap_const_lv10_0,
        m_axi_fm_RUSER => ap_const_lv1_0,
        m_axi_fm_RRESP => ap_const_lv2_0,
        m_axi_fm_BVALID => fm_BVALID,
        m_axi_fm_BREADY => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_BREADY,
        m_axi_fm_BRESP => ap_const_lv2_0,
        m_axi_fm_BID => ap_const_lv1_0,
        m_axi_fm_BUSER => ap_const_lv1_0,
        shl_ln114_1 => shl_ln114_1_reg_1404,
        output_feature_map => output_feature_map_read_reg_1187,
        mul_ln39 => mul_ln39_reg_1264,
        select_ln24_3 => select_ln24_3_reg_1298,
        shl_ln130_2_mid => shl_ln130_2_mid_reg_1409,
        zext_ln125_2 => shl_ln130_3_mid_reg_1414,
        zext_ln130_6 => add_ln130_13_reg_1419,
        conv_out_buf_V_address0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_address0,
        conv_out_buf_V_ce0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_ce0,
        conv_out_buf_V_q0 => conv_out_buf_V_q0,
        conv_out_buf_V_1_address0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_address0,
        conv_out_buf_V_1_ce0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_ce0,
        conv_out_buf_V_1_q0 => conv_out_buf_V_1_q0,
        conv_out_buf_V_2_address0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_address0,
        conv_out_buf_V_2_ce0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_ce0,
        conv_out_buf_V_2_q0 => conv_out_buf_V_2_q0,
        conv_out_buf_V_3_address0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_address0,
        conv_out_buf_V_3_ce0 => grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_ce0,
        conv_out_buf_V_3_q0 => conv_out_buf_V_3_q0,
        select_ln24_1 => select_ln24_1_reg_1287);

    control_s_axi_U : component tiled_conv_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_feature_map => input_feature_map,
        layer_weights => layer_weights,
        layer_bias => layer_bias,
        output_feature_map => output_feature_map,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    fm_m_axi_U : component tiled_conv_fm_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 10,
        C_M_AXI_ID_WIDTH => C_M_AXI_FM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_FM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_FM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_FM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_FM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_FM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_FM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_FM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_FM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_FM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_FM_CACHE_VALUE,
        USER_DW => 16,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_fm_AWVALID,
        AWREADY => m_axi_fm_AWREADY,
        AWADDR => m_axi_fm_AWADDR,
        AWID => m_axi_fm_AWID,
        AWLEN => m_axi_fm_AWLEN,
        AWSIZE => m_axi_fm_AWSIZE,
        AWBURST => m_axi_fm_AWBURST,
        AWLOCK => m_axi_fm_AWLOCK,
        AWCACHE => m_axi_fm_AWCACHE,
        AWPROT => m_axi_fm_AWPROT,
        AWQOS => m_axi_fm_AWQOS,
        AWREGION => m_axi_fm_AWREGION,
        AWUSER => m_axi_fm_AWUSER,
        WVALID => m_axi_fm_WVALID,
        WREADY => m_axi_fm_WREADY,
        WDATA => m_axi_fm_WDATA,
        WSTRB => m_axi_fm_WSTRB,
        WLAST => m_axi_fm_WLAST,
        WID => m_axi_fm_WID,
        WUSER => m_axi_fm_WUSER,
        ARVALID => m_axi_fm_ARVALID,
        ARREADY => m_axi_fm_ARREADY,
        ARADDR => m_axi_fm_ARADDR,
        ARID => m_axi_fm_ARID,
        ARLEN => m_axi_fm_ARLEN,
        ARSIZE => m_axi_fm_ARSIZE,
        ARBURST => m_axi_fm_ARBURST,
        ARLOCK => m_axi_fm_ARLOCK,
        ARCACHE => m_axi_fm_ARCACHE,
        ARPROT => m_axi_fm_ARPROT,
        ARQOS => m_axi_fm_ARQOS,
        ARREGION => m_axi_fm_ARREGION,
        ARUSER => m_axi_fm_ARUSER,
        RVALID => m_axi_fm_RVALID,
        RREADY => m_axi_fm_RREADY,
        RDATA => m_axi_fm_RDATA,
        RLAST => m_axi_fm_RLAST,
        RID => m_axi_fm_RID,
        RUSER => m_axi_fm_RUSER,
        RRESP => m_axi_fm_RRESP,
        BVALID => m_axi_fm_BVALID,
        BREADY => m_axi_fm_BREADY,
        BRESP => m_axi_fm_BRESP,
        BID => m_axi_fm_BID,
        BUSER => m_axi_fm_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => fm_ARVALID,
        I_ARREADY => fm_ARREADY,
        I_ARADDR => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARADDR,
        I_ARLEN => grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARLEN,
        I_RVALID => fm_RVALID,
        I_RREADY => fm_RREADY,
        I_RDATA => fm_RDATA,
        I_RFIFONUM => fm_RFIFONUM,
        I_AWVALID => fm_AWVALID,
        I_AWREADY => fm_AWREADY,
        I_AWADDR => fm_AWADDR,
        I_AWLEN => fm_AWLEN,
        I_WVALID => fm_WVALID,
        I_WREADY => fm_WREADY,
        I_WDATA => fm_WDATA,
        I_WSTRB => fm_WSTRB,
        I_BVALID => fm_BVALID,
        I_BREADY => fm_BREADY);

    wt_m_axi_U : component tiled_conv_wt_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 10,
        C_M_AXI_ID_WIDTH => C_M_AXI_WT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_WT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_WT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_WT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_WT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_WT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_WT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_WT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_WT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_WT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_WT_CACHE_VALUE,
        USER_DW => 16,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_wt_AWVALID,
        AWREADY => m_axi_wt_AWREADY,
        AWADDR => m_axi_wt_AWADDR,
        AWID => m_axi_wt_AWID,
        AWLEN => m_axi_wt_AWLEN,
        AWSIZE => m_axi_wt_AWSIZE,
        AWBURST => m_axi_wt_AWBURST,
        AWLOCK => m_axi_wt_AWLOCK,
        AWCACHE => m_axi_wt_AWCACHE,
        AWPROT => m_axi_wt_AWPROT,
        AWQOS => m_axi_wt_AWQOS,
        AWREGION => m_axi_wt_AWREGION,
        AWUSER => m_axi_wt_AWUSER,
        WVALID => m_axi_wt_WVALID,
        WREADY => m_axi_wt_WREADY,
        WDATA => m_axi_wt_WDATA,
        WSTRB => m_axi_wt_WSTRB,
        WLAST => m_axi_wt_WLAST,
        WID => m_axi_wt_WID,
        WUSER => m_axi_wt_WUSER,
        ARVALID => m_axi_wt_ARVALID,
        ARREADY => m_axi_wt_ARREADY,
        ARADDR => m_axi_wt_ARADDR,
        ARID => m_axi_wt_ARID,
        ARLEN => m_axi_wt_ARLEN,
        ARSIZE => m_axi_wt_ARSIZE,
        ARBURST => m_axi_wt_ARBURST,
        ARLOCK => m_axi_wt_ARLOCK,
        ARCACHE => m_axi_wt_ARCACHE,
        ARPROT => m_axi_wt_ARPROT,
        ARQOS => m_axi_wt_ARQOS,
        ARREGION => m_axi_wt_ARREGION,
        ARUSER => m_axi_wt_ARUSER,
        RVALID => m_axi_wt_RVALID,
        RREADY => m_axi_wt_RREADY,
        RDATA => m_axi_wt_RDATA,
        RLAST => m_axi_wt_RLAST,
        RID => m_axi_wt_RID,
        RUSER => m_axi_wt_RUSER,
        RRESP => m_axi_wt_RRESP,
        BVALID => m_axi_wt_BVALID,
        BREADY => m_axi_wt_BREADY,
        BRESP => m_axi_wt_BRESP,
        BID => m_axi_wt_BID,
        BUSER => m_axi_wt_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => wt_ARVALID,
        I_ARREADY => wt_ARREADY,
        I_ARADDR => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARADDR,
        I_ARLEN => grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARLEN,
        I_RVALID => wt_RVALID,
        I_RREADY => wt_RREADY,
        I_RDATA => wt_RDATA,
        I_RFIFONUM => wt_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => wt_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => wt_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => wt_BVALID,
        I_BREADY => ap_const_logic_0);

    mul_5ns_6ns_9_1_1_U1303 : component tiled_conv_mul_5ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul_ln39_fu_747_p0,
        din1 => mul_ln39_fu_747_p1,
        dout => mul_ln39_fu_747_p2);

    mac_muladd_5ns_6ns_3s_11_1_1_U1304 : component tiled_conv_mac_muladd_5ns_6ns_3s_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 6,
        din2_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_1095_p0,
        din1 => grp_fu_1095_p1,
        din2 => grp_fu_1095_p2,
        dout => grp_fu_1095_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv_7x7_fu_465_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_7x7_fu_465_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_conv_7x7_fu_465_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_7x7_fu_465_ap_ready = ap_const_logic_1)) then 
                    grp_conv_7x7_fu_465_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_layer_params_from_DRAM_fu_440_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_load_layer_params_from_DRAM_fu_440_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
                    grp_load_layer_params_from_DRAM_fu_440_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_layer_params_from_DRAM_fu_440_ap_ready = ap_const_logic_1)) then 
                    grp_load_layer_params_from_DRAM_fu_440_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_ready = ap_const_logic_1)) then 
                    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_ready = ap_const_logic_1)) then 
                    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_ready = ap_const_logic_1)) then 
                    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    conv_bias_buf_ping_V_0_3_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln78_fu_918_p2 = ap_const_lv1_0))) then 
                conv_bias_buf_ping_V_0_3_reg_353 <= conv_bias_buf_ping_V_0_2_fu_184;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then 
                conv_bias_buf_ping_V_0_3_reg_353 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_0;
            end if; 
        end if;
    end process;

    conv_bias_buf_ping_V_0_5_reg_411_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln140_reg_1424 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then 
                conv_bias_buf_ping_V_0_5_reg_411 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_0;
            elsif ((((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done)))) then 
                conv_bias_buf_ping_V_0_5_reg_411 <= conv_bias_buf_ping_V_0_3_reg_353;
            end if; 
        end if;
    end process;

    conv_bias_buf_ping_V_1_3_reg_343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln78_fu_918_p2 = ap_const_lv1_0))) then 
                conv_bias_buf_ping_V_1_3_reg_343 <= conv_bias_buf_ping_V_1_2_fu_188;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then 
                conv_bias_buf_ping_V_1_3_reg_343 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_1;
            end if; 
        end if;
    end process;

    conv_bias_buf_ping_V_1_5_reg_395_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln140_reg_1424 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then 
                conv_bias_buf_ping_V_1_5_reg_395 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_1;
            elsif ((((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done)))) then 
                conv_bias_buf_ping_V_1_5_reg_395 <= conv_bias_buf_ping_V_1_3_reg_343;
            end if; 
        end if;
    end process;

    conv_bias_buf_ping_V_2_3_reg_333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln78_fu_918_p2 = ap_const_lv1_0))) then 
                conv_bias_buf_ping_V_2_3_reg_333 <= conv_bias_buf_ping_V_2_2_fu_192;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then 
                conv_bias_buf_ping_V_2_3_reg_333 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_2;
            end if; 
        end if;
    end process;

    conv_bias_buf_ping_V_2_5_reg_379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln140_reg_1424 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then 
                conv_bias_buf_ping_V_2_5_reg_379 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_2;
            elsif ((((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done)))) then 
                conv_bias_buf_ping_V_2_5_reg_379 <= conv_bias_buf_ping_V_2_3_reg_333;
            end if; 
        end if;
    end process;

    conv_bias_buf_ping_V_3_3_reg_323_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln78_fu_918_p2 = ap_const_lv1_0))) then 
                conv_bias_buf_ping_V_3_3_reg_323 <= conv_bias_buf_ping_V_3_2_fu_196;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then 
                conv_bias_buf_ping_V_3_3_reg_323 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_3;
            end if; 
        end if;
    end process;

    conv_bias_buf_ping_V_3_5_reg_363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln140_reg_1424 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then 
                conv_bias_buf_ping_V_3_5_reg_363 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_3;
            elsif ((((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done = ap_const_logic_1) and (grp_fu_554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done)))) then 
                conv_bias_buf_ping_V_3_5_reg_363 <= conv_bias_buf_ping_V_3_3_reg_323;
            end if; 
        end if;
    end process;

    indvar_flatten166_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten166_fu_156 <= ap_const_lv11_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then 
                indvar_flatten166_fu_156 <= select_ln65_1_fu_1006_p3;
            end if; 
        end if;
    end process;

    indvar_flatten253_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten253_fu_164 <= ap_const_lv14_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then 
                indvar_flatten253_fu_164 <= add_ln62_1_reg_1241;
            end if; 
        end if;
    end process;

    ti_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ti_fu_160 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then 
                ti_fu_160 <= select_ln39_1_reg_1257;
            end if; 
        end if;
    end process;

    tj_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tj_fu_152 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then 
                tj_fu_152 <= select_ln65_reg_1310;
            end if; 
        end if;
    end process;

    tk_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tk_fu_148 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then 
                tk_fu_148 <= add_ln75_fu_995_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                add_ln114_reg_1379 <= grp_fu_579_p2;
                conv_bias_buf_pong_V_0_1_load_1_reg_1359 <= conv_bias_buf_pong_V_0_1_fu_168;
                conv_bias_buf_pong_V_1_1_load_1_reg_1364 <= conv_bias_buf_pong_V_1_1_fu_172;
                conv_bias_buf_pong_V_2_1_load_1_reg_1369 <= conv_bias_buf_pong_V_2_1_fu_176;
                conv_bias_buf_pong_V_3_1_load_1_reg_1374 <= conv_bias_buf_pong_V_3_1_fu_180;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                    add_ln130_13_reg_1419(18 downto 3) <= add_ln130_13_fu_1088_p2(18 downto 3);
                    shl_ln114_1_reg_1404(5 downto 2) <= shl_ln114_1_fu_1055_p3(5 downto 2);
                    shl_ln130_2_mid_reg_1409(18 downto 10) <= shl_ln130_2_mid_fu_1063_p3(18 downto 10);
                    shl_ln130_3_mid_reg_1414(16 downto 8) <= shl_ln130_3_mid_fu_1071_p3(16 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    add_ln130_15_reg_1350(18 downto 3) <= add_ln130_15_fu_968_p2(18 downto 3);
                    shl_ln130_1_mid_reg_1345(16 downto 8) <= shl_ln130_1_mid_fu_951_p3(16 downto 8);
                    shl_ln130_mid_reg_1340(18 downto 10) <= shl_ln130_mid_fu_943_p3(18 downto 10);
                    shl_ln_reg_1335(5 downto 2) <= shl_ln_fu_935_p3(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    add_ln130_reg_1223(9 downto 2) <= add_ln130_fu_680_p2(9 downto 2);
                    add_ln46_1_reg_1228(10 downto 3) <= add_ln46_1_fu_686_p2(10 downto 3);
                add_ln62_1_reg_1241 <= add_ln62_1_fu_706_p2;
                    shl_ln130_6_reg_1233(10 downto 3) <= shl_ln130_6_fu_692_p3(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                add_ln141_reg_1428 <= grp_fu_579_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln39_reg_1274 <= grp_fu_1095_p3;
                icmp_ln78_reg_1315 <= icmp_ln78_fu_918_p2;
                mul_ln39_reg_1264 <= mul_ln39_fu_747_p2;
                    select_ln24_1_reg_1287(9 downto 2) <= select_ln24_1_fu_868_p3(9 downto 2);
                    select_ln24_2_reg_1293(10 downto 3) <= select_ln24_2_fu_882_p3(10 downto 3);
                    select_ln24_3_reg_1298(10 downto 3) <= select_ln24_3_fu_898_p3(10 downto 3);
                select_ln24_reg_1279 <= select_ln24_fu_802_p3;
                select_ln65_reg_1310 <= select_ln65_fu_910_p3;
                    zext_ln65_reg_1304(10 downto 3) <= zext_ln65_fu_906_p1(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then
                conv_bias_buf_ping_V_0_2_fu_184 <= ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8;
                conv_bias_buf_ping_V_1_2_fu_188 <= ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8;
                conv_bias_buf_ping_V_2_2_fu_192 <= ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8;
                conv_bias_buf_ping_V_3_2_fu_196 <= ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then
                conv_bias_buf_pong_V_0_1_fu_168 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_0;
                conv_bias_buf_pong_V_1_1_fu_172 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_1;
                conv_bias_buf_pong_V_2_1_fu_176 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_2;
                conv_bias_buf_pong_V_3_1_fu_180 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                conv_bias_buf_pong_V_0_1_load_reg_1384 <= conv_bias_buf_pong_V_0_1_fu_168;
                conv_bias_buf_pong_V_1_1_load_reg_1389 <= conv_bias_buf_pong_V_1_1_fu_172;
                conv_bias_buf_pong_V_2_1_load_reg_1394 <= conv_bias_buf_pong_V_2_1_fu_176;
                conv_bias_buf_pong_V_3_1_load_reg_1399 <= conv_bias_buf_pong_V_3_1_fu_180;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                empty_39_reg_1324 <= empty_39_fu_929_p1;
                empty_40_reg_1331 <= empty_40_fu_932_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                icmp_ln113_reg_1355 <= grp_fu_554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                icmp_ln140_reg_1424 <= grp_fu_554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln62_fu_700_p2 = ap_const_lv1_0))) then
                icmp_ln65_reg_1246 <= icmp_ln65_fu_721_p2;
                select_ln39_1_reg_1257 <= select_ln39_1_fu_727_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                input_feature_map_read_reg_1203 <= input_feature_map;
                layer_bias_read_reg_1193 <= layer_bias;
                layer_weights_read_reg_1198 <= layer_weights;
                output_feature_map_read_reg_1187 <= output_feature_map;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln78_fu_918_p2 = ap_const_lv1_1))) then
                p_mid129_reg_1319 <= p_mid129_fu_924_p2;
            end if;
        end if;
    end process;
    add_ln130_reg_1223(1 downto 0) <= "00";
    add_ln46_1_reg_1228(2 downto 0) <= "000";
    shl_ln130_6_reg_1233(2 downto 0) <= "000";
    select_ln24_1_reg_1287(1 downto 0) <= "00";
    select_ln24_2_reg_1293(2 downto 0) <= "000";
    select_ln24_3_reg_1298(2 downto 0) <= "000";
    zext_ln65_reg_1304(2 downto 0) <= "000";
    zext_ln65_reg_1304(18 downto 11) <= "00000000";
    shl_ln_reg_1335(1 downto 0) <= "00";
    shl_ln130_mid_reg_1340(9 downto 0) <= "0000000000";
    shl_ln130_1_mid_reg_1345(7 downto 0) <= "00000000";
    add_ln130_15_reg_1350(2 downto 0) <= "000";
    shl_ln114_1_reg_1404(1 downto 0) <= "00";
    shl_ln130_2_mid_reg_1409(9 downto 0) <= "0000000000";
    shl_ln130_3_mid_reg_1414(7 downto 0) <= "00000000";
    add_ln130_13_reg_1419(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln62_fu_700_p2, ap_CS_fsm_state3, icmp_ln78_fu_918_p2, ap_CS_fsm_state5, empty_40_fu_932_p1, ap_CS_fsm_state9, ap_CS_fsm_state14, grp_conv_7x7_fu_465_ap_done, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done, ap_block_state5_on_subcall_done, ap_CS_fsm_state10, ap_block_state10_on_subcall_done, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln62_fu_700_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln78_fu_918_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((empty_40_fu_932_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((empty_40_fu_932_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_conv_7x7_fu_465_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_conv_7x7_fu_465_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln130_13_fu_1088_p2 <= std_logic_vector(unsigned(add_ln130_8_fu_1083_p2) + unsigned(zext_ln125_2_fu_1079_p1));
    add_ln130_14_fu_963_p2 <= std_logic_vector(unsigned(shl_ln130_mid_fu_943_p3) + unsigned(zext_ln65_reg_1304));
    add_ln130_15_fu_968_p2 <= std_logic_vector(unsigned(add_ln130_14_fu_963_p2) + unsigned(zext_ln125_3_fu_959_p1));
    add_ln130_1_fu_862_p2 <= std_logic_vector(unsigned(zext_ln130_4_fu_858_p1) + unsigned(p_cast18_mid1_fu_846_p1));
    add_ln130_8_fu_1083_p2 <= std_logic_vector(unsigned(shl_ln130_2_mid_fu_1063_p3) + unsigned(zext_ln65_reg_1304));
    add_ln130_fu_680_p2 <= std_logic_vector(unsigned(zext_ln130_fu_676_p1) + unsigned(p_cast18_fu_664_p1));
    add_ln46_1_fu_686_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_652_p1) + unsigned(p_shl3_cast_fu_648_p1));
    add_ln46_fu_876_p2 <= std_logic_vector(unsigned(p_shl2_cast_mid1_fu_834_p1) + unsigned(p_shl3_cast_mid1_fu_830_p1));
    add_ln62_1_fu_706_p2 <= std_logic_vector(unsigned(indvar_flatten253_fu_164) + unsigned(ap_const_lv14_1));
    add_ln62_fu_715_p2 <= std_logic_vector(unsigned(ti_fu_160) + unsigned(ap_const_lv5_1));
    add_ln65_1_fu_1000_p2 <= std_logic_vector(unsigned(indvar_flatten166_fu_156) + unsigned(ap_const_lv11_1));
    add_ln65_fu_791_p2 <= std_logic_vector(unsigned(select_ln39_fu_738_p3) + unsigned(ap_const_lv6_1));
    add_ln75_fu_995_p2 <= std_logic_vector(unsigned(select_ln24_reg_1279) + unsigned(ap_const_lv5_1));
    and_ln39_fu_785_p2 <= (xor_ln39_fu_774_p2 and icmp_ln75_fu_779_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_conv_7x7_fu_465_ap_done)
    begin
        if ((grp_conv_7x7_fu_465_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done)
    begin
        if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_conv_7x7_fu_465_ap_done)
    begin
        if ((grp_conv_7x7_fu_465_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done)
    begin
        if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state10_on_subcall_done_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_ap_done, ap_predicate_op176_call_state10, ap_predicate_op186_call_state10)
    begin
                ap_block_state10_on_subcall_done <= (((grp_load_layer_params_from_DRAM_fu_440_ap_done = ap_const_logic_0) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)) or ((grp_load_layer_params_from_DRAM_fu_440_ap_done = ap_const_logic_0) and (ap_predicate_op176_call_state10 = ap_const_boolean_1)));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(icmp_ln78_reg_1315, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_done, grp_load_layer_params_from_DRAM_fu_440_ap_done)
    begin
                ap_block_state5_on_subcall_done <= (((grp_load_layer_params_from_DRAM_fu_440_ap_done = ap_const_logic_0) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_done = ap_const_logic_0) and (icmp_ln78_reg_1315 = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln62_fu_700_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln62_fu_700_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8_assign_proc : process(empty_40_reg_1331, icmp_ln113_reg_1355, icmp_ln140_reg_1424, grp_load_layer_params_from_DRAM_fu_440_ap_return_0, conv_bias_buf_ping_V_0_3_reg_353, ap_CS_fsm_state10, conv_bias_buf_ping_V_0_5_reg_411)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
            if (((icmp_ln140_reg_1424 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_1))) then 
                ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_0;
            elsif (((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0))) then 
                ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8 <= conv_bias_buf_ping_V_0_3_reg_353;
            else 
                ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8 <= conv_bias_buf_ping_V_0_5_reg_411;
            end if;
        else 
            ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8 <= conv_bias_buf_ping_V_0_5_reg_411;
        end if; 
    end process;


    ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8_assign_proc : process(empty_40_reg_1331, icmp_ln113_reg_1355, icmp_ln140_reg_1424, grp_load_layer_params_from_DRAM_fu_440_ap_return_1, conv_bias_buf_ping_V_1_3_reg_343, ap_CS_fsm_state10, conv_bias_buf_ping_V_1_5_reg_395)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
            if (((icmp_ln140_reg_1424 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_1))) then 
                ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_1;
            elsif (((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0))) then 
                ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8 <= conv_bias_buf_ping_V_1_3_reg_343;
            else 
                ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8 <= conv_bias_buf_ping_V_1_5_reg_395;
            end if;
        else 
            ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8 <= conv_bias_buf_ping_V_1_5_reg_395;
        end if; 
    end process;


    ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8_assign_proc : process(empty_40_reg_1331, icmp_ln113_reg_1355, icmp_ln140_reg_1424, grp_load_layer_params_from_DRAM_fu_440_ap_return_2, conv_bias_buf_ping_V_2_3_reg_333, ap_CS_fsm_state10, conv_bias_buf_ping_V_2_5_reg_379)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
            if (((icmp_ln140_reg_1424 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_1))) then 
                ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_2;
            elsif (((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0))) then 
                ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8 <= conv_bias_buf_ping_V_2_3_reg_333;
            else 
                ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8 <= conv_bias_buf_ping_V_2_5_reg_379;
            end if;
        else 
            ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8 <= conv_bias_buf_ping_V_2_5_reg_379;
        end if; 
    end process;


    ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8_assign_proc : process(empty_40_reg_1331, icmp_ln113_reg_1355, icmp_ln140_reg_1424, grp_load_layer_params_from_DRAM_fu_440_ap_return_3, conv_bias_buf_ping_V_3_3_reg_323, conv_bias_buf_ping_V_3_5_reg_363, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
            if (((icmp_ln140_reg_1424 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_1))) then 
                ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8 <= grp_load_layer_params_from_DRAM_fu_440_ap_return_3;
            elsif (((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0))) then 
                ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8 <= conv_bias_buf_ping_V_3_3_reg_323;
            else 
                ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8 <= conv_bias_buf_ping_V_3_5_reg_363;
            end if;
        else 
            ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8 <= conv_bias_buf_ping_V_3_5_reg_363;
        end if; 
    end process;


    ap_predicate_op176_call_state10_assign_proc : process(empty_40_reg_1331, icmp_ln113_reg_1355)
    begin
                ap_predicate_op176_call_state10 <= ((icmp_ln113_reg_1355 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_0));
    end process;


    ap_predicate_op186_call_state10_assign_proc : process(empty_40_reg_1331, icmp_ln140_reg_1424)
    begin
                ap_predicate_op186_call_state10 <= ((icmp_ln140_reg_1424 = ap_const_lv1_1) and (empty_40_reg_1331 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln62_fu_700_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln62_fu_700_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    conv_in_buf_V_1_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address0, grp_conv_7x7_fu_465_X_buf_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_1_address0 <= grp_conv_7x7_fu_465_X_buf_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_1_address0 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address0;
        else 
            conv_in_buf_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_1_address1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address1, grp_conv_7x7_fu_465_X_buf_1_address1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_1_address1 <= grp_conv_7x7_fu_465_X_buf_1_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_1_address1 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_address1;
        else 
            conv_in_buf_V_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_1_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce0, grp_conv_7x7_fu_465_X_buf_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_1_ce0 <= grp_conv_7x7_fu_465_X_buf_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_1_ce0 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce0;
        else 
            conv_in_buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_1_ce1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce1, grp_conv_7x7_fu_465_X_buf_1_ce1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_1_ce1 <= grp_conv_7x7_fu_465_X_buf_1_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_1_ce1 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_ce1;
        else 
            conv_in_buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_1_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_1_we0 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we0;
        else 
            conv_in_buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_1_we1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_1_we1 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_1_we1;
        else 
            conv_in_buf_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_2_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address0, grp_conv_7x7_fu_465_X_buf_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_2_address0 <= grp_conv_7x7_fu_465_X_buf_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_2_address0 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address0;
        else 
            conv_in_buf_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_2_address1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address1, grp_conv_7x7_fu_465_X_buf_2_address1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_2_address1 <= grp_conv_7x7_fu_465_X_buf_2_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_2_address1 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_address1;
        else 
            conv_in_buf_V_2_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_2_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce0, grp_conv_7x7_fu_465_X_buf_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_2_ce0 <= grp_conv_7x7_fu_465_X_buf_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_2_ce0 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce0;
        else 
            conv_in_buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_2_ce1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce1, grp_conv_7x7_fu_465_X_buf_2_ce1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_2_ce1 <= grp_conv_7x7_fu_465_X_buf_2_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_2_ce1 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_ce1;
        else 
            conv_in_buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_2_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_2_we0 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we0;
        else 
            conv_in_buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_2_we1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_2_we1 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_2_we1;
        else 
            conv_in_buf_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address0, grp_conv_7x7_fu_465_X_buf_0_address0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_address0 <= grp_conv_7x7_fu_465_X_buf_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_address0 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address0;
        else 
            conv_in_buf_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_address1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address1, grp_conv_7x7_fu_465_X_buf_0_address1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_address1 <= grp_conv_7x7_fu_465_X_buf_0_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_address1 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_address1;
        else 
            conv_in_buf_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv_in_buf_V_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce0, grp_conv_7x7_fu_465_X_buf_0_ce0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_ce0 <= grp_conv_7x7_fu_465_X_buf_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_ce0 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce0;
        else 
            conv_in_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_ce1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce1, grp_conv_7x7_fu_465_X_buf_0_ce1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_in_buf_V_ce1 <= grp_conv_7x7_fu_465_X_buf_0_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_ce1 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_ce1;
        else 
            conv_in_buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_we0 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we0;
        else 
            conv_in_buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_in_buf_V_we1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            conv_in_buf_V_we1 <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_conv_in_buf_V_we1;
        else 
            conv_in_buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_1_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state14, grp_conv_7x7_fu_465_Y_buf_1_address0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_address0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv_out_buf_V_1_address0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_out_buf_V_1_address0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_1_address0 <= grp_conv_7x7_fu_465_Y_buf_1_address0;
        else 
            conv_out_buf_V_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state14, grp_conv_7x7_fu_465_Y_buf_1_ce0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_ce0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv_out_buf_V_1_ce0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_out_buf_V_1_ce0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_1_ce0 <= grp_conv_7x7_fu_465_Y_buf_1_ce0;
        else 
            conv_out_buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_1_we0_assign_proc : process(grp_conv_7x7_fu_465_Y_buf_1_we0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_1_we0 <= grp_conv_7x7_fu_465_Y_buf_1_we0;
        else 
            conv_out_buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_2_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state14, grp_conv_7x7_fu_465_Y_buf_2_address0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_address0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv_out_buf_V_2_address0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_out_buf_V_2_address0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_2_address0 <= grp_conv_7x7_fu_465_Y_buf_2_address0;
        else 
            conv_out_buf_V_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state14, grp_conv_7x7_fu_465_Y_buf_2_ce0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_ce0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv_out_buf_V_2_ce0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_out_buf_V_2_ce0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_2_ce0 <= grp_conv_7x7_fu_465_Y_buf_2_ce0;
        else 
            conv_out_buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_2_we0_assign_proc : process(grp_conv_7x7_fu_465_Y_buf_2_we0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_2_we0 <= grp_conv_7x7_fu_465_Y_buf_2_we0;
        else 
            conv_out_buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_3_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state14, grp_conv_7x7_fu_465_Y_buf_3_address0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_address0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv_out_buf_V_3_address0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_out_buf_V_3_address0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_3_address0 <= grp_conv_7x7_fu_465_Y_buf_3_address0;
        else 
            conv_out_buf_V_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state14, grp_conv_7x7_fu_465_Y_buf_3_ce0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_ce0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv_out_buf_V_3_ce0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_out_buf_V_3_ce0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_3_ce0 <= grp_conv_7x7_fu_465_Y_buf_3_ce0;
        else 
            conv_out_buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_3_we0_assign_proc : process(grp_conv_7x7_fu_465_Y_buf_3_we0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_3_we0 <= grp_conv_7x7_fu_465_Y_buf_3_we0;
        else 
            conv_out_buf_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state9, ap_CS_fsm_state14, grp_conv_7x7_fu_465_Y_buf_0_address0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_address0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_address0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            conv_out_buf_V_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv_out_buf_V_address0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_out_buf_V_address0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_address0 <= grp_conv_7x7_fu_465_Y_buf_0_address0;
        else 
            conv_out_buf_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state9, ap_CS_fsm_state14, grp_conv_7x7_fu_465_Y_buf_0_ce0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_ce0, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_ce0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_out_buf_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            conv_out_buf_V_ce0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_conv_out_buf_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_out_buf_V_ce0 <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_conv_out_buf_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_ce0 <= grp_conv_7x7_fu_465_Y_buf_0_ce0;
        else 
            conv_out_buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buf_V_d0_assign_proc : process(ap_CS_fsm_state1, grp_conv_7x7_fu_465_Y_buf_0_d0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            conv_out_buf_V_d0 <= ap_const_lv16_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_d0 <= grp_conv_7x7_fu_465_Y_buf_0_d0;
        else 
            conv_out_buf_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_out_buf_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_conv_7x7_fu_465_Y_buf_0_we0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            conv_out_buf_V_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            conv_out_buf_V_we0 <= grp_conv_7x7_fu_465_Y_buf_0_we0;
        else 
            conv_out_buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_1_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0, grp_conv_7x7_fu_465_W_buf_1_address0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_1_address0 <= grp_conv_7x7_fu_465_W_buf_1_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_1_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0;
        else 
            conv_wt_buf_ping_V_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_ping_V_1_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0, grp_conv_7x7_fu_465_W_buf_1_ce0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_1_ce0 <= grp_conv_7x7_fu_465_W_buf_1_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_1_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0;
        else 
            conv_wt_buf_ping_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_1_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_1_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_1_ce1 <= grp_conv_7x7_fu_465_W_buf_1_ce1;
        else 
            conv_wt_buf_ping_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_1_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0, ap_CS_fsm_state10, ap_predicate_op186_call_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_1_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0;
        else 
            conv_wt_buf_ping_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_2_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0, grp_conv_7x7_fu_465_W_buf_2_address0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_2_address0 <= grp_conv_7x7_fu_465_W_buf_2_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_2_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0;
        else 
            conv_wt_buf_ping_V_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_ping_V_2_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0, grp_conv_7x7_fu_465_W_buf_2_ce0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_2_ce0 <= grp_conv_7x7_fu_465_W_buf_2_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_2_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0;
        else 
            conv_wt_buf_ping_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_2_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_2_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_2_ce1 <= grp_conv_7x7_fu_465_W_buf_2_ce1;
        else 
            conv_wt_buf_ping_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_2_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0, ap_CS_fsm_state10, ap_predicate_op186_call_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_2_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0;
        else 
            conv_wt_buf_ping_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_3_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0, grp_conv_7x7_fu_465_W_buf_3_address0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_3_address0 <= grp_conv_7x7_fu_465_W_buf_3_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_3_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0;
        else 
            conv_wt_buf_ping_V_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_ping_V_3_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0, grp_conv_7x7_fu_465_W_buf_3_ce0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_3_ce0 <= grp_conv_7x7_fu_465_W_buf_3_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_3_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0;
        else 
            conv_wt_buf_ping_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_3_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_3_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_3_ce1 <= grp_conv_7x7_fu_465_W_buf_3_ce1;
        else 
            conv_wt_buf_ping_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_3_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0, ap_CS_fsm_state10, ap_predicate_op186_call_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_3_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0;
        else 
            conv_wt_buf_ping_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_4_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0, grp_conv_7x7_fu_465_W_buf_4_address0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_4_address0 <= grp_conv_7x7_fu_465_W_buf_4_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_4_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0;
        else 
            conv_wt_buf_ping_V_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_ping_V_4_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0, grp_conv_7x7_fu_465_W_buf_4_ce0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_4_ce0 <= grp_conv_7x7_fu_465_W_buf_4_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_4_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0;
        else 
            conv_wt_buf_ping_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_4_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_4_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_4_ce1 <= grp_conv_7x7_fu_465_W_buf_4_ce1;
        else 
            conv_wt_buf_ping_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_4_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0, ap_CS_fsm_state10, ap_predicate_op186_call_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_4_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0;
        else 
            conv_wt_buf_ping_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_5_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0, grp_conv_7x7_fu_465_W_buf_5_address0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_5_address0 <= grp_conv_7x7_fu_465_W_buf_5_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_5_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0;
        else 
            conv_wt_buf_ping_V_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_ping_V_5_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0, grp_conv_7x7_fu_465_W_buf_5_ce0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_5_ce0 <= grp_conv_7x7_fu_465_W_buf_5_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_5_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0;
        else 
            conv_wt_buf_ping_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_5_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_5_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_5_ce1 <= grp_conv_7x7_fu_465_W_buf_5_ce1;
        else 
            conv_wt_buf_ping_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_5_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0, ap_CS_fsm_state10, ap_predicate_op186_call_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_5_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0;
        else 
            conv_wt_buf_ping_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_6_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0, grp_conv_7x7_fu_465_W_buf_6_address0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_6_address0 <= grp_conv_7x7_fu_465_W_buf_6_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_6_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0;
        else 
            conv_wt_buf_ping_V_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_ping_V_6_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0, grp_conv_7x7_fu_465_W_buf_6_ce0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_6_ce0 <= grp_conv_7x7_fu_465_W_buf_6_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_6_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0;
        else 
            conv_wt_buf_ping_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_6_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_6_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_6_ce1 <= grp_conv_7x7_fu_465_W_buf_6_ce1;
        else 
            conv_wt_buf_ping_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_6_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0, ap_CS_fsm_state10, ap_predicate_op186_call_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_6_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0;
        else 
            conv_wt_buf_ping_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_address0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0, grp_conv_7x7_fu_465_W_buf_0_address0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_address0 <= grp_conv_7x7_fu_465_W_buf_0_address0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0;
        else 
            conv_wt_buf_ping_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_ping_V_ce0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0, grp_conv_7x7_fu_465_W_buf_0_ce0, ap_CS_fsm_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_ce0 <= grp_conv_7x7_fu_465_W_buf_0_ce0;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0;
        else 
            conv_wt_buf_ping_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_0_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_wt_buf_ping_V_ce1 <= grp_conv_7x7_fu_465_W_buf_0_ce1;
        else 
            conv_wt_buf_ping_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_ping_V_we0_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0, ap_CS_fsm_state10, ap_predicate_op186_call_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)))) then 
            conv_wt_buf_ping_V_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0;
        else 
            conv_wt_buf_ping_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_1_address0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0, grp_conv_7x7_fu_465_W_buf_1_address0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_1_address0 <= grp_conv_7x7_fu_465_W_buf_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_1_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_address0;
        else 
            conv_wt_buf_pong_V_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_pong_V_1_ce0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0, grp_conv_7x7_fu_465_W_buf_1_ce0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_1_ce0 <= grp_conv_7x7_fu_465_W_buf_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_1_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_ce0;
        else 
            conv_wt_buf_pong_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_1_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_1_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_1_ce1 <= grp_conv_7x7_fu_465_W_buf_1_ce1;
        else 
            conv_wt_buf_pong_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_1_we0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0, ap_CS_fsm_state10, ap_predicate_op176_call_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_1_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_1_we0;
        else 
            conv_wt_buf_pong_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_2_address0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0, grp_conv_7x7_fu_465_W_buf_2_address0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_2_address0 <= grp_conv_7x7_fu_465_W_buf_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_2_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_address0;
        else 
            conv_wt_buf_pong_V_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_pong_V_2_ce0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0, grp_conv_7x7_fu_465_W_buf_2_ce0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_2_ce0 <= grp_conv_7x7_fu_465_W_buf_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_2_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_ce0;
        else 
            conv_wt_buf_pong_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_2_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_2_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_2_ce1 <= grp_conv_7x7_fu_465_W_buf_2_ce1;
        else 
            conv_wt_buf_pong_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_2_we0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0, ap_CS_fsm_state10, ap_predicate_op176_call_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_2_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_2_we0;
        else 
            conv_wt_buf_pong_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_3_address0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0, grp_conv_7x7_fu_465_W_buf_3_address0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_3_address0 <= grp_conv_7x7_fu_465_W_buf_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_3_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_address0;
        else 
            conv_wt_buf_pong_V_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_pong_V_3_ce0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0, grp_conv_7x7_fu_465_W_buf_3_ce0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_3_ce0 <= grp_conv_7x7_fu_465_W_buf_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_3_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_ce0;
        else 
            conv_wt_buf_pong_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_3_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_3_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_3_ce1 <= grp_conv_7x7_fu_465_W_buf_3_ce1;
        else 
            conv_wt_buf_pong_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_3_we0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0, ap_CS_fsm_state10, ap_predicate_op176_call_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_3_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_3_we0;
        else 
            conv_wt_buf_pong_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_4_address0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0, grp_conv_7x7_fu_465_W_buf_4_address0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_4_address0 <= grp_conv_7x7_fu_465_W_buf_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_4_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_address0;
        else 
            conv_wt_buf_pong_V_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_pong_V_4_ce0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0, grp_conv_7x7_fu_465_W_buf_4_ce0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_4_ce0 <= grp_conv_7x7_fu_465_W_buf_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_4_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_ce0;
        else 
            conv_wt_buf_pong_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_4_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_4_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_4_ce1 <= grp_conv_7x7_fu_465_W_buf_4_ce1;
        else 
            conv_wt_buf_pong_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_4_we0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0, ap_CS_fsm_state10, ap_predicate_op176_call_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_4_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_4_we0;
        else 
            conv_wt_buf_pong_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_5_address0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0, grp_conv_7x7_fu_465_W_buf_5_address0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_5_address0 <= grp_conv_7x7_fu_465_W_buf_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_5_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_address0;
        else 
            conv_wt_buf_pong_V_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_pong_V_5_ce0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0, grp_conv_7x7_fu_465_W_buf_5_ce0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_5_ce0 <= grp_conv_7x7_fu_465_W_buf_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_5_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_ce0;
        else 
            conv_wt_buf_pong_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_5_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_5_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_5_ce1 <= grp_conv_7x7_fu_465_W_buf_5_ce1;
        else 
            conv_wt_buf_pong_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_5_we0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0, ap_CS_fsm_state10, ap_predicate_op176_call_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_5_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_5_we0;
        else 
            conv_wt_buf_pong_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_6_address0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0, grp_conv_7x7_fu_465_W_buf_6_address0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_6_address0 <= grp_conv_7x7_fu_465_W_buf_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_6_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_address0;
        else 
            conv_wt_buf_pong_V_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_pong_V_6_ce0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0, grp_conv_7x7_fu_465_W_buf_6_ce0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_6_ce0 <= grp_conv_7x7_fu_465_W_buf_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_6_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_ce0;
        else 
            conv_wt_buf_pong_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_6_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_6_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_6_ce1 <= grp_conv_7x7_fu_465_W_buf_6_ce1;
        else 
            conv_wt_buf_pong_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_6_we0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0, ap_CS_fsm_state10, ap_predicate_op176_call_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_6_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_6_we0;
        else 
            conv_wt_buf_pong_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_address0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0, grp_conv_7x7_fu_465_W_buf_0_address0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_address0 <= grp_conv_7x7_fu_465_W_buf_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_address0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_address0;
        else 
            conv_wt_buf_pong_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_wt_buf_pong_V_ce0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0, grp_conv_7x7_fu_465_W_buf_0_ce0, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_ce0 <= grp_conv_7x7_fu_465_W_buf_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_ce0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_ce0;
        else 
            conv_wt_buf_pong_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_ce1_assign_proc : process(grp_conv_7x7_fu_465_W_buf_0_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_wt_buf_pong_V_ce1 <= grp_conv_7x7_fu_465_W_buf_0_ce1;
        else 
            conv_wt_buf_pong_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_wt_buf_pong_V_we0_assign_proc : process(grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0, ap_CS_fsm_state10, ap_predicate_op176_call_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            conv_wt_buf_pong_V_we0 <= grp_load_layer_params_from_DRAM_fu_440_weight_buf_0_we0;
        else 
            conv_wt_buf_pong_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_39_fu_929_p1 <= select_ln24_reg_1279(4 - 1 downto 0);
    empty_40_fu_932_p1 <= select_ln24_reg_1279(1 - 1 downto 0);
    empty_42_fu_810_p1 <= add_ln65_fu_791_p2(5 - 1 downto 0);
    empty_fu_628_p1 <= tj_fu_152(5 - 1 downto 0);

    fm_ARVALID_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARVALID, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)))) then 
            fm_ARVALID <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_ARVALID;
        else 
            fm_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    fm_AWADDR_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWADDR, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWADDR)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            fm_AWADDR <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fm_AWADDR <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWADDR;
        else 
            fm_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fm_AWLEN_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLEN, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLEN)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            fm_AWLEN <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fm_AWLEN <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWLEN;
        else 
            fm_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fm_AWVALID_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWVALID, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            fm_AWVALID <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fm_AWVALID <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_AWVALID;
        else 
            fm_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    fm_BREADY_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_BREADY, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_BREADY)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            fm_BREADY <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fm_BREADY <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_BREADY;
        else 
            fm_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    fm_RREADY_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_RREADY, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)))) then 
            fm_RREADY <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_m_axi_fm_RREADY;
        else 
            fm_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    fm_WDATA_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WDATA, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WDATA)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            fm_WDATA <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fm_WDATA <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WDATA;
        else 
            fm_WDATA <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fm_WSTRB_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WSTRB, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WSTRB)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            fm_WSTRB <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fm_WSTRB <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WSTRB;
        else 
            fm_WSTRB <= "XX";
        end if; 
    end process;


    fm_WVALID_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WVALID, grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            fm_WVALID <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_m_axi_fm_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fm_WVALID <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_m_axi_fm_WVALID;
        else 
            fm_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_0_q0_assign_proc : process(conv_wt_buf_ping_V_q0, conv_wt_buf_pong_V_q0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_0_q0 <= conv_wt_buf_pong_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_0_q0 <= conv_wt_buf_ping_V_q0;
        else 
            grp_conv_7x7_fu_465_W_buf_0_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_0_q1_assign_proc : process(conv_wt_buf_ping_V_q1, conv_wt_buf_pong_V_q1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_0_q1 <= conv_wt_buf_pong_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_0_q1 <= conv_wt_buf_ping_V_q1;
        else 
            grp_conv_7x7_fu_465_W_buf_0_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_1_q0_assign_proc : process(conv_wt_buf_ping_V_1_q0, conv_wt_buf_pong_V_1_q0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_1_q0 <= conv_wt_buf_pong_V_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_1_q0 <= conv_wt_buf_ping_V_1_q0;
        else 
            grp_conv_7x7_fu_465_W_buf_1_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_1_q1_assign_proc : process(conv_wt_buf_ping_V_1_q1, conv_wt_buf_pong_V_1_q1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_1_q1 <= conv_wt_buf_pong_V_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_1_q1 <= conv_wt_buf_ping_V_1_q1;
        else 
            grp_conv_7x7_fu_465_W_buf_1_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_2_q0_assign_proc : process(conv_wt_buf_ping_V_2_q0, conv_wt_buf_pong_V_2_q0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_2_q0 <= conv_wt_buf_pong_V_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_2_q0 <= conv_wt_buf_ping_V_2_q0;
        else 
            grp_conv_7x7_fu_465_W_buf_2_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_2_q1_assign_proc : process(conv_wt_buf_ping_V_2_q1, conv_wt_buf_pong_V_2_q1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_2_q1 <= conv_wt_buf_pong_V_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_2_q1 <= conv_wt_buf_ping_V_2_q1;
        else 
            grp_conv_7x7_fu_465_W_buf_2_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_3_q0_assign_proc : process(conv_wt_buf_ping_V_3_q0, conv_wt_buf_pong_V_3_q0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_3_q0 <= conv_wt_buf_pong_V_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_3_q0 <= conv_wt_buf_ping_V_3_q0;
        else 
            grp_conv_7x7_fu_465_W_buf_3_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_3_q1_assign_proc : process(conv_wt_buf_ping_V_3_q1, conv_wt_buf_pong_V_3_q1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_3_q1 <= conv_wt_buf_pong_V_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_3_q1 <= conv_wt_buf_ping_V_3_q1;
        else 
            grp_conv_7x7_fu_465_W_buf_3_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_4_q0_assign_proc : process(conv_wt_buf_ping_V_4_q0, conv_wt_buf_pong_V_4_q0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_4_q0 <= conv_wt_buf_pong_V_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_4_q0 <= conv_wt_buf_ping_V_4_q0;
        else 
            grp_conv_7x7_fu_465_W_buf_4_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_4_q1_assign_proc : process(conv_wt_buf_ping_V_4_q1, conv_wt_buf_pong_V_4_q1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_4_q1 <= conv_wt_buf_pong_V_4_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_4_q1 <= conv_wt_buf_ping_V_4_q1;
        else 
            grp_conv_7x7_fu_465_W_buf_4_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_5_q0_assign_proc : process(conv_wt_buf_ping_V_5_q0, conv_wt_buf_pong_V_5_q0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_5_q0 <= conv_wt_buf_pong_V_5_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_5_q0 <= conv_wt_buf_ping_V_5_q0;
        else 
            grp_conv_7x7_fu_465_W_buf_5_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_5_q1_assign_proc : process(conv_wt_buf_ping_V_5_q1, conv_wt_buf_pong_V_5_q1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_5_q1 <= conv_wt_buf_pong_V_5_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_5_q1 <= conv_wt_buf_ping_V_5_q1;
        else 
            grp_conv_7x7_fu_465_W_buf_5_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_6_q0_assign_proc : process(conv_wt_buf_ping_V_6_q0, conv_wt_buf_pong_V_6_q0, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_6_q0 <= conv_wt_buf_pong_V_6_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_6_q0 <= conv_wt_buf_ping_V_6_q0;
        else 
            grp_conv_7x7_fu_465_W_buf_6_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_W_buf_6_q1_assign_proc : process(conv_wt_buf_ping_V_6_q1, conv_wt_buf_pong_V_6_q1, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_W_buf_6_q1 <= conv_wt_buf_pong_V_6_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_W_buf_6_q1 <= conv_wt_buf_ping_V_6_q1;
        else 
            grp_conv_7x7_fu_465_W_buf_6_q1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_conv_7x7_fu_465_ap_start <= grp_conv_7x7_fu_465_ap_start_reg;

    grp_conv_7x7_fu_465_p_read_assign_proc : process(conv_bias_buf_pong_V_0_1_load_reg_1384, conv_bias_buf_ping_V_0_3_reg_353, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_p_read <= conv_bias_buf_pong_V_0_1_load_reg_1384;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_p_read <= conv_bias_buf_ping_V_0_3_reg_353;
        else 
            grp_conv_7x7_fu_465_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_p_read1_assign_proc : process(conv_bias_buf_pong_V_1_1_load_reg_1389, conv_bias_buf_ping_V_1_3_reg_343, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_p_read1 <= conv_bias_buf_pong_V_1_1_load_reg_1389;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_p_read1 <= conv_bias_buf_ping_V_1_3_reg_343;
        else 
            grp_conv_7x7_fu_465_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_p_read2_assign_proc : process(conv_bias_buf_pong_V_2_1_load_reg_1394, conv_bias_buf_ping_V_2_3_reg_333, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_p_read2 <= conv_bias_buf_pong_V_2_1_load_reg_1394;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_p_read2 <= conv_bias_buf_ping_V_2_3_reg_333;
        else 
            grp_conv_7x7_fu_465_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_conv_7x7_fu_465_p_read3_assign_proc : process(conv_bias_buf_pong_V_3_1_load_reg_1399, conv_bias_buf_ping_V_3_3_reg_323, ap_CS_fsm_state7, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_conv_7x7_fu_465_p_read3 <= conv_bias_buf_pong_V_3_1_load_reg_1399;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_conv_7x7_fu_465_p_read3 <= conv_bias_buf_ping_V_3_3_reg_323;
        else 
            grp_conv_7x7_fu_465_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1095_p0 <= grp_fu_1095_p00(5 - 1 downto 0);
    grp_fu_1095_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_1_reg_1257),11));
    grp_fu_1095_p1 <= ap_const_lv11_2E(6 - 1 downto 0);
    grp_fu_1095_p2 <= ap_const_lv11_7FD(3 - 1 downto 0);
    grp_fu_554_p2 <= "1" when (unsigned(select_ln24_reg_1279) < unsigned(ap_const_lv5_F)) else "0";
    grp_fu_579_p2 <= std_logic_vector(unsigned(empty_39_reg_1324) + unsigned(ap_const_lv4_1));
    grp_load_layer_params_from_DRAM_fu_440_ap_start <= grp_load_layer_params_from_DRAM_fu_440_ap_start_reg;

    grp_load_layer_params_from_DRAM_fu_440_kernel_group_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, add_ln114_reg_1379, add_ln141_reg_1428, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_predicate_op186_call_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_kernel_group <= add_ln141_reg_1428;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_kernel_group <= add_ln114_reg_1379;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_kernel_group <= ap_const_lv4_0;
        else 
            grp_load_layer_params_from_DRAM_fu_440_kernel_group <= "XXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_440_p_read_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, conv_bias_buf_pong_V_0_1_load_1_reg_1359, conv_bias_buf_ping_V_0_3_reg_353, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_predicate_op186_call_state10, conv_bias_buf_ping_V_0_2_fu_184)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read <= conv_bias_buf_ping_V_0_3_reg_353;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read <= conv_bias_buf_pong_V_0_1_load_1_reg_1359;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read <= conv_bias_buf_ping_V_0_2_fu_184;
        else 
            grp_load_layer_params_from_DRAM_fu_440_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_440_p_read1_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, conv_bias_buf_pong_V_1_1_load_1_reg_1364, conv_bias_buf_ping_V_1_3_reg_343, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_predicate_op186_call_state10, conv_bias_buf_ping_V_1_2_fu_188)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read1 <= conv_bias_buf_ping_V_1_3_reg_343;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read1 <= conv_bias_buf_pong_V_1_1_load_1_reg_1364;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read1 <= conv_bias_buf_ping_V_1_2_fu_188;
        else 
            grp_load_layer_params_from_DRAM_fu_440_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_440_p_read2_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, conv_bias_buf_pong_V_2_1_load_1_reg_1369, conv_bias_buf_ping_V_2_3_reg_333, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_predicate_op186_call_state10, conv_bias_buf_ping_V_2_2_fu_192)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read2 <= conv_bias_buf_ping_V_2_3_reg_333;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read2 <= conv_bias_buf_pong_V_2_1_load_1_reg_1369;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read2 <= conv_bias_buf_ping_V_2_2_fu_192;
        else 
            grp_load_layer_params_from_DRAM_fu_440_p_read2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_load_layer_params_from_DRAM_fu_440_p_read3_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, conv_bias_buf_pong_V_3_1_load_1_reg_1374, conv_bias_buf_ping_V_3_3_reg_323, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_predicate_op186_call_state10, conv_bias_buf_ping_V_3_2_fu_196)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read3 <= conv_bias_buf_ping_V_3_3_reg_323;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read3 <= conv_bias_buf_pong_V_3_1_load_1_reg_1374;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1))) then 
            grp_load_layer_params_from_DRAM_fu_440_p_read3 <= conv_bias_buf_ping_V_3_2_fu_196;
        else 
            grp_load_layer_params_from_DRAM_fu_440_p_read3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start <= grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg;
    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg;
    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start <= grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg;
    icmp_ln62_fu_700_p2 <= "1" when (indvar_flatten253_fu_164 = ap_const_lv14_2000) else "0";
    icmp_ln65_fu_721_p2 <= "1" when (indvar_flatten166_fu_156 = ap_const_lv11_200) else "0";
    icmp_ln75_fu_779_p2 <= "1" when (tk_fu_148 = ap_const_lv5_10) else "0";
    icmp_ln78_fu_918_p2 <= "1" when (select_ln24_fu_802_p3 = ap_const_lv5_0) else "0";
    mul_ln39_fu_747_p0 <= mul_ln39_fu_747_p00(5 - 1 downto 0);
    mul_ln39_fu_747_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_1_reg_1257),9));
    mul_ln39_fu_747_p1 <= ap_const_lv9_17(6 - 1 downto 0);
    or_ln24_fu_797_p2 <= (icmp_ln65_reg_1246 or and_ln39_fu_785_p2);
    p_cast18_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_656_p3),10));
    p_cast18_mid1_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_mid_fu_838_p3),10));
    p_mid129_fu_924_p2 <= "1" when (unsigned(grp_fu_1095_p3) > unsigned(ap_const_lv11_2DF)) else "0";
    p_mid1_fu_850_p3 <= (empty_42_fu_810_p1 & ap_const_lv4_0);
    p_mid_fu_838_p3 <= (empty_42_fu_810_p1 & ap_const_lv2_0);
    p_shl2_cast_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_632_p3),11));
    p_shl2_cast_mid1_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_mid1_fu_814_p3),11));
    p_shl2_fu_632_p3 <= (empty_fu_628_p1 & ap_const_lv5_0);
    p_shl2_mid1_fu_814_p3 <= (empty_42_fu_810_p1 & ap_const_lv5_0);
    p_shl3_cast_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_640_p3),11));
    p_shl3_cast_mid1_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_mid1_fu_822_p3),11));
    p_shl3_fu_640_p3 <= (empty_fu_628_p1 & ap_const_lv3_0);
    p_shl3_mid1_fu_822_p3 <= (empty_42_fu_810_p1 & ap_const_lv3_0);
    select_ln24_1_fu_868_p3 <= 
        add_ln130_1_fu_862_p2 when (and_ln39_fu_785_p2(0) = '1') else 
        select_ln39_2_fu_756_p3;
    select_ln24_2_fu_882_p3 <= 
        add_ln46_fu_876_p2 when (and_ln39_fu_785_p2(0) = '1') else 
        select_ln39_3_fu_762_p3;
    select_ln24_3_fu_898_p3 <= 
        shl_ln130_6_mid1_fu_890_p3 when (and_ln39_fu_785_p2(0) = '1') else 
        select_ln39_4_fu_768_p3;
    select_ln24_fu_802_p3 <= 
        ap_const_lv5_0 when (or_ln24_fu_797_p2(0) = '1') else 
        tk_fu_148;
    select_ln39_1_fu_727_p3 <= 
        add_ln62_fu_715_p2 when (icmp_ln65_fu_721_p2(0) = '1') else 
        ti_fu_160;
    select_ln39_2_fu_756_p3 <= 
        ap_const_lv10_0 when (icmp_ln65_reg_1246(0) = '1') else 
        add_ln130_reg_1223;
    select_ln39_3_fu_762_p3 <= 
        ap_const_lv11_0 when (icmp_ln65_reg_1246(0) = '1') else 
        add_ln46_1_reg_1228;
    select_ln39_4_fu_768_p3 <= 
        ap_const_lv11_0 when (icmp_ln65_reg_1246(0) = '1') else 
        shl_ln130_6_reg_1233;
    select_ln39_fu_738_p3 <= 
        ap_const_lv6_0 when (icmp_ln65_reg_1246(0) = '1') else 
        tj_fu_152;
    select_ln65_1_fu_1006_p3 <= 
        ap_const_lv11_1 when (icmp_ln65_reg_1246(0) = '1') else 
        add_ln65_1_fu_1000_p2;
    select_ln65_fu_910_p3 <= 
        add_ln65_fu_791_p2 when (and_ln39_fu_785_p2(0) = '1') else 
        select_ln39_fu_738_p3;
    shl_ln114_1_fu_1055_p3 <= (empty_39_reg_1324 & ap_const_lv2_0);
    shl_ln130_1_mid_fu_951_p3 <= (mul_ln39_reg_1264 & ap_const_lv8_0);
    shl_ln130_2_mid_fu_1063_p3 <= (mul_ln39_reg_1264 & ap_const_lv10_0);
    shl_ln130_3_mid_fu_1071_p3 <= (mul_ln39_reg_1264 & ap_const_lv8_0);
    shl_ln130_6_fu_692_p3 <= (add_ln130_fu_680_p2 & ap_const_lv1_0);
    shl_ln130_6_mid1_fu_890_p3 <= (add_ln130_1_fu_862_p2 & ap_const_lv1_0);
    shl_ln130_mid_fu_943_p3 <= (mul_ln39_reg_1264 & ap_const_lv10_0);
    shl_ln_fu_935_p3 <= (empty_39_reg_1324 & ap_const_lv2_0);
    tmp_5_fu_656_p3 <= (empty_fu_628_p1 & ap_const_lv2_0);
    tmp_7_fu_668_p3 <= (empty_fu_628_p1 & ap_const_lv4_0);

    wt_ARVALID_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_fu_554_p2, ap_CS_fsm_state9, ap_CS_fsm_state14, grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARVALID, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((grp_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1)))) then 
            wt_ARVALID <= grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_ARVALID;
        else 
            wt_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    wt_RREADY_assign_proc : process(icmp_ln78_reg_1315, ap_CS_fsm_state5, grp_fu_554_p2, ap_CS_fsm_state9, ap_CS_fsm_state14, grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_RREADY, ap_CS_fsm_state10, ap_predicate_op176_call_state10, ap_predicate_op186_call_state10, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((grp_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((grp_fu_554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln78_reg_1315 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op186_call_state10 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_predicate_op176_call_state10 = ap_const_boolean_1)))) then 
            wt_RREADY <= grp_load_layer_params_from_DRAM_fu_440_m_axi_wt_RREADY;
        else 
            wt_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln39_fu_774_p2 <= (icmp_ln65_reg_1246 xor ap_const_lv1_1);
    zext_ln125_2_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln130_3_mid_fu_1071_p3),19));
    zext_ln125_3_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln130_1_mid_fu_951_p3),19));
    zext_ln130_4_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_mid1_fu_850_p3),10));
    zext_ln130_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_668_p3),10));
    zext_ln65_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln24_3_fu_898_p3),19));
end behav;
