// Seed: 3564953410
module module_0 ();
  logic [7:0] id_2;
  assign id_1 = id_1;
  assign id_1 = id_2[1];
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5
);
  assign id_2 = id_1#(
      .id_4(1'b0),
      .id_3(1)
  );
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
