verilog work "acc/delay.v"
verilog work "acc/addr2.v"
verilog work "acc/multiplier.v"
verilog work "acc/vector_max.v"
verilog work "acc/addr3.v"
verilog work "acc/ddr_read_delay.v"
verilog work "acc/addr4.v"
verilog work "acc/bit_trunc.v"
verilog work "acc/busm2n.v"
verilog work "acc/bn_bias_relu.v"
verilog work "acc/controller_v2.v"
verilog work "acc/acc_addr.sv"
verilog work "acc/vector_muladd.sv"
verilog work "acc/controller_v2_a.v"
verilog work "acc/interlayer_sync_fifo.v"
verilog work "cores/mul16x16_signed/mul16x16_signed.xci"
verilog work "cores/mul24x8_signed/mul24x8_signed.xci"
verilog work "cores/mul16_unsigned/mul16_unsigned.xci"
verilog work "acc/pool1_layer.v"
verilog work "acc/pool2_layer.v"
verilog work "acc/model.v"
verilog work "acc/conv1_layer.v"
verilog work "acc/conv2_layer.v"
verilog work "acc/ip1_layer.v"
verilog work "cores/conv1_rm_ram/conv1_rm_ram.xci"
verilog work "cores/ip1_bm_ram/ip1_bm_ram.xci"
verilog work "cores/pool1_rm_ram/pool1_rm_ram.xci"
verilog work "cores/conv2_rm_ram/conv2_rm_ram.xci"
verilog work "cores/conv1_bm_ram/conv1_bm_ram.xci"
verilog work "cores/pool2_rm_ram/pool2_rm_ram.xci"
verilog work "cores/ip1_rm_ram/ip1_rm_ram.xci"
verilog work "cores/ip1_wm_ram/ip1_wm_ram.xci"
verilog work "cores/conv2_bm_ram/conv2_bm_ram.xci"
verilog work "cores/conv1_wm_ram/conv1_wm_ram.xci"
verilog work "cores/conv2_wm_ram/conv2_wm_ram.xci"
