$date
	Wed Nov 22 10:36:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module l8q1_tb $end
$var wire 3 ! a [3:1] $end
$var wire 1 " y $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module uut $end
$var wire 3 & a [3:1] $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 1 ) x $end
$var wire 1 " y $end
$scope module stg0 $end
$var wire 1 ' clk $end
$var wire 1 * d $end
$var wire 1 ( reset $end
$var reg 1 + q $end
$upscope $end
$scope module stg1 $end
$var wire 1 ' clk $end
$var wire 1 , d $end
$var wire 1 ( reset $end
$var reg 1 - q $end
$upscope $end
$scope module stg2 $end
$var wire 1 ' clk $end
$var wire 1 . d $end
$var wire 1 ( reset $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
1.
0-
0,
0+
0*
1)
1(
0'
b0 &
1%
1$
0#
0"
b0 !
$end
#10
1#
1'
#20
1,
0#
0'
0$
0(
0%
0)
#30
1"
1-
1/
b11 !
b11 &
1#
1'
#40
0,
0#
0'
1%
1)
#50
0.
0"
0-
b1 !
b1 &
1#
1'
#60
1,
0#
0'
0%
0)
#70
0,
1*
1"
0.
1-
0/
b10 !
b10 &
1#
1'
#80
0"
0*
0#
0'
1%
1)
#90
1.
0-
b0 !
b0 &
1#
1'
#100
1,
0#
0'
0%
0)
#110
1"
1-
1/
b11 !
b11 &
1#
1'
#120
0,
0#
0'
1%
1)
#130
0.
0"
0-
b1 !
b1 &
1#
1'
#140
0#
0'
