dim is 8
A E4 L2 9
A E4 L2 9
A E4 L2 9
A E4 L2 10
A E4 L2 10
A E4 L2 10
Clocks to be reduced: [RemoveClock { clock_index: 2 }, RemoveClock { clock_index: 3 }, RemoveClock { clock_index: 1 }, RemoveClock { clock_index: 4 }] + [RemoveClock { clock_index: 8 }, RemoveClock { clock_index: 6 }, RemoveClock { clock_index: 7 }, RemoveClock { clock_index: 5 }]
removed_clock_count: 8
10 - 8
New dimension: 2
thread 'tests::clock_reduction::clock_removal_test::clock_removal_tests::test_no_used_clock_multi' panicked at src/tests/clock_reduction/clock_removal_test.rs:134:9:
assertion `left == right` failed: After removing the clocks, the dim should be 0
  left: 2
 right: 0
note: run with `RUST_BACKTRACE=1` environment variable to display a backtrace


failures:
    tests::clock_reduction::clock_removal_test::clock_removal_tests::test_no_used_clock_multi

test result: FAILED. 0 passed; 1 failed; 0 ignored; 0 measured; 593 filtered out; finished in 0.00s

