Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 10 10:31:50 2024
| Host         : vitis-VBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.545        0.000                      0                 7912        0.096        0.000                      0                 7912        4.020        0.000                       0                  3696  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.545        0.000                      0                 7912        0.096        0.000                      0                 7912        4.020        0.000                       0                  3696  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 4.924ns (58.936%)  route 3.431ns (41.064%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      4.406     7.964 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=1, routed)           1.364     9.328    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/dsp0_pd_p3
    SLICE_X36Y47         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/aclk
    SLICE_X36Y47         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 4.788ns (58.149%)  route 3.446ns (41.851%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.538     1.930    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X53Y65         LUT3 (Prop_lut3_I2_O)        0.299     2.229 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.940     3.169    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X37Y65         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.705 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     4.110    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     6.416 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.988     7.404    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.528 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.575     8.103    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.227    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3][0]
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.759 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.759    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.873 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.873    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.207 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.207    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[9]
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 4.650ns (56.807%)  route 3.536ns (43.193%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X39Y83         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.626     2.055    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X35Y78         LUT3 (Prop_lut3_I2_O)        0.124     2.179 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.473     2.652    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.188 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.665     3.853    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     6.159 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.869     7.028    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y86         LUT3 (Prop_lut3_I1_O)        0.124     7.152 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.902     8.055    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X47Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.179 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.179    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3][0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.711    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.825    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.159    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[9]
    SLICE_X47Y89         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X47Y89         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y89         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub24_reg_83_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 0.642ns (7.898%)  route 7.486ns (92.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y93         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/Q
                         net (fo=143, routed)         7.486     8.977    bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage0
    SLICE_X47Y64         LUT5 (Prop_lut5_I2_O)        0.124     9.101 r  bd_0_i/hls_inst/U0/sub24_reg_83[0]_i_1/O
                         net (fo=1, routed)           0.000     9.101    bd_0_i/hls_inst/U0/sub24_reg_83[0]_i_1_n_0
    SLICE_X47Y64         FDRE                                         r  bd_0_i/hls_inst/U0/sub24_reg_83_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y64         FDRE                                         r  bd_0_i/hls_inst/U0/sub24_reg_83_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y64         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/U0/sub24_reg_83_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 4.693ns (57.661%)  route 3.446ns (42.339%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.538     1.930    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X53Y65         LUT3 (Prop_lut3_I2_O)        0.299     2.229 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.940     3.169    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X37Y65         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.705 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     4.110    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     6.416 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.988     7.404    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.528 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.575     8.103    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.227    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3][0]
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.759 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.759    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.873 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.873    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.112 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.112    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[10]
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[0]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[0]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[10])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[10]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[10]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[11])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[11]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[11]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[12])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[12]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[12]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[13])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[13]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[13]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mul1_reg_295_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y79         FDRE                                         r  bd_0_i/hls_inst/U0/mul1_reg_295_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/mul1_reg_295_reg[37]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[63]_1[37]
    SLICE_X62Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.648 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1[37]_i_1__1/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1[37]_i_1__1_n_0
    SLICE_X62Y79         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/ap_clk
    SLICE_X62Y79         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[37]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mul1_reg_295_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X67Y79         FDRE                                         r  bd_0_i/hls_inst/U0/mul1_reg_295_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/mul1_reg_295_reg[42]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[63]_1[42]
    SLICE_X66Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1[42]_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1[42]_i_1__0_n_0
    SLICE_X66Y79         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/ap_clk
    SLICE_X66Y79         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[42]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y79         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mul_reg_290_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y85         FDRE                                         r  bd_0_i/hls_inst/U0/mul_reg_290_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/mul_reg_290_reg[51]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[63]_0[51]
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1[51]_i_1__1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1[51]_i_1__1_n_0
    SLICE_X62Y85         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/ap_clk
    SLICE_X62Y85         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[51]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y85         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mul9_reg_321_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X55Y83         FDRE                                         r  bd_0_i/hls_inst/U0/mul9_reg_321_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/mul9_reg_321_reg[34]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[63]_0[34]
    SLICE_X54Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1[34]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1[34]
    SLICE_X54Y83         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/ap_clk
    SLICE_X54Y83         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[34]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mul2_reg_326_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  bd_0_i/hls_inst/U0/mul2_reg_326_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/mul2_reg_326_reg[56]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[63]_1[56]
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1[56]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1[56]
    SLICE_X54Y90         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/ap_clk
    SLICE_X54Y90         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[56]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/din1_buf1_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w11_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub107_reg_126_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X39Y69         FDRE                                         r  bd_0_i/hls_inst/U0/w11_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w11_reg[31]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/w11[31]
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/sub107_reg_126[31]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/p_1_in[31]
    SLICE_X38Y69         FDRE                                         r  bd_0_i/hls_inst/U0/sub107_reg_126_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y69         FDRE                                         r  bd_0_i/hls_inst/U0/sub107_reg_126_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sub107_reg_126_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w02_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub245_reg_105_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/U0/w02_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w02_reg[18]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/w02[18]
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/sub245_reg_105[18]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/sub245_reg_105[18]_i_1_n_0
    SLICE_X36Y63         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_105_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X36Y63         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_105_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sub245_reg_105_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w02_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub245_reg_105_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X39Y70         FDRE                                         r  bd_0_i/hls_inst/U0/w02_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w02_reg[39]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/w02[39]
    SLICE_X38Y70         LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/sub245_reg_105[39]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/sub245_reg_105[39]_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_105_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_105_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sub245_reg_105_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w02_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub245_reg_105_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X43Y72         FDRE                                         r  bd_0_i/hls_inst/U0/w02_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w02_reg[43]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/w02[43]
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/sub245_reg_105[43]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/sub245_reg_105[43]_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_105_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y72         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_105_reg[43]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sub245_reg_105_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w02_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub245_reg_105_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X33Y72         FDRE                                         r  bd_0_i/hls_inst/U0/w02_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w02_reg[46]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/w02[46]
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/sub245_reg_105[46]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/sub245_reg_105[46]_i_1_n_0
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_105_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_105_reg[46]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sub245_reg_105_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y13   bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y16   bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y15   bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y17   bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y14   bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y18   bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y10   bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X44Y92  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y91  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y91  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y90  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][5]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][6]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y90  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y90  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y90  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl3/CLK



