<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='377' type='15'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='377'>// Bits 0..3</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4190' u='r' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4195' u='r' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4226' u='r' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
