{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523055207857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523055207860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  6 19:53:27 2018 " "Processing started: Fri Apr  6 19:53:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523055207860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523055207860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Registrador -c Registrador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Registrador -c Registrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523055207860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523055208112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523055208112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zbuffer-Behavior " "Found design unit 1: zbuffer-Behavior" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216372 ""} { "Info" "ISGN_ENTITY_NAME" "1 zbuffer " "Found entity 1: zbuffer" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523055216372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3_to_8-rtl " "Found design unit 1: dec3_to_8-rtl" {  } { { "dec3_to_8.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/dec3_to_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216373 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3_to_8 " "Found entity 1: dec3_to_8" {  } { { "dec3_to_8.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/dec3_to_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523055216373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_bank_placa.vhd 2 1 " "Using design file register_bank_placa.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank_placa-structural " "Found design unit 1: register_bank_placa-structural" {  } { { "register_bank_placa.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216425 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank_placa " "Found entity 1: register_bank_placa" {  } { { "register_bank_placa.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523055216425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_bank_placa " "Elaborating entity \"register_bank_placa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523055216426 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out register_bank_placa.vhd(8) " "VHDL Signal Declaration warning at register_bank_placa.vhd(8): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "register_bank_placa.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523055216429 "|register_bank_placa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3_to_8 dec3_to_8:dec3_to_8_instance_1 " "Elaborating entity \"dec3_to_8\" for hierarchy \"dec3_to_8:dec3_to_8_instance_1\"" {  } { { "register_bank_placa.vhd" "dec3_to_8_instance_1" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523055216430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216434 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523055216434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:\\G1:0:reg_instance " "Elaborating entity \"reg\" for hierarchy \"reg:\\G1:0:reg_instance\"" {  } { { "register_bank_placa.vhd" "\\G1:0:reg_instance" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523055216434 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load reg.vhd(28) " "VHDL Process Statement warning at reg.vhd(28): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/reg.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523055216434 "|reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zbuffer zbuffer:\\G1:0:buffer_instance " "Elaborating entity \"zbuffer\" for hierarchy \"zbuffer:\\G1:0:buffer_instance\"" {  } { { "register_bank_placa.vhd" "\\G1:0:buffer_instance" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523055216435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin2hex.vhd 2 1 " "Using design file bin2hex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-LogicFunction " "Found design unit 1: bin2hex-LogicFunction" {  } { { "bin2hex.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/bin2hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216441 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523055216441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523055216441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:bin2hex_instance " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:bin2hex_instance\"" {  } { { "register_bank_placa.vhd" "bin2hex_instance" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523055216441 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:7:buffer_instance\|F\[0\] " "Converted tri-state buffer \"zbuffer:\\G1:7:buffer_instance\|F\[0\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:7:buffer_instance\|F\[1\] " "Converted tri-state buffer \"zbuffer:\\G1:7:buffer_instance\|F\[1\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:7:buffer_instance\|F\[2\] " "Converted tri-state buffer \"zbuffer:\\G1:7:buffer_instance\|F\[2\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:7:buffer_instance\|F\[3\] " "Converted tri-state buffer \"zbuffer:\\G1:7:buffer_instance\|F\[3\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:6:buffer_instance\|F\[0\] " "Converted tri-state buffer \"zbuffer:\\G1:6:buffer_instance\|F\[0\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:6:buffer_instance\|F\[1\] " "Converted tri-state buffer \"zbuffer:\\G1:6:buffer_instance\|F\[1\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:6:buffer_instance\|F\[2\] " "Converted tri-state buffer \"zbuffer:\\G1:6:buffer_instance\|F\[2\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:6:buffer_instance\|F\[3\] " "Converted tri-state buffer \"zbuffer:\\G1:6:buffer_instance\|F\[3\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:5:buffer_instance\|F\[0\] " "Converted tri-state buffer \"zbuffer:\\G1:5:buffer_instance\|F\[0\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:5:buffer_instance\|F\[1\] " "Converted tri-state buffer \"zbuffer:\\G1:5:buffer_instance\|F\[1\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:5:buffer_instance\|F\[2\] " "Converted tri-state buffer \"zbuffer:\\G1:5:buffer_instance\|F\[2\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:5:buffer_instance\|F\[3\] " "Converted tri-state buffer \"zbuffer:\\G1:5:buffer_instance\|F\[3\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:4:buffer_instance\|F\[0\] " "Converted tri-state buffer \"zbuffer:\\G1:4:buffer_instance\|F\[0\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:4:buffer_instance\|F\[1\] " "Converted tri-state buffer \"zbuffer:\\G1:4:buffer_instance\|F\[1\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:4:buffer_instance\|F\[2\] " "Converted tri-state buffer \"zbuffer:\\G1:4:buffer_instance\|F\[2\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:4:buffer_instance\|F\[3\] " "Converted tri-state buffer \"zbuffer:\\G1:4:buffer_instance\|F\[3\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:3:buffer_instance\|F\[0\] " "Converted tri-state buffer \"zbuffer:\\G1:3:buffer_instance\|F\[0\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:3:buffer_instance\|F\[1\] " "Converted tri-state buffer \"zbuffer:\\G1:3:buffer_instance\|F\[1\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:3:buffer_instance\|F\[2\] " "Converted tri-state buffer \"zbuffer:\\G1:3:buffer_instance\|F\[2\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:3:buffer_instance\|F\[3\] " "Converted tri-state buffer \"zbuffer:\\G1:3:buffer_instance\|F\[3\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:2:buffer_instance\|F\[0\] " "Converted tri-state buffer \"zbuffer:\\G1:2:buffer_instance\|F\[0\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:2:buffer_instance\|F\[1\] " "Converted tri-state buffer \"zbuffer:\\G1:2:buffer_instance\|F\[1\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:2:buffer_instance\|F\[2\] " "Converted tri-state buffer \"zbuffer:\\G1:2:buffer_instance\|F\[2\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:2:buffer_instance\|F\[3\] " "Converted tri-state buffer \"zbuffer:\\G1:2:buffer_instance\|F\[3\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:1:buffer_instance\|F\[0\] " "Converted tri-state buffer \"zbuffer:\\G1:1:buffer_instance\|F\[0\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:1:buffer_instance\|F\[1\] " "Converted tri-state buffer \"zbuffer:\\G1:1:buffer_instance\|F\[1\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:1:buffer_instance\|F\[2\] " "Converted tri-state buffer \"zbuffer:\\G1:1:buffer_instance\|F\[2\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:1:buffer_instance\|F\[3\] " "Converted tri-state buffer \"zbuffer:\\G1:1:buffer_instance\|F\[3\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:0:buffer_instance\|F\[0\] " "Converted tri-state buffer \"zbuffer:\\G1:0:buffer_instance\|F\[0\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:0:buffer_instance\|F\[1\] " "Converted tri-state buffer \"zbuffer:\\G1:0:buffer_instance\|F\[1\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:0:buffer_instance\|F\[2\] " "Converted tri-state buffer \"zbuffer:\\G1:0:buffer_instance\|F\[2\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zbuffer:\\G1:0:buffer_instance\|F\[3\] " "Converted tri-state buffer \"zbuffer:\\G1:0:buffer_instance\|F\[3\]\" feeding internal logic into a wire" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/zbuffer.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1523055216709 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1523055216709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "register_bank_placa.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523055216903 "|register_bank_placa|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "register_bank_placa.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523055216903 "|register_bank_placa|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "register_bank_placa.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523055216903 "|register_bank_placa|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "register_bank_placa.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Registrador/register_bank_placa.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523055216903 "|register_bank_placa|data_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523055216903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523055216967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523055217257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523055217257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523055217311 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523055217311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523055217311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523055217311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523055217330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  6 19:53:37 2018 " "Processing ended: Fri Apr  6 19:53:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523055217330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523055217330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523055217330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523055217330 ""}
