Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: vending_machine_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vending_machine_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vending_machine_controller"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : vending_machine_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/MarianoF/vhdl_projects/useful_snipets/Pkg_Util.vhd" in Library work.
Architecture pkg_util of Entity pkg_util is up to date.
Compiling vhdl file "C:/MarianoF/vhdl_projects/useful_snipets/ContadorDes.vhd" in Library work.
Architecture behavioral of Entity contadordes is up to date.
Compiling vhdl file "C:/MarianoF/vhdl_projects/ISE/vending_machine/debounce.vhd" in Library work.
Entity <debounce> compiled.
Entity <debounce> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/MarianoF/vhdl_projects/ISE/vending_machine/vending_machine.vhd" in Library work.
Architecture behavioral of Entity vending_machine_controller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vending_machine_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contadordes> in library <work> (architecture <behavioral>) with generics.
	G_CNT_MAX = 50000000

Analyzing hierarchy for entity <debounce> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <contadordes> in library <work> (architecture <behavioral>) with generics.
	G_CNT_MAX = 2500000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vending_machine_controller> in library <work> (Architecture <behavioral>).
Entity <vending_machine_controller> analyzed. Unit <vending_machine_controller> generated.

Analyzing generic Entity <contadordes.1> in library <work> (Architecture <behavioral>).
	G_CNT_MAX = 50000000
Entity <contadordes.1> analyzed. Unit <contadordes.1> generated.

Analyzing Entity <debounce> in library <work> (Architecture <behavioral>).
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing generic Entity <contadordes.2> in library <work> (Architecture <behavioral>).
	G_CNT_MAX = 2500000
Entity <contadordes.2> analyzed. Unit <contadordes.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <contadordes_1>.
    Related source file is "C:/MarianoF/vhdl_projects/useful_snipets/ContadorDes.vhd".
    Found 1-bit register for signal <o_tc>.
    Found 26-bit register for signal <r_cuenta>.
    Found 26-bit subtractor for signal <s_cuenta$addsub0000> created at line 63.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <contadordes_1> synthesized.


Synthesizing Unit <contadordes_2>.
    Related source file is "C:/MarianoF/vhdl_projects/useful_snipets/ContadorDes.vhd".
    Found 1-bit register for signal <o_tc>.
    Found 22-bit down counter for signal <r_cuenta>.
    Found 22-bit subtractor for signal <s_cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <contadordes_2> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "C:/MarianoF/vhdl_projects/ISE/vending_machine/debounce.vhd".
    Found 1-bit register for signal <o_stale>.
    Found 1-bit register for signal <i_trig_current>.
    Found 1-bit register for signal <i_trig_previous>.
    Found 1-bit register for signal <shot>.
    Found 1-bit register for signal <shot_latch>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <vending_machine_controller>.
    Related source file is "C:/MarianoF/vhdl_projects/ISE/vending_machine/vending_machine.vhd".
    Found finite state machine <FSM_0> for signal <vending_machine_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 29                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | e_0                                            |
    | Power Up State     | e_0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <o_no>.
    Found 1-bit register for signal <o_do>.
    Found 1-bit register for signal <o_co>.
    Found 1-bit register for signal <o_ni_stale>.
    Found 1-bit register for signal <o_di_stale>.
    Found 1-bit register for signal <o_qi_stale>.
    Found 1-bit register for signal <s_clr>.
    Found 1-bit register for signal <s_en_cntr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <vending_machine_controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 22-bit subtractor                                     : 3
 26-bit subtractor                                     : 1
# Counters                                             : 3
 22-bit down counter                                   : 3
# Registers                                            : 28
 1-bit register                                        : 27
 26-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <vending_machine_state/FSM> on signal <vending_machine_state[1:4]> with user encoding.
--------------------
 State  | Encoding
--------------------
 e_0    | 0000
 e_5    | 0001
 e_10   | 0010
 e_15   | 0011
 e_20   | 0100
 e_25   | 0101
 e_30   | 0110
 e_35   | 0111
 e_40   | 1000
 e_45   | 1001
 e_wt   | 1010
 e_wt_2 | 1011
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 4
 22-bit subtractor                                     : 3
 26-bit subtractor                                     : 1
# Counters                                             : 3
 22-bit down counter                                   : 3
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vending_machine_controller> ...

Optimizing unit <contadordes_1> ...

Optimizing unit <debounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vending_machine_controller, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vending_machine_controller.ngr
Top Level Output File Name         : vending_machine_controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 573
#      GND                         : 1
#      INV                         : 152
#      LUT1                        : 7
#      LUT2                        : 11
#      LUT3                        : 13
#      LUT3_L                      : 2
#      LUT4                        : 53
#      LUT4_L                      : 3
#      MUXCY                       : 169
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 158
# FlipFlops/Latches                : 123
#      FD                          : 11
#      FDE                         : 14
#      FDR                         : 40
#      FDRS                        : 4
#      FDS                         : 36
#      FDSE                        : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 4
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      148  out of   4656     3%  
 Number of Slice Flip Flops:            123  out of   9312     1%  
 Number of 4 input LUTs:                241  out of   9312     2%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 123   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.292ns (Maximum Frequency: 120.598MHz)
   Minimum input arrival time before clock: 5.260ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.292ns (frequency: 120.598MHz)
  Total number of paths / destination ports: 2443 / 166
-------------------------------------------------------------------------
Delay:               8.292ns (Levels of Logic = 29)
  Source:            contador_des/r_cuenta_0 (FF)
  Destination:       contador_des/o_tc (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: contador_des/r_cuenta_0 to contador_des/o_tc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             2   0.591   0.622  contador_des/r_cuenta_0 (contador_des/r_cuenta_0)
     LUT1:I0->O            1   0.704   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<0>_rt (contador_des/Msub_s_cuenta_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<0> (contador_des/Msub_s_cuenta_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<1> (contador_des/Msub_s_cuenta_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<2> (contador_des/Msub_s_cuenta_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<3> (contador_des/Msub_s_cuenta_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<4> (contador_des/Msub_s_cuenta_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<5> (contador_des/Msub_s_cuenta_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<6> (contador_des/Msub_s_cuenta_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<7> (contador_des/Msub_s_cuenta_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<8> (contador_des/Msub_s_cuenta_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<9> (contador_des/Msub_s_cuenta_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<10> (contador_des/Msub_s_cuenta_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<11> (contador_des/Msub_s_cuenta_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<12> (contador_des/Msub_s_cuenta_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<13> (contador_des/Msub_s_cuenta_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<14> (contador_des/Msub_s_cuenta_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<15> (contador_des/Msub_s_cuenta_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<16> (contador_des/Msub_s_cuenta_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<17> (contador_des/Msub_s_cuenta_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<18> (contador_des/Msub_s_cuenta_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<19> (contador_des/Msub_s_cuenta_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<20> (contador_des/Msub_s_cuenta_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<21> (contador_des/Msub_s_cuenta_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<22> (contador_des/Msub_s_cuenta_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  contador_des/Msub_s_cuenta_addsub0000_cy<23> (contador_des/Msub_s_cuenta_addsub0000_cy<23>)
     XORCY:CI->O           2   0.804   0.451  contador_des/Msub_s_cuenta_addsub0000_xor<24> (contador_des/s_cuenta_addsub0000<24>)
     LUT4:I3->O            1   0.704   0.455  contador_des/s_tc_cmp_eq0000119 (contador_des/s_tc_cmp_eq0000119)
     LUT4:I2->O            1   0.704   0.424  contador_des/s_tc_cmp_eq0000171 (contador_des/s_tc_cmp_eq0000171)
     LUT4:I3->O            1   0.704   0.000  contador_des/s_tc_cmp_eq0000384 (contador_des/s_tc)
     FDR:D                     0.308          contador_des/o_tc
    ----------------------------------------
    Total                      8.292ns (6.340ns logic, 1.952ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 131 / 123
-------------------------------------------------------------------------
Offset:              5.260ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       contador_des/r_cuenta_25 (FF)
  Destination Clock: clk rising

  Data Path: rst to contador_des/r_cuenta_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.359  rst_IBUF (rst_IBUF)
     LUT2:I1->O           18   0.704   1.068  contador_des/s_cuenta<0>1_SW0 (N20)
     FDSE:S                    0.911          contador_des/r_cuenta_0
    ----------------------------------------
    Total                      5.260ns (2.833ns logic, 2.427ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            o_do (FF)
  Destination:       o_do (PAD)
  Source Clock:      clk rising

  Data Path: o_do to o_do
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  o_do (o_do_OBUF)
     OBUF:I->O                 3.272          o_do_OBUF (o_do)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.91 secs
 
--> 

Total memory usage is 4513448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

