library IEEE;
use std_logic_1164.all;


entity LEDTile is

port()


end entity LEDTile;

