{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665612258648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665612258648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 09:04:18 2022 " "Processing started: Thu Oct 13 09:04:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665612258648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665612258648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH01 -c DATAPATH01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH01 -c DATAPATH01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665612258648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665612259012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665612259012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath01.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH01 " "Found entity 1: DATAPATH01" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612265965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665612265965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH01 " "Elaborating entity \"DATAPATH01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665612266161 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE C:/Users/sneha/Downloads/InstrMem.mif " "Can't find a definition for parameter LPM_FILE -- assuming C:/Users/sneha/Downloads/InstrMem.mif was intended to be a quoted string" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 24 744 856 120 "inst2" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1665612266204 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE C:/Users/sneha/Downloads/DataMem.mif " "Can't find a definition for parameter LPM_FILE -- assuming C:/Users/sneha/Downloads/DataMem.mif was intended to be a quoted string" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { -32 1416 1528 64 "inst3" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1665612266204 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "INSTRUCION\[19..0\] " "Pin \"INSTRUCION\[19..0\]\" overlaps another pin, block, or symbol" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 88 912 1109 104 "INSTRUCION\[19..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665612266204 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MUX2bit2way inst9 " "Block or symbol \"MUX2bit2way\" of instance \"inst9\" overlaps another block or symbol" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 432 1280 1408 528 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665612266204 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "FourWayEightBitMultiplexer inst16 " "Block or symbol \"FourWayEightBitMultiplexer\" of instance \"inst16\" overlaps another block or symbol" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 88 1240 1368 216 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665612266204 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst24 " "Primitive \"GND\" of instance \"inst24\" not used" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 688 1168 1200 720 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665612266204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/controlunit/controlunit.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/controlunit/controlunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controlUNIT " "Found entity 1: controlUNIT" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/controlunit/controlunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUNIT controlUNIT:inst8 " "Elaborating entity \"controlUNIT\" for hierarchy \"controlUNIT:inst8\"" {  } { { "DATAPATH01.bdf" "inst8" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 544 928 1144 768 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266248 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst39 " "Block or symbol \"AND4\" of instance \"inst39\" overlaps another block or symbol" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/controlunit/controlunit.bdf" { { 872 200 264 952 "inst39" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665612266248 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst41 " "Block or symbol \"AND4\" of instance \"inst41\" overlaps another block or symbol" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/controlunit/controlunit.bdf" { { 1032 200 264 1112 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665612266248 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst73 " "Block or symbol \"NOT\" of instance \"inst73\" overlaps another block or symbol" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/controlunit/controlunit.bdf" { { 1224 136 184 1256 "inst73" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1665612266248 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst14 " "Primitive \"OR2\" of instance \"inst14\" not used" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/controlunit/controlunit.bdf" { { 336 648 712 384 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665612266248 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst17 " "Primitive \"GND\" of instance \"inst17\" not used" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/controlunit/controlunit.bdf" { { 376 608 640 408 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665612266248 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst96 " "Primitive \"GND\" of instance \"inst96\" not used" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/controlunit/controlunit.bdf" { { 1288 896 928 1320 "inst96" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665612266248 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/demux1i_2o/demux1i_2o.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/demux1i_2o/demux1i_2o.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX1I_2O " "Found entity 1: DEMUX1I_2O" {  } { { "demux1i_2o.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/demux1i_2o/demux1i_2o.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX1I_2O controlUNIT:inst8\|DEMUX1I_2O:inst79 " "Elaborating entity \"DEMUX1I_2O\" for hierarchy \"controlUNIT:inst8\|DEMUX1I_2O:inst79\"" {  } { { "controlunit.bdf" "inst79" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/controlunit/controlunit.bdf" { { 136 808 904 232 "inst79" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst2 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst2\"" {  } { { "DATAPATH01.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 24 744 856 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst2 " "Elaborated megafunction instantiation \"LPM_ROM:inst2\"" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 24 744 856 120 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst2 " "Instantiated megafunction \"LPM_ROM:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612266319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE C:/Users/sneha/Downloads/InstrMem.mif " "Parameter \"LPM_FILE\" = \"C:/Users/sneha/Downloads/InstrMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612266319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 32 " "Parameter \"LPM_NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612266319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612266319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612266319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 5 " "Parameter \"LPM_WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612266319 ""}  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 24 744 856 120 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665612266319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst2\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst2\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst2\|altrom:srom LPM_ROM:inst2 " "Elaborated megafunction instantiation \"LPM_ROM:inst2\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst2\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 24 744 856 120 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst2 " "Elaborated megafunction instantiation \"LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst2\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 24 744 856 120 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3191 " "Found entity 1: altsyncram_3191" {  } { { "db/altsyncram_3191.tdf" "" { Text "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/db/altsyncram_3191.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665612266489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3191 LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_3191:auto_generated " "Elaborating entity \"altsyncram_3191\" for hierarchy \"LPM_ROM:inst2\|altrom:srom\|altsyncram:rom_block\|altsyncram_3191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/pc8bit/pc8bit.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/pc8bit/pc8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC8bit " "Found entity 1: PC8bit" {  } { { "pc8bit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC8bit PC8bit:inst " "Elaborating entity \"PC8bit\" for hierarchy \"PC8bit:inst\"" {  } { { "DATAPATH01.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 16 520 672 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266548 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst4 " "Primitive \"GND\" of instance \"inst4\" not used" {  } { { "pc8bit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { { 440 416 448 472 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665612266548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/reg8bit/reg8bit.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/reg8bit/reg8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Found entity 1: reg8bit" {  } { { "reg8bit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/reg8bit/reg8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8bit PC8bit:inst\|reg8bit:inst " "Elaborating entity \"reg8bit\" for hierarchy \"PC8bit:inst\|reg8bit:inst\"" {  } { { "pc8bit.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { { 200 848 984 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266573 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/reg4bit/reg4bit.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/reg4bit/reg4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bit " "Found entity 1: reg4bit" {  } { { "reg4bit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/reg4bit/reg4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bit PC8bit:inst\|reg8bit:inst\|reg4bit:inst " "Elaborating entity \"reg4bit\" for hierarchy \"PC8bit:inst\|reg8bit:inst\|reg4bit:inst\"" {  } { { "reg8bit.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/reg8bit/reg8bit.bdf" { { 224 544 680 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266593 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/mux8bit2way/mux8bit2way.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/mux8bit2way/mux8bit2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8bit2way " "Found entity 1: MUX8bit2way" {  } { { "mux8bit2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux8bit2way/mux8bit2way.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8bit2way PC8bit:inst\|MUX8bit2way:inst2 " "Elaborating entity \"MUX8bit2way\" for hierarchy \"PC8bit:inst\|MUX8bit2way:inst2\"" {  } { { "pc8bit.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { { 248 560 696 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/mux_bus/mux_bus.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/mux_bus/mux_bus.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_bus " "Found entity 1: MUX_bus" {  } { { "mux_bus.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux_bus/mux_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_bus PC8bit:inst\|MUX8bit2way:inst2\|MUX_bus:inst " "Elaborating entity \"MUX_bus\" for hierarchy \"PC8bit:inst\|MUX8bit2way:inst2\|MUX_bus:inst\"" {  } { { "mux8bit2way.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux8bit2way/mux8bit2way.bdf" { { 192 368 496 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/mux1bits2way/mux1bits2way.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/mux1bits2way/mux1bits2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1BITS2WAY " "Found entity 1: MUX1BITS2WAY" {  } { { "mux1bits2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux1bits2way/mux1bits2way.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1BITS2WAY PC8bit:inst\|MUX8bit2way:inst2\|MUX_bus:inst\|MUX1BITS2WAY:inst " "Elaborating entity \"MUX1BITS2WAY\" for hierarchy \"PC8bit:inst\|MUX8bit2way:inst2\|MUX_bus:inst\|MUX1BITS2WAY:inst\"" {  } { { "mux_bus.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux_bus/mux_bus.bdf" { { 352 712 808 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/eightbitadder/eightbitadder.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/eightbitadder/eightbitadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitAdder " "Found entity 1: EightBitAdder" {  } { { "eightbitadder.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/eightbitadder/eightbitadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAdder PC8bit:inst\|EightBitAdder:inst3 " "Elaborating entity \"EightBitAdder\" for hierarchy \"PC8bit:inst\|EightBitAdder:inst3\"" {  } { { "pc8bit.bdf" "inst3" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/pc8bit/pc8bit.bdf" { { 336 264 392 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/lab2fulladder/fulladder.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/lab2fulladder/fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fulladder.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/lab2fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder PC8bit:inst\|EightBitAdder:inst3\|fullAdder:inst7 " "Elaborating entity \"fullAdder\" for hierarchy \"PC8bit:inst\|EightBitAdder:inst3\|fullAdder:inst7\"" {  } { { "eightbitadder.bdf" "inst7" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/eightbitadder/eightbitadder.bdf" { { 192 1080 1176 288 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266715 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/lab2/halfadder.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/lab2/halfadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfadder.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/lab2/halfadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder PC8bit:inst\|EightBitAdder:inst3\|fullAdder:inst7\|halfAdder:inst2 " "Elaborating entity \"halfAdder\" for hierarchy \"PC8bit:inst\|EightBitAdder:inst3\|fullAdder:inst7\|halfAdder:inst2\"" {  } { { "fulladder.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/lab2fulladder/fulladder.bdf" { { 312 976 1072 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/alu/alu.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/alu/alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "DATAPATH01.bdf" "inst1" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 288 1608 1824 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/fourwayeightbitmultiplexer/fourwayeightbitmultiplexer.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/fourwayeightbitmultiplexer/fourwayeightbitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourWayEightBitMultiplexer " "Found entity 1: FourWayEightBitMultiplexer" {  } { { "fourwayeightbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayeightbitmultiplexer/fourwayeightbitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourWayEightBitMultiplexer ALU:inst1\|FourWayEightBitMultiplexer:inst5 " "Elaborating entity \"FourWayEightBitMultiplexer\" for hierarchy \"ALU:inst1\|FourWayEightBitMultiplexer:inst5\"" {  } { { "alu.bdf" "inst5" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { { 256 976 1104 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266826 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/fourwayfourbitmultiplexer/fourwayfourbitmultiplexer.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/fourwayfourbitmultiplexer/fourwayfourbitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourWayFourBitMultiplexer " "Found entity 1: FourWayFourBitMultiplexer" {  } { { "fourwayfourbitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayfourbitmultiplexer/fourwayfourbitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266848 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourWayFourBitMultiplexer ALU:inst1\|FourWayEightBitMultiplexer:inst5\|FourWayFourBitMultiplexer:inst2 " "Elaborating entity \"FourWayFourBitMultiplexer\" for hierarchy \"ALU:inst1\|FourWayEightBitMultiplexer:inst5\|FourWayFourBitMultiplexer:inst2\"" {  } { { "fourwayeightbitmultiplexer.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayeightbitmultiplexer/fourwayeightbitmultiplexer.bdf" { { 216 560 688 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/fourwayonebitmultiplexer/fourwayonebitmultiplexer.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/fourwayonebitmultiplexer/fourwayonebitmultiplexer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourWayOneBitMultiplexer " "Found entity 1: FourWayOneBitMultiplexer" {  } { { "fourwayonebitmultiplexer.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayonebitmultiplexer/fourwayonebitmultiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourWayOneBitMultiplexer ALU:inst1\|FourWayEightBitMultiplexer:inst5\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst3 " "Elaborating entity \"FourWayOneBitMultiplexer\" for hierarchy \"ALU:inst1\|FourWayEightBitMultiplexer:inst5\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst3\"" {  } { { "fourwayfourbitmultiplexer.bdf" "inst3" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourwayfourbitmultiplexer/fourwayfourbitmultiplexer.bdf" { { 96 696 832 256 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266876 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/bitwisexor/eightbitxor.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/bitwisexor/eightbitxor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitXOR " "Found entity 1: EightBitXOR" {  } { { "eightbitxor.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/bitwisexor/eightbitxor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitXOR ALU:inst1\|EightBitXOR:inst8 " "Elaborating entity \"EightBitXOR\" for hierarchy \"ALU:inst1\|EightBitXOR:inst8\"" {  } { { "alu.bdf" "inst8" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { { 224 304 456 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/rightarithmeticshift/rightshift.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/rightarithmeticshift/rightshift.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RightShift " "Found entity 1: RightShift" {  } { { "rightshift.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/rightarithmeticshift/rightshift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266952 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShift ALU:inst1\|RightShift:inst4 " "Elaborating entity \"RightShift\" for hierarchy \"ALU:inst1\|RightShift:inst4\"" {  } { { "alu.bdf" "inst4" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { { 288 600 728 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266956 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/eightbitcomparator/eightbitcomparator.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/eightbitcomparator/eightbitcomparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitComparator " "Found entity 1: EightBitComparator" {  } { { "eightbitcomparator.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/eightbitcomparator/eightbitcomparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612266977 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612266977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitComparator ALU:inst1\|EightBitComparator:inst2 " "Elaborating entity \"EightBitComparator\" for hierarchy \"ALU:inst1\|EightBitComparator:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/alu/alu.bdf" { { 424 600 728 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612266977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/fourbitcomparator/fourbitcomparator.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/fourbitcomparator/fourbitcomparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitComparator " "Found entity 1: FourBitComparator" {  } { { "fourbitcomparator.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourbitcomparator/fourbitcomparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitComparator ALU:inst1\|EightBitComparator:inst2\|FourBitComparator:inst " "Elaborating entity \"FourBitComparator\" for hierarchy \"ALU:inst1\|EightBitComparator:inst2\|FourBitComparator:inst\"" {  } { { "eightbitcomparator.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/eightbitcomparator/eightbitcomparator.bdf" { { 160 488 624 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267000 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/comparator/comparator.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/comparator/comparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/comparator/comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator ALU:inst1\|EightBitComparator:inst2\|FourBitComparator:inst\|comparator:inst " "Elaborating entity \"comparator\" for hierarchy \"ALU:inst1\|EightBitComparator:inst2\|FourBitComparator:inst\|comparator:inst\"" {  } { { "fourbitcomparator.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/fourbitcomparator/fourbitcomparator.bdf" { { 80 360 456 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/regfile16by8bit/regfile16by8bit.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/regfile16by8bit/regfile16by8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regFile16by8bit " "Found entity 1: regFile16by8bit" {  } { { "regfile16by8bit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/regfile16by8bit/regfile16by8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267052 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile16by8bit regFile16by8bit:inst4 " "Elaborating entity \"regFile16by8bit\" for hierarchy \"regFile16by8bit:inst4\"" {  } { { "DATAPATH01.bdf" "inst4" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 160 1016 1184 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/mux16/mux16.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/mux16/mux16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX16 " "Found entity 1: MUX16" {  } { { "mux16.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux16/mux16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX16 regFile16by8bit:inst4\|MUX16:inst17 " "Elaborating entity \"MUX16\" for hierarchy \"regFile16by8bit:inst4\|MUX16:inst17\"" {  } { { "regfile16by8bit.bdf" "inst17" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/regfile16by8bit/regfile16by8bit.bdf" { { 16 1544 1720 336 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267077 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/mux8bit4way/mux8bit4way.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/mux8bit4way/mux8bit4way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8bit4way " "Found entity 1: MUX8bit4way" {  } { { "mux8bit4way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux8bit4way/mux8bit4way.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8bit4way regFile16by8bit:inst4\|MUX16:inst17\|MUX8bit4way:inst " "Elaborating entity \"MUX8bit4way\" for hierarchy \"regFile16by8bit:inst4\|MUX16:inst17\|MUX8bit4way:inst\"" {  } { { "mux16.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux16/mux16.bdf" { { 240 920 1088 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267118 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/dcdr4bit/dcdr4bit.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/dcdr4bit/dcdr4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dcdr4bit " "Found entity 1: dcdr4bit" {  } { { "dcdr4bit.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/dcdr4bit/dcdr4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcdr4bit regFile16by8bit:inst4\|dcdr4bit:inst16 " "Elaborating entity \"dcdr4bit\" for hierarchy \"regFile16by8bit:inst4\|dcdr4bit:inst16\"" {  } { { "regfile16by8bit.bdf" "inst16" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/regfile16by8bit/regfile16by8bit.bdf" { { 272 120 288 592 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/decoderclkfree/dcdrclkfree.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/decoderclkfree/dcdrclkfree.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dcdrCLKfree " "Found entity 1: dcdrCLKfree" {  } { { "dcdrclkfree.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/decoderclkfree/dcdrclkfree.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcdrCLKfree regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst " "Elaborating entity \"dcdrCLKfree\" for hierarchy \"regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst\"" {  } { { "dcdr4bit.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/dcdr4bit/dcdr4bit.bdf" { { 152 528 680 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/demux8bit16way/demux8bit16way.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/demux8bit16way/demux8bit16way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX8bit16way " "Found entity 1: DEMUX8bit16way" {  } { { "demux8bit16way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/demux8bit16way/demux8bit16way.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX8bit16way regFile16by8bit:inst4\|DEMUX8bit16way:inst19 " "Elaborating entity \"DEMUX8bit16way\" for hierarchy \"regFile16by8bit:inst4\|DEMUX8bit16way:inst19\"" {  } { { "regfile16by8bit.bdf" "inst19" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/regfile16by8bit/regfile16by8bit.bdf" { { -200 672 992 -56 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/demux8bit2way/demux8bit2way.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/demux8bit2way/demux8bit2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX8BIT2WAY " "Found entity 1: DEMUX8BIT2WAY" {  } { { "demux8bit2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/demux8bit2way/demux8bit2way.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267430 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX8BIT2WAY regFile16by8bit:inst4\|DEMUX8bit16way:inst19\|DEMUX8BIT2WAY:inst5 " "Elaborating entity \"DEMUX8BIT2WAY\" for hierarchy \"regFile16by8bit:inst4\|DEMUX8bit16way:inst19\|DEMUX8BIT2WAY:inst5\"" {  } { { "demux8bit16way.bdf" "inst5" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/demux8bit16way/demux8bit16way.bdf" { { 24 512 672 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/demux4bit2way/demux4bit2way.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/demux4bit2way/demux4bit2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX4BIT2WAY " "Found entity 1: DEMUX4BIT2WAY" {  } { { "demux4bit2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/demux4bit2way/demux4bit2way.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX4BIT2WAY regFile16by8bit:inst4\|DEMUX8bit16way:inst19\|DEMUX8BIT2WAY:inst5\|DEMUX4BIT2WAY:inst " "Elaborating entity \"DEMUX4BIT2WAY\" for hierarchy \"regFile16by8bit:inst4\|DEMUX8bit16way:inst19\|DEMUX8BIT2WAY:inst5\|DEMUX4BIT2WAY:inst\"" {  } { { "demux8bit2way.bdf" "inst" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/demux8bit2way/demux8bit2way.bdf" { { 240 576 704 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst3 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst3\"" {  } { { "DATAPATH01.bdf" "inst3" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { -32 1416 1528 64 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst3 " "Elaborated megafunction instantiation \"LPM_ROM:inst3\"" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { -32 1416 1528 64 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst3 " "Instantiated megafunction \"LPM_ROM:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612267744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE C:/Users/sneha/Downloads/DataMem.mif " "Parameter \"LPM_FILE\" = \"C:/Users/sneha/Downloads/DataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612267744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 32 " "Parameter \"LPM_NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612267744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612267744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612267744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 5 " "Parameter \"LPM_WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665612267744 ""}  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { -32 1416 1528 64 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665612267744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst3\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst3\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267761 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst3\|altrom:srom LPM_ROM:inst3 " "Elaborated megafunction instantiation \"LPM_ROM:inst3\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst3\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { -32 1416 1528 64 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst3 " "Elaborated megafunction instantiation \"LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst3\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { -32 1416 1528 64 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3r81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3r81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3r81 " "Found entity 1: altsyncram_3r81" {  } { { "db/altsyncram_3r81.tdf" "" { Text "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/db/altsyncram_3r81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665612267837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3r81 LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block\|altsyncram_3r81:auto_generated " "Elaborating entity \"altsyncram_3r81\" for hierarchy \"LPM_ROM:inst3\|altrom:srom\|altsyncram:rom_block\|altsyncram_3r81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/mux2bit2way/mux2bit2way.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/mux2bit2way/mux2bit2way.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2bit2way " "Found entity 1: MUX2bit2way" {  } { { "mux2bit2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux2bit2way/mux2bit2way.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2bit2way MUX2bit2way:inst19 " "Elaborating entity \"MUX2bit2way\" for hierarchy \"MUX2bit2way:inst19\"" {  } { { "DATAPATH01.bdf" "inst19" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 152 1488 1616 248 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/sneha/onedrive/documents/datapath01comp/subtractor/subtractor.bdf 1 1 " "Using design file /users/sneha/onedrive/documents/datapath01comp/subtractor/subtractor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "subtractor.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/subtractor/subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665612267954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665612267954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor Subtractor:inst20 " "Elaborating entity \"Subtractor\" for hierarchy \"Subtractor:inst20\"" {  } { { "DATAPATH01.bdf" "inst20" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 296 576 720 392 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612267954 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IMM\[5\]\" " "Converted tri-state node \"IMM\[5\]\" into a selector" {  } { { "mux1bits2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux1bits2way/mux1bits2way.bdf" { { 304 672 736 352 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IMM\[4\]\" " "Converted tri-state node \"IMM\[4\]\" into a selector" {  } { { "mux1bits2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux1bits2way/mux1bits2way.bdf" { { 304 672 736 352 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IMM\[3\]\" " "Converted tri-state node \"IMM\[3\]\" into a selector" {  } { { "mux1bits2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux1bits2way/mux1bits2way.bdf" { { 304 672 736 352 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IMM\[2\]\" " "Converted tri-state node \"IMM\[2\]\" into a selector" {  } { { "mux1bits2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux1bits2way/mux1bits2way.bdf" { { 304 672 736 352 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IMM\[1\]\" " "Converted tri-state node \"IMM\[1\]\" into a selector" {  } { { "mux1bits2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux1bits2way/mux1bits2way.bdf" { { 304 672 736 352 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"IMM\[0\]\" " "Converted tri-state node \"IMM\[0\]\" into a selector" {  } { { "mux1bits2way.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/mux1bits2way/mux1bits2way.bdf" { { 304 672 736 352 "inst" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst3\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:inst3\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst3\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:inst3\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst3\|otri\[5\] " "Converted tri-state buffer \"lpm_rom:inst3\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst3\|otri\[4\] " "Converted tri-state buffer \"lpm_rom:inst3\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst3\|otri\[3\] " "Converted tri-state buffer \"lpm_rom:inst3\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst3\|otri\[2\] " "Converted tri-state buffer \"lpm_rom:inst3\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst3\|otri\[1\] " "Converted tri-state buffer \"lpm_rom:inst3\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665612268436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst3\|otri\[0\] " "Converted tri-state buffer \"lpm_rom:inst3\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1665612268436 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665612268436 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[19\] INSTRUCION\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[19\]\" to the node \"INSTRUCION\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[18\] INSTRUCION\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[18\]\" to the node \"INSTRUCION\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[3\] INSTRUCION\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[3\]\" to the node \"INSTRUCION\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[2\] INSTRUCION\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[2\]\" to the node \"INSTRUCION\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[1\] INSTRUCION\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[1\]\" to the node \"INSTRUCION\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[0\] INSTRUCION\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[0\]\" to the node \"INSTRUCION\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[8\] INSTRUCION\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[8\]\" to the node \"INSTRUCION\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[17\] INSTRUCION\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[17\]\" to the node \"INSTRUCION\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[14\] INSTRUCION\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[14\]\" to the node \"INSTRUCION\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[16\] INSTRUCION\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[16\]\" to the node \"INSTRUCION\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[15\] INSTRUCION\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[15\]\" to the node \"INSTRUCION\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[10\] INSTRUCION\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[10\]\" to the node \"INSTRUCION\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[12\] INSTRUCION\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[12\]\" to the node \"INSTRUCION\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[11\] INSTRUCION\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[11\]\" to the node \"INSTRUCION\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[13\] INSTRUCION\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[13\]\" to the node \"INSTRUCION\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[9\] INSTRUCION\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[9\]\" to the node \"INSTRUCION\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[7\] INSTRUCION\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[7\]\" to the node \"INSTRUCION\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[6\] INSTRUCION\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[6\]\" to the node \"INSTRUCION\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[5\] INSTRUCION\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[5\]\" to the node \"INSTRUCION\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:inst2\|otri\[4\] INSTRUCION\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:inst2\|otri\[4\]\" to the node \"INSTRUCION\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1665612268794 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1665612268794 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[3\] controlUNIT:inst8\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[3\]\" to the node \"controlUNIT:inst8\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[2\] controlUNIT:inst8\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[2\]\" to the node \"controlUNIT:inst8\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[1\] controlUNIT:inst8\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[1\]\" to the node \"controlUNIT:inst8\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[0\] controlUNIT:inst8\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[0\]\" to the node \"controlUNIT:inst8\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[8\] MUX2bit2way:inst19\|MUX1BITS2WAY:inst1\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[8\]\" to the node \"MUX2bit2way:inst19\|MUX1BITS2WAY:inst1\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[17\] FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst3\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[17\]\" to the node \"FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst3\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[14\] FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst1\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[14\]\" to the node \"FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst1\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[16\] FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst2\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[16\]\" to the node \"FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst2\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[15\] FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[15\]\" to the node \"FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst2\|FourWayOneBitMultiplexer:inst\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[10\] FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst\|FourWayOneBitMultiplexer:inst1\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[10\]\" to the node \"FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst\|FourWayOneBitMultiplexer:inst1\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[12\] FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst\|FourWayOneBitMultiplexer:inst2\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[12\]\" to the node \"FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst\|FourWayOneBitMultiplexer:inst2\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[11\] FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst\|FourWayOneBitMultiplexer:inst\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[11\]\" to the node \"FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst\|FourWayOneBitMultiplexer:inst\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[13\] FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst\|FourWayOneBitMultiplexer:inst3\|inst4 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[13\]\" to the node \"FourWayEightBitMultiplexer:inst16\|FourWayFourBitMultiplexer:inst\|FourWayOneBitMultiplexer:inst3\|inst4\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[9\] MUX2bit2way:inst19\|MUX1BITS2WAY:inst\|inst " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[9\]\" to the node \"MUX2bit2way:inst19\|MUX1BITS2WAY:inst\|inst\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[7\] regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst\|inst8 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[7\]\" to the node \"regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst\|inst8\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[6\] regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst\|inst11 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[6\]\" to the node \"regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst\|inst11\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[5\] regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst1\|inst8 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[5\]\" to the node \"regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst1\|inst8\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:inst2\|otri\[4\] regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst1\|inst11 " "Converted the fan-out from the tri-state buffer \"lpm_rom:inst2\|otri\[4\]\" to the node \"regFile16by8bit:inst4\|dcdr4bit:inst16\|dcdrCLKfree:inst1\|inst11\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1665612268794 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665612268794 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "enableinstructionmemory VCC " "Pin \"enableinstructionmemory\" is stuck at VCC" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 544 1144 1361 560 "enableinstructionmemory" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665612268941 "|DATAPATH01|enableinstructionmemory"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcwrite VCC " "Pin \"pcwrite\" is stuck at VCC" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 656 1200 1376 672 "pcwrite" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665612268941 "|DATAPATH01|pcwrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665612268941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665612269024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665612269663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665612269663 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "K\[7\] " "No output dependent on input pin \"K\[7\]\"" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 272 536 704 288 "K" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665612269815 "|DATAPATH01|K[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "K\[6\] " "No output dependent on input pin \"K\[6\]\"" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 272 536 704 288 "K" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665612269815 "|DATAPATH01|K[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "K\[5\] " "No output dependent on input pin \"K\[5\]\"" {  } { { "DATAPATH01.bdf" "" { Schematic "C:/Users/sneha/OneDrive/Documents/DATAPATH01comp/DATAPATH01/DATAPATH01.bdf" { { 272 536 704 288 "K" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665612269815 "|DATAPATH01|K[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665612269815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665612269818 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665612269818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665612269818 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665612269818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665612269818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665612269846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 09:04:29 2022 " "Processing ended: Thu Oct 13 09:04:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665612269846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665612269846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665612269846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665612269846 ""}
