#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Thu Mar 25 15:06:53 2021
# Process ID: 27259
# Current directory: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_cornerupdate_accel_1_0_synth_1
# Command line: vivado -log zcu104_base_cornerupdate_accel_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu104_base_cornerupdate_accel_1_0.tcl
# Log file: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_cornerupdate_accel_1_0_synth_1/zcu104_base_cornerupdate_accel_1_0.vds
# Journal file: /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_cornerupdate_accel_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source zcu104_base_cornerupdate_accel_1_0.tcl -notrace
INFO: Dispatch client connection id - 41279
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_cornerupdate_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_pyr_down_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_pyr_dense_optical_flow_accel_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/int/xo/ip_repo/xilinx_com_hls_cornerTracker_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2159.453 ; gain = 0.000 ; free physical = 644 ; free virtual = 11632
Command: synth_design -top zcu104_base_cornerupdate_accel_1_0 -part xczu7ev-ffvc1156-2-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27506
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2793.758 ; gain = 11.902 ; free physical = 1236 ; free virtual = 12280
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu104_base_cornerupdate_accel_1_0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_cornerupdate_accel_1_0/synth/zcu104_base_cornerupdate_accel_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel.v:12]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM7_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM7_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM7_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM7_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM7_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM7_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM7_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM7_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM7_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM7_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM7_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM8_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM8_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM8_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM8_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM8_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM8_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM8_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM8_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM8_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM8_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM8_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM9_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM9_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM9_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM9_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM9_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM9_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM9_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM9_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM9_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM9_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM9_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM7_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM8_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM9_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_control_s_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_LIST_FIX_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_LIST_FIX_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_LIST_FIX_CTRL bound to: 7'b0011000 
	Parameter ADDR_LIST_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_LIST_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_LIST_CTRL bound to: 7'b0100100 
	Parameter ADDR_NCORNERS_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_NCORNERS_CTRL bound to: 7'b0101100 
	Parameter ADDR_FLOW_VECTORS_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_FLOW_VECTORS_DATA_1 bound to: 7'b0110100 
	Parameter ADDR_FLOW_VECTORS_CTRL bound to: 7'b0111000 
	Parameter ADDR_HARRIS_FLAG_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_HARRIS_FLAG_CTRL bound to: 7'b1000000 
	Parameter ADDR_FLOW_ROWS_DATA_0 bound to: 7'b1000100 
	Parameter ADDR_FLOW_ROWS_CTRL bound to: 7'b1001000 
	Parameter ADDR_FLOW_COLS_DATA_0 bound to: 7'b1001100 
	Parameter ADDR_FLOW_COLS_CTRL bound to: 7'b1010000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_control_s_axi.v:246]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_control_s_axi' (1#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_reg_slice' (2#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo' (3#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
	Parameter DATA_BITS bound to: 73 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized0' (3#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_throttl' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized1' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_reg_slice__parameterized0' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized2' (4#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_buffer' (5#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized3' (5#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_fifo__parameterized4' (5#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_write' (6#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_buffer__parameterized0' (6#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem7_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:314]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_reg_slice__parameterized1' (6#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi_read' (7#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem7_m_axi' (8#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem7_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_reg_slice' (9#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo' (10#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized0' (10#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_throttl' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized1' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_reg_slice__parameterized0' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized2' (11#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_buffer' (12#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized3' (12#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_fifo__parameterized4' (12#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_write' (13#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_buffer__parameterized0' (13#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem8_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_reg_slice__parameterized1' (13#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi_read' (14#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem8_m_axi' (15#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem8_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_throttl' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_reg_slice' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_reg_slice' (16#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo' (17#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized0' (17#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_throttl' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_write' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized1' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_reg_slice__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_reg_slice__parameterized0' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized2' (18#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_buffer' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_buffer' (19#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized3' (19#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_fifo__parameterized4' (19#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_write' (20#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_read' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_buffer__parameterized0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_buffer__parameterized0' (20#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_gmem9_m_axi_reg_slice__parameterized1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_reg_slice__parameterized1' (20#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi_read' (21#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_gmem9_m_axi' (22#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_gmem9_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state222 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mul_21s_21s_21_1_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_21s_21s_21_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 21 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_21s_21s_21_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0' (23#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_21s_21s_21_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mul_21s_21s_21_1_1' (24#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_21s_21s_21_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1.v:52]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter din3_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0' (25#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1' (26#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1.v:52]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1' (27#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1' (28#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2' (29#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1' (30#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3' (31#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1' (32#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mul_mul_16ns_16s_22_4_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_mul_16ns_16s_22_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_mul_16ns_16s_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4' (33#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_mul_16ns_16s_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mul_mul_16ns_16s_22_4_1' (34#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_mul_16ns_16s_22_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mul_mul_16s_16ns_22_4_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_mul_16s_16ns_22_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_mul_16s_16ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5' (35#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_mul_16s_16ns_22_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mul_mul_16s_16ns_22_4_1' (36#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mul_mul_16s_16ns_22_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6' (37#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1' (38#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7' [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7' (39#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1' (40#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:6761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7063]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7065]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:7071]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s' (41#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cornerupdate_accel' (42#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ipshared/1067/hdl/verilog/cornerupdate_accel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zcu104_base_cornerupdate_accel_1_0' (43#1) [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_cornerupdate_accel_1_0/synth/zcu104_base_cornerupdate_accel_1_0.v:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2991.633 ; gain = 209.777 ; free physical = 3306 ; free virtual = 14358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3005.508 ; gain = 223.652 ; free physical = 3234 ; free virtual = 14286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3005.508 ; gain = 223.652 ; free physical = 3234 ; free virtual = 14286
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3005.508 ; gain = 0.000 ; free physical = 2848 ; free virtual = 13901
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_cornerupdate_accel_1_0/constraints/cornerupdate_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.srcs/sources_1/bd/zcu104_base/ip/zcu104_base_cornerupdate_accel_1_0/constraints/cornerupdate_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_cornerupdate_accel_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_cornerupdate_accel_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.824 ; gain = 0.000 ; free physical = 2402 ; free virtual = 13495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3238.668 ; gain = 22.844 ; free physical = 2370 ; free virtual = 13468
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3238.668 ; gain = 456.812 ; free physical = 2406 ; free virtual = 13508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3238.668 ; gain = 456.812 ; free physical = 2402 ; free virtual = 13503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_cornerupdate_accel_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 3238.668 ; gain = 456.812 ; free physical = 2392 ; free virtual = 13494
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cornerupdate_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cornerupdate_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cornerupdate_accel_gmem7_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cornerupdate_accel_gmem7_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cornerupdate_accel_gmem7_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cornerupdate_accel_gmem8_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cornerupdate_accel_gmem8_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cornerupdate_accel_gmem8_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cornerupdate_accel_gmem9_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cornerupdate_accel_gmem9_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cornerupdate_accel_gmem9_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cornerupdate_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cornerupdate_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cornerupdate_accel_gmem7_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cornerupdate_accel_gmem7_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cornerupdate_accel_gmem7_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cornerupdate_accel_gmem8_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cornerupdate_accel_gmem8_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cornerupdate_accel_gmem8_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cornerupdate_accel_gmem9_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cornerupdate_accel_gmem9_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cornerupdate_accel_gmem9_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 3238.668 ; gain = 456.812 ; free physical = 2002 ; free virtual = 13119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 18    
	   2 Input   52 Bit       Adders := 6     
	   3 Input   35 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 11    
	   2 Input   22 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 4     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 21    
	   2 Input    7 Bit       Adders := 12    
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 18    
	               73 Bit    Registers := 1     
	               72 Bit    Registers := 12    
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 36    
	               63 Bit    Registers := 3     
	               62 Bit    Registers := 150   
	               61 Bit    Registers := 150   
	               52 Bit    Registers := 6     
	               43 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 5     
	               32 Bit    Registers := 185   
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 152   
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 221   
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 554   
+---RAMs : 
	              18K Bit	(256 X 72 bit)          RAMs := 1     
	              16K Bit	(256 X 67 bit)          RAMs := 1     
	               9K Bit	(256 X 36 bit)          RAMs := 2     
	               8K Bit	(256 X 35 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   72 Bit        Muxes := 4     
	   2 Input   67 Bit        Muxes := 1     
	   2 Input   66 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 23    
	   2 Input   52 Bit        Muxes := 6     
	   4 Input   43 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 15    
	  15 Input   32 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 30    
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 163   
	   3 Input    2 Bit        Muxes := 36    
	   5 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 205   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p is absorbed into DSP mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p.
DSP Report: operator mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p is absorbed into DSP mul_21s_21s_21_1_1_U3/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p is absorbed into DSP mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p.
DSP Report: operator mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p is absorbed into DSP mul_21s_21s_21_1_1_U2/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p is absorbed into DSP mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/m is absorbed into DSP mac_muladd_16ns_16s_22s_22_4_1_U14/cornerupdate_accel_mac_muladd_16ns_16s_22s_22_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mul_21s_21s_21_1_1_U4/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator mul_21s_21s_21_1_1_U4/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p is absorbed into DSP mul_21s_21s_21_1_1_U4/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p.
DSP Report: operator mul_21s_21s_21_1_1_U4/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p is absorbed into DSP mul_21s_21s_21_1_1_U4/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16ns_22_4_1_U10/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p, operation Mode is: A*B.
DSP Report: operator mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p is absorbed into DSP mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p.
DSP Report: operator mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p is absorbed into DSP mul_21s_21s_21_1_1_U1/cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U13/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register flowuv_bl_fu_170_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16s_22_4_1_U9/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_tmp0 is absorbed into DSP mul_mul_16ns_16s_22_4_1_U12/cornerupdate_accel_mul_mul_16ns_16s_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register flowuv_tr_fu_174_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U15/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register flowuv_tl_fu_178_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/a_reg_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16ns_22_4_1_U11/cornerupdate_accel_mul_mul_16s_16ns_22_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16ns_22s_22_4_1_U16/cornerupdate_accel_mac_muladd_16s_16ns_22s_22_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+((D+(A:0x1))*B'')')'.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/m is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/ad is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+((D+(A:0x1))*B'')')'.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/ad_reg_reg is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/m is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_U6/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_16ns_27_4_1_DSP48_1_U/ad is absorbed into DSP ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_U5/cornerupdate_accel_ama_addmuladd_16ns_1ns_11ns_17ns_27_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_16ns_16ns_27_4_1_U8/cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_11ns_16ns_17ns_27_4_1_U7/cornerupdate_accel_mac_muladd_11ns_16ns_17ns_27_4_1_DSP48_2_U/p_reg_reg.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 3238.668 ; gain = 456.812 ; free physical = 1368 ; free virtual = 12250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name            | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_0/gmem7_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/i_0/gmem7_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/i_0/gmem8_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/gmem8_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/gmem9_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                 | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0          | A*B                     | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cornerupdate_accel                                          | (A2*B'')'               | 17     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0          | A*B                     | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cornerupdate_accel                                          | (C+(A''*B'')')'         | 27     | 18     | 22     | -      | 46     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0          | A*B                     | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cornerupdate_accel                                          | (A2*B'')'               | 17     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cornerupdate_accel_mul_21s_21s_21_1_1_Multiplier_0          | A*B                     | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cornerupdate_accel                                          | (C+(A''*B'')')'         | 27     | 18     | 22     | -      | 46     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|cornerupdate_accel                                          | (A2*B'')'               | 17     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cornerupdate_accel                                          | (C+(A''*B'')')'         | 18     | 16     | 22     | -      | 46     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|cornerupdate_accel                                          | (A2*B'')'               | 17     | 16     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cornerupdate_accel                                          | (C+(A''*B'')')'         | 27     | 18     | 22     | -      | 46     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|cornerupdate_accel                                          | (C+((D+(A:0x1))*B'')')' | 2      | 18     | 17     | 17     | 46     | 0    | 2    | 0    | 0    | 1     | 1    | 1    | 
|cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3 | (C+(A''*B2)')'          | 27     | 18     | 17     | -      | 46     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|cornerupdate_accel                                          | (C+((D+(A:0x1))*B'')')' | 2      | 18     | 18     | 17     | 46     | 0    | 2    | 0    | 0    | 1     | 1    | 1    | 
|cornerupdate_accel_mac_muladd_11ns_16ns_16ns_27_4_1_DSP48_3 | (C+(A''*B2)')'          | 27     | 18     | 18     | -      | 46     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+------------------------------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:16 . Memory (MB): peak = 3525.254 ; gain = 743.398 ; free physical = 2533 ; free virtual = 13469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:44 . Memory (MB): peak = 3666.332 ; gain = 884.477 ; free physical = 4577 ; free virtual = 15511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name            | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_0/gmem7_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/i_0/gmem7_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|inst/i_0/gmem8_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/gmem8_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|inst/i_0/gmem9_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem7_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem7_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem8_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem8_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem9_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:02:55 . Memory (MB): peak = 3696.230 ; gain = 914.375 ; free physical = 4116 ; free virtual = 15107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:02:58 . Memory (MB): peak = 3696.230 ; gain = 914.375 ; free physical = 3836 ; free virtual = 14826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:02:58 . Memory (MB): peak = 3696.230 ; gain = 914.375 ; free physical = 3832 ; free virtual = 14823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:03:00 . Memory (MB): peak = 3696.230 ; gain = 914.375 ; free physical = 3262 ; free virtual = 14253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:03:00 . Memory (MB): peak = 3696.230 ; gain = 914.375 ; free physical = 3208 ; free virtual = 14199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:03:00 . Memory (MB): peak = 3696.230 ; gain = 914.375 ; free physical = 3017 ; free virtual = 14008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:32 ; elapsed = 00:03:00 . Memory (MB): peak = 3696.230 ; gain = 914.375 ; free physical = 3011 ; free virtual = 14002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/icmp_ln117_reg_1715_pp0_iter149_reg_reg[0]        | 76     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/icmp_ln44_reg_1612_pp0_iter71_reg_reg[0]          | 70     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/trunc_ln48_1_reg_1680_pp0_iter144_reg_reg[0]      | 72     | 5     | NO           | NO                 | YES               | 0      | 15      | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/trunc_ln48_reg_1708_pp0_iter144_reg_reg[0]        | 71     | 5     | NO           | NO                 | YES               | 0      | 15      | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/col_num_fix_load_reg_1702_pp0_iter149_reg_reg[0]  | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/col_num_fix_load_reg_1702_pp0_iter149_reg_reg[5]  | 76     | 16    | NO           | NO                 | YES               | 0      | 48      | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/select_ln44_reg_1621_pp0_iter70_reg_reg[2]        | 69     | 3     | NO           | NO                 | YES               | 0      | 9       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/select_ln44_reg_1621_pp0_iter145_reg_reg[2]       | 70     | 3     | NO           | NO                 | YES               | 0      | 9       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/select_ln44_reg_1621_pp0_iter149_reg_reg[2]       | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/select_ln44_reg_1621_pp0_iter218_reg_reg[2]       | 68     | 3     | NO           | NO                 | YES               | 0      | 9       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/row_num_fix_load_reg_1674_pp0_iter149_reg_reg[20] | 77     | 16    | NO           | NO                 | YES               | 0      | 48      | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/row_num_fix_load_reg_1674_pp0_iter149_reg_reg[4]  | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/sext_ln44_1_reg_1645_pp0_iter149_reg_reg[60]      | 148    | 61    | NO           | NO                 | YES               | 0      | 305     | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/reg_397_pp0_iter149_reg_reg[61]                   | 148    | 62    | NO           | NO                 | YES               | 0      | 310     | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/ap_enable_reg_pp0_iter71_reg                      | 70     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/ap_enable_reg_pp0_iter146_reg                     | 70     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/ap_enable_reg_pp0_iter150_reg                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cornerupdate_accel | grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112/ap_enable_reg_pp0_iter218_reg                     | 67     | 1     | YES          | NO                 | YES               | 0      | 3       | 
+-------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[15] | 73     | 73         | 73     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__3     | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__4     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__6     | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[15] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__9     | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__10    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__12    | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[15] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__15    | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__16    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   261|
|2     |DSP_ALU         |    16|
|4     |DSP_A_B_DATA    |    16|
|9     |DSP_C_DATA      |    16|
|11    |DSP_MULTIPLIER  |    16|
|13    |DSP_M_DATA      |    16|
|15    |DSP_OUTPUT      |    16|
|17    |DSP_PREADD      |    16|
|18    |DSP_PREADD_DATA |    16|
|20    |LUT1            |    92|
|21    |LUT2            |   727|
|22    |LUT3            |  1514|
|23    |LUT4            |  1070|
|24    |LUT5            |   317|
|25    |LUT6            |   678|
|26    |MUXF7           |   349|
|27    |RAMB18E2        |     3|
|28    |RAMB36E2        |     2|
|29    |SRL16E          |   259|
|30    |SRLC32E         |  1746|
|31    |FDRE            |  6642|
|32    |FDSE            |    12|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:03:00 . Memory (MB): peak = 3696.230 ; gain = 914.375 ; free physical = 3011 ; free virtual = 14002
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:44 . Memory (MB): peak = 3696.230 ; gain = 681.215 ; free physical = 3049 ; free virtual = 14040
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:03:00 . Memory (MB): peak = 3696.238 ; gain = 914.375 ; free physical = 3049 ; free virtual = 14040
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3696.238 ; gain = 0.000 ; free physical = 3532 ; free virtual = 14523
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3696.238 ; gain = 0.000 ; free physical = 3215 ; free virtual = 14206
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:03:21 . Memory (MB): peak = 3696.238 ; gain = 1536.785 ; free physical = 3357 ; free virtual = 14349
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_cornerupdate_accel_1_0_synth_1/zcu104_base_cornerupdate_accel_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zcu104_base_cornerupdate_accel_1_0, cache-ID = 7e83eccf8811f4cd
INFO: [Coretcl 2-1174] Renamed 78 cell refs.
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/Vitis/2020.1/workspace/test_fast/Hardware/krnl_cornertracker.build/link/vivado/vpl/prj/prj.runs/zcu104_base_cornerupdate_accel_1_0_synth_1/zcu104_base_cornerupdate_accel_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zcu104_base_cornerupdate_accel_1_0_utilization_synth.rpt -pb zcu104_base_cornerupdate_accel_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 15:10:38 2021...
