
Camera_Capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb50  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d9c  0800bc10  0800bc10  0001bc10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9ac  0800c9ac  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800c9ac  0800c9ac  0001c9ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9b4  0800c9b4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9b4  0800c9b4  0001c9b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c9b8  0800c9b8  0001c9b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800c9bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f70  20000078  0800ca34  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fe8  0800ca34  00020fe8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000191fe  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a5d  00000000  00000000  000392e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017c0  00000000  00000000  0003cd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001287  00000000  00000000  0003e500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018156  00000000  00000000  0003f787  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f944  00000000  00000000  000578dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008895d  00000000  00000000  00077221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b34  00000000  00000000  000ffb80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001056b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800bbf8 	.word	0x0800bbf8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	0800bbf8 	.word	0x0800bbf8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f834 	bl	80002e0 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	46ce      	mov	lr, r9
 8000288:	4699      	mov	r9, r3
 800028a:	0c03      	lsrs	r3, r0, #16
 800028c:	469c      	mov	ip, r3
 800028e:	0413      	lsls	r3, r2, #16
 8000290:	4647      	mov	r7, r8
 8000292:	0c1b      	lsrs	r3, r3, #16
 8000294:	001d      	movs	r5, r3
 8000296:	000e      	movs	r6, r1
 8000298:	4661      	mov	r1, ip
 800029a:	0404      	lsls	r4, r0, #16
 800029c:	0c24      	lsrs	r4, r4, #16
 800029e:	b580      	push	{r7, lr}
 80002a0:	0007      	movs	r7, r0
 80002a2:	0c10      	lsrs	r0, r2, #16
 80002a4:	434b      	muls	r3, r1
 80002a6:	4365      	muls	r5, r4
 80002a8:	4341      	muls	r1, r0
 80002aa:	4360      	muls	r0, r4
 80002ac:	0c2c      	lsrs	r4, r5, #16
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	1820      	adds	r0, r4, r0
 80002b2:	468c      	mov	ip, r1
 80002b4:	4283      	cmp	r3, r0
 80002b6:	d903      	bls.n	80002c0 <__aeabi_lmul+0x3c>
 80002b8:	2380      	movs	r3, #128	; 0x80
 80002ba:	025b      	lsls	r3, r3, #9
 80002bc:	4698      	mov	r8, r3
 80002be:	44c4      	add	ip, r8
 80002c0:	4649      	mov	r1, r9
 80002c2:	4379      	muls	r1, r7
 80002c4:	4356      	muls	r6, r2
 80002c6:	0c03      	lsrs	r3, r0, #16
 80002c8:	042d      	lsls	r5, r5, #16
 80002ca:	0c2d      	lsrs	r5, r5, #16
 80002cc:	1989      	adds	r1, r1, r6
 80002ce:	4463      	add	r3, ip
 80002d0:	0400      	lsls	r0, r0, #16
 80002d2:	1940      	adds	r0, r0, r5
 80002d4:	18c9      	adds	r1, r1, r3
 80002d6:	bcc0      	pop	{r6, r7}
 80002d8:	46b9      	mov	r9, r7
 80002da:	46b0      	mov	r8, r6
 80002dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002de:	46c0      	nop			; (mov r8, r8)

080002e0 <__udivmoddi4>:
 80002e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e2:	4657      	mov	r7, sl
 80002e4:	464e      	mov	r6, r9
 80002e6:	4645      	mov	r5, r8
 80002e8:	46de      	mov	lr, fp
 80002ea:	b5e0      	push	{r5, r6, r7, lr}
 80002ec:	0004      	movs	r4, r0
 80002ee:	000d      	movs	r5, r1
 80002f0:	4692      	mov	sl, r2
 80002f2:	4699      	mov	r9, r3
 80002f4:	b083      	sub	sp, #12
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d830      	bhi.n	800035c <__udivmoddi4+0x7c>
 80002fa:	d02d      	beq.n	8000358 <__udivmoddi4+0x78>
 80002fc:	4649      	mov	r1, r9
 80002fe:	4650      	mov	r0, sl
 8000300:	f000 f8d8 	bl	80004b4 <__clzdi2>
 8000304:	0029      	movs	r1, r5
 8000306:	0006      	movs	r6, r0
 8000308:	0020      	movs	r0, r4
 800030a:	f000 f8d3 	bl	80004b4 <__clzdi2>
 800030e:	1a33      	subs	r3, r6, r0
 8000310:	4698      	mov	r8, r3
 8000312:	3b20      	subs	r3, #32
 8000314:	d434      	bmi.n	8000380 <__udivmoddi4+0xa0>
 8000316:	469b      	mov	fp, r3
 8000318:	4653      	mov	r3, sl
 800031a:	465a      	mov	r2, fp
 800031c:	4093      	lsls	r3, r2
 800031e:	4642      	mov	r2, r8
 8000320:	001f      	movs	r7, r3
 8000322:	4653      	mov	r3, sl
 8000324:	4093      	lsls	r3, r2
 8000326:	001e      	movs	r6, r3
 8000328:	42af      	cmp	r7, r5
 800032a:	d83b      	bhi.n	80003a4 <__udivmoddi4+0xc4>
 800032c:	42af      	cmp	r7, r5
 800032e:	d100      	bne.n	8000332 <__udivmoddi4+0x52>
 8000330:	e079      	b.n	8000426 <__udivmoddi4+0x146>
 8000332:	465b      	mov	r3, fp
 8000334:	1ba4      	subs	r4, r4, r6
 8000336:	41bd      	sbcs	r5, r7
 8000338:	2b00      	cmp	r3, #0
 800033a:	da00      	bge.n	800033e <__udivmoddi4+0x5e>
 800033c:	e076      	b.n	800042c <__udivmoddi4+0x14c>
 800033e:	2200      	movs	r2, #0
 8000340:	2300      	movs	r3, #0
 8000342:	9200      	str	r2, [sp, #0]
 8000344:	9301      	str	r3, [sp, #4]
 8000346:	2301      	movs	r3, #1
 8000348:	465a      	mov	r2, fp
 800034a:	4093      	lsls	r3, r2
 800034c:	9301      	str	r3, [sp, #4]
 800034e:	2301      	movs	r3, #1
 8000350:	4642      	mov	r2, r8
 8000352:	4093      	lsls	r3, r2
 8000354:	9300      	str	r3, [sp, #0]
 8000356:	e029      	b.n	80003ac <__udivmoddi4+0xcc>
 8000358:	4282      	cmp	r2, r0
 800035a:	d9cf      	bls.n	80002fc <__udivmoddi4+0x1c>
 800035c:	2200      	movs	r2, #0
 800035e:	2300      	movs	r3, #0
 8000360:	9200      	str	r2, [sp, #0]
 8000362:	9301      	str	r3, [sp, #4]
 8000364:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <__udivmoddi4+0x8e>
 800036a:	601c      	str	r4, [r3, #0]
 800036c:	605d      	str	r5, [r3, #4]
 800036e:	9800      	ldr	r0, [sp, #0]
 8000370:	9901      	ldr	r1, [sp, #4]
 8000372:	b003      	add	sp, #12
 8000374:	bcf0      	pop	{r4, r5, r6, r7}
 8000376:	46bb      	mov	fp, r7
 8000378:	46b2      	mov	sl, r6
 800037a:	46a9      	mov	r9, r5
 800037c:	46a0      	mov	r8, r4
 800037e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000380:	4642      	mov	r2, r8
 8000382:	469b      	mov	fp, r3
 8000384:	2320      	movs	r3, #32
 8000386:	1a9b      	subs	r3, r3, r2
 8000388:	4652      	mov	r2, sl
 800038a:	40da      	lsrs	r2, r3
 800038c:	4641      	mov	r1, r8
 800038e:	0013      	movs	r3, r2
 8000390:	464a      	mov	r2, r9
 8000392:	408a      	lsls	r2, r1
 8000394:	0017      	movs	r7, r2
 8000396:	4642      	mov	r2, r8
 8000398:	431f      	orrs	r7, r3
 800039a:	4653      	mov	r3, sl
 800039c:	4093      	lsls	r3, r2
 800039e:	001e      	movs	r6, r3
 80003a0:	42af      	cmp	r7, r5
 80003a2:	d9c3      	bls.n	800032c <__udivmoddi4+0x4c>
 80003a4:	2200      	movs	r2, #0
 80003a6:	2300      	movs	r3, #0
 80003a8:	9200      	str	r2, [sp, #0]
 80003aa:	9301      	str	r3, [sp, #4]
 80003ac:	4643      	mov	r3, r8
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d0d8      	beq.n	8000364 <__udivmoddi4+0x84>
 80003b2:	07fb      	lsls	r3, r7, #31
 80003b4:	0872      	lsrs	r2, r6, #1
 80003b6:	431a      	orrs	r2, r3
 80003b8:	4646      	mov	r6, r8
 80003ba:	087b      	lsrs	r3, r7, #1
 80003bc:	e00e      	b.n	80003dc <__udivmoddi4+0xfc>
 80003be:	42ab      	cmp	r3, r5
 80003c0:	d101      	bne.n	80003c6 <__udivmoddi4+0xe6>
 80003c2:	42a2      	cmp	r2, r4
 80003c4:	d80c      	bhi.n	80003e0 <__udivmoddi4+0x100>
 80003c6:	1aa4      	subs	r4, r4, r2
 80003c8:	419d      	sbcs	r5, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	1924      	adds	r4, r4, r4
 80003ce:	416d      	adcs	r5, r5
 80003d0:	2100      	movs	r1, #0
 80003d2:	3e01      	subs	r6, #1
 80003d4:	1824      	adds	r4, r4, r0
 80003d6:	414d      	adcs	r5, r1
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d006      	beq.n	80003ea <__udivmoddi4+0x10a>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	d9ee      	bls.n	80003be <__udivmoddi4+0xde>
 80003e0:	3e01      	subs	r6, #1
 80003e2:	1924      	adds	r4, r4, r4
 80003e4:	416d      	adcs	r5, r5
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d1f8      	bne.n	80003dc <__udivmoddi4+0xfc>
 80003ea:	9800      	ldr	r0, [sp, #0]
 80003ec:	9901      	ldr	r1, [sp, #4]
 80003ee:	465b      	mov	r3, fp
 80003f0:	1900      	adds	r0, r0, r4
 80003f2:	4169      	adcs	r1, r5
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	db24      	blt.n	8000442 <__udivmoddi4+0x162>
 80003f8:	002b      	movs	r3, r5
 80003fa:	465a      	mov	r2, fp
 80003fc:	4644      	mov	r4, r8
 80003fe:	40d3      	lsrs	r3, r2
 8000400:	002a      	movs	r2, r5
 8000402:	40e2      	lsrs	r2, r4
 8000404:	001c      	movs	r4, r3
 8000406:	465b      	mov	r3, fp
 8000408:	0015      	movs	r5, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	db2a      	blt.n	8000464 <__udivmoddi4+0x184>
 800040e:	0026      	movs	r6, r4
 8000410:	409e      	lsls	r6, r3
 8000412:	0033      	movs	r3, r6
 8000414:	0026      	movs	r6, r4
 8000416:	4647      	mov	r7, r8
 8000418:	40be      	lsls	r6, r7
 800041a:	0032      	movs	r2, r6
 800041c:	1a80      	subs	r0, r0, r2
 800041e:	4199      	sbcs	r1, r3
 8000420:	9000      	str	r0, [sp, #0]
 8000422:	9101      	str	r1, [sp, #4]
 8000424:	e79e      	b.n	8000364 <__udivmoddi4+0x84>
 8000426:	42a3      	cmp	r3, r4
 8000428:	d8bc      	bhi.n	80003a4 <__udivmoddi4+0xc4>
 800042a:	e782      	b.n	8000332 <__udivmoddi4+0x52>
 800042c:	4642      	mov	r2, r8
 800042e:	2320      	movs	r3, #32
 8000430:	2100      	movs	r1, #0
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	2200      	movs	r2, #0
 8000436:	9100      	str	r1, [sp, #0]
 8000438:	9201      	str	r2, [sp, #4]
 800043a:	2201      	movs	r2, #1
 800043c:	40da      	lsrs	r2, r3
 800043e:	9201      	str	r2, [sp, #4]
 8000440:	e785      	b.n	800034e <__udivmoddi4+0x6e>
 8000442:	4642      	mov	r2, r8
 8000444:	2320      	movs	r3, #32
 8000446:	1a9b      	subs	r3, r3, r2
 8000448:	002a      	movs	r2, r5
 800044a:	4646      	mov	r6, r8
 800044c:	409a      	lsls	r2, r3
 800044e:	0023      	movs	r3, r4
 8000450:	40f3      	lsrs	r3, r6
 8000452:	4644      	mov	r4, r8
 8000454:	4313      	orrs	r3, r2
 8000456:	002a      	movs	r2, r5
 8000458:	40e2      	lsrs	r2, r4
 800045a:	001c      	movs	r4, r3
 800045c:	465b      	mov	r3, fp
 800045e:	0015      	movs	r5, r2
 8000460:	2b00      	cmp	r3, #0
 8000462:	dad4      	bge.n	800040e <__udivmoddi4+0x12e>
 8000464:	4642      	mov	r2, r8
 8000466:	002f      	movs	r7, r5
 8000468:	2320      	movs	r3, #32
 800046a:	0026      	movs	r6, r4
 800046c:	4097      	lsls	r7, r2
 800046e:	1a9b      	subs	r3, r3, r2
 8000470:	40de      	lsrs	r6, r3
 8000472:	003b      	movs	r3, r7
 8000474:	4333      	orrs	r3, r6
 8000476:	e7cd      	b.n	8000414 <__udivmoddi4+0x134>

08000478 <__clzsi2>:
 8000478:	211c      	movs	r1, #28
 800047a:	2301      	movs	r3, #1
 800047c:	041b      	lsls	r3, r3, #16
 800047e:	4298      	cmp	r0, r3
 8000480:	d301      	bcc.n	8000486 <__clzsi2+0xe>
 8000482:	0c00      	lsrs	r0, r0, #16
 8000484:	3910      	subs	r1, #16
 8000486:	0a1b      	lsrs	r3, r3, #8
 8000488:	4298      	cmp	r0, r3
 800048a:	d301      	bcc.n	8000490 <__clzsi2+0x18>
 800048c:	0a00      	lsrs	r0, r0, #8
 800048e:	3908      	subs	r1, #8
 8000490:	091b      	lsrs	r3, r3, #4
 8000492:	4298      	cmp	r0, r3
 8000494:	d301      	bcc.n	800049a <__clzsi2+0x22>
 8000496:	0900      	lsrs	r0, r0, #4
 8000498:	3904      	subs	r1, #4
 800049a:	a202      	add	r2, pc, #8	; (adr r2, 80004a4 <__clzsi2+0x2c>)
 800049c:	5c10      	ldrb	r0, [r2, r0]
 800049e:	1840      	adds	r0, r0, r1
 80004a0:	4770      	bx	lr
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	02020304 	.word	0x02020304
 80004a8:	01010101 	.word	0x01010101
	...

080004b4 <__clzdi2>:
 80004b4:	b510      	push	{r4, lr}
 80004b6:	2900      	cmp	r1, #0
 80004b8:	d103      	bne.n	80004c2 <__clzdi2+0xe>
 80004ba:	f7ff ffdd 	bl	8000478 <__clzsi2>
 80004be:	3020      	adds	r0, #32
 80004c0:	e002      	b.n	80004c8 <__clzdi2+0x14>
 80004c2:	0008      	movs	r0, r1
 80004c4:	f7ff ffd8 	bl	8000478 <__clzsi2>
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)

080004cc <Start_DMA>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Start_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint32_t len) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	60f8      	str	r0, [r7, #12]
 80004d4:	60b9      	str	r1, [r7, #8]
 80004d6:	607a      	str	r2, [r7, #4]
	// 1. Mettre le CS à LOW pour commencer la communication
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80004d8:	4b0a      	ldr	r3, [pc, #40]	; (8000504 <Start_DMA+0x38>)
 80004da:	2200      	movs	r2, #0
 80004dc:	2120      	movs	r1, #32
 80004de:	0018      	movs	r0, r3
 80004e0:	f002 feaa 	bl	8003238 <HAL_GPIO_WritePin>

	// 2. Configuration du SPI en mode réception DMA
	if (HAL_SPI_Receive_DMA(hspi, pData, len) != HAL_OK) {
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	b29a      	uxth	r2, r3
 80004e8:	68b9      	ldr	r1, [r7, #8]
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	0018      	movs	r0, r3
 80004ee:	f005 f98b 	bl	8005808 <HAL_SPI_Receive_DMA>
 80004f2:	1e03      	subs	r3, r0, #0
 80004f4:	d001      	beq.n	80004fa <Start_DMA+0x2e>
		Error_Handler();
 80004f6:	f000 fe6f 	bl	80011d8 <Error_Handler>
	}
}
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	46bd      	mov	sp, r7
 80004fe:	b004      	add	sp, #16
 8000500:	bd80      	pop	{r7, pc}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	50000800 	.word	0x50000800

08000508 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000510:	23a0      	movs	r3, #160	; 0xa0
 8000512:	05db      	lsls	r3, r3, #23
 8000514:	2201      	movs	r2, #1
 8000516:	2120      	movs	r1, #32
 8000518:	0018      	movs	r0, r3
 800051a:	f002 fe8d 	bl	8003238 <HAL_GPIO_WritePin>
	adc_flag = 1;
 800051e:	4b03      	ldr	r3, [pc, #12]	; (800052c <HAL_ADC_ConvCpltCallback+0x24>)
 8000520:	2201      	movs	r2, #1
 8000522:	701a      	strb	r2, [r3, #0]
}
 8000524:	46c0      	nop			; (mov r8, r8)
 8000526:	46bd      	mov	sp, r7
 8000528:	b002      	add	sp, #8
 800052a:	bd80      	pop	{r7, pc}
 800052c:	200007d8 	.word	0x200007d8

08000530 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	0002      	movs	r2, r0
 8000538:	1dbb      	adds	r3, r7, #6
 800053a:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == B1_Pin){
 800053c:	1dbb      	adds	r3, r7, #6
 800053e:	881a      	ldrh	r2, [r3, #0]
 8000540:	2380      	movs	r3, #128	; 0x80
 8000542:	019b      	lsls	r3, r3, #6
 8000544:	429a      	cmp	r2, r3
 8000546:	d102      	bne.n	800054e <HAL_GPIO_EXTI_Callback+0x1e>
		capture_trigger_flag = true;
 8000548:	4b03      	ldr	r3, [pc, #12]	; (8000558 <HAL_GPIO_EXTI_Callback+0x28>)
 800054a:	2201      	movs	r2, #1
 800054c:	701a      	strb	r2, [r3, #0]
	}
}
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	46bd      	mov	sp, r7
 8000552:	b002      	add	sp, #8
 8000554:	bd80      	pop	{r7, pc}
 8000556:	46c0      	nop			; (mov r8, r8)
 8000558:	200007db 	.word	0x200007db

0800055c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* tim){
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
	if(tim == &htim21){
 8000564:	687a      	ldr	r2, [r7, #4]
 8000566:	4b05      	ldr	r3, [pc, #20]	; (800057c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000568:	429a      	cmp	r2, r3
 800056a:	d102      	bne.n	8000572 <HAL_TIM_PeriodElapsedCallback+0x16>
		timer_interupt_flag = true;
 800056c:	4b04      	ldr	r3, [pc, #16]	; (8000580 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800056e:	2201      	movs	r2, #1
 8000570:	701a      	strb	r2, [r3, #0]
	}
}
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	46bd      	mov	sp, r7
 8000576:	b002      	add	sp, #8
 8000578:	bd80      	pop	{r7, pc}
 800057a:	46c0      	nop			; (mov r8, r8)
 800057c:	2000030c 	.word	0x2000030c
 8000580:	200007de 	.word	0x200007de

08000584 <Capture_SD>:

void Capture_SD(uint32_t length) {
 8000584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000586:	4c80      	ldr	r4, [pc, #512]	; (8000788 <Capture_SD+0x204>)
 8000588:	44a5      	add	sp, r4
 800058a:	af00      	add	r7, sp, #0
 800058c:	6078      	str	r0, [r7, #4]
	uint8_t temp_last;
	uint8_t SD_Buffer[BURST_SIZE];
	uint8_t DMA_Buffer[BURST_SIZE];
	uint8_t is_header = false;
 800058e:	4b7f      	ldr	r3, [pc, #508]	; (800078c <Capture_SD+0x208>)
 8000590:	18fb      	adds	r3, r7, r3
 8000592:	2200      	movs	r2, #0
 8000594:	701a      	strb	r2, [r3, #0]
	char filename[25] = "Image";
 8000596:	4b7e      	ldr	r3, [pc, #504]	; (8000790 <Capture_SD+0x20c>)
 8000598:	2286      	movs	r2, #134	; 0x86
 800059a:	00d2      	lsls	r2, r2, #3
 800059c:	189b      	adds	r3, r3, r2
 800059e:	19d9      	adds	r1, r3, r7
 80005a0:	4a7c      	ldr	r2, [pc, #496]	; (8000794 <Capture_SD+0x210>)
 80005a2:	000b      	movs	r3, r1
 80005a4:	6810      	ldr	r0, [r2, #0]
 80005a6:	6018      	str	r0, [r3, #0]
 80005a8:	8892      	ldrh	r2, [r2, #4]
 80005aa:	809a      	strh	r2, [r3, #4]
 80005ac:	2306      	movs	r3, #6
 80005ae:	18cb      	adds	r3, r1, r3
 80005b0:	2213      	movs	r2, #19
 80005b2:	2100      	movs	r1, #0
 80005b4:	0018      	movs	r0, r3
 80005b6:	f00a fe99 	bl	800b2ec <memset>
	sprintf(filename, "Image%u.jpg", capture_index);
 80005ba:	4b77      	ldr	r3, [pc, #476]	; (8000798 <Capture_SD+0x214>)
 80005bc:	881b      	ldrh	r3, [r3, #0]
 80005be:	001a      	movs	r2, r3
 80005c0:	4976      	ldr	r1, [pc, #472]	; (800079c <Capture_SD+0x218>)
 80005c2:	230c      	movs	r3, #12
 80005c4:	18fb      	adds	r3, r7, r3
 80005c6:	0018      	movs	r0, r3
 80005c8:	f00a fe70 	bl	800b2ac <siprintf>


	while (SD_Card_Open(filename)) {
 80005cc:	e002      	b.n	80005d4 <Capture_SD+0x50>
		HAL_Delay(100);
 80005ce:	2064      	movs	r0, #100	; 0x64
 80005d0:	f001 fc80 	bl	8001ed4 <HAL_Delay>
	while (SD_Card_Open(filename)) {
 80005d4:	230c      	movs	r3, #12
 80005d6:	18fb      	adds	r3, r7, r3
 80005d8:	0018      	movs	r0, r3
 80005da:	f001 fbcf 	bl	8001d7c <SD_Card_Open>
 80005de:	1e03      	subs	r3, r0, #0
 80005e0:	d1f5      	bne.n	80005ce <Capture_SD+0x4a>
	}

	capture_index++;
 80005e2:	4b6d      	ldr	r3, [pc, #436]	; (8000798 <Capture_SD+0x214>)
 80005e4:	881b      	ldrh	r3, [r3, #0]
 80005e6:	3301      	adds	r3, #1
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	4b6b      	ldr	r3, [pc, #428]	; (8000798 <Capture_SD+0x214>)
 80005ec:	801a      	strh	r2, [r3, #0]

	while (length > 0) {
 80005ee:	e0c0      	b.n	8000772 <Capture_SD+0x1ee>
		HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80005f0:	4b6b      	ldr	r3, [pc, #428]	; (80007a0 <Capture_SD+0x21c>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	2120      	movs	r1, #32
 80005f6:	0018      	movs	r0, r3
 80005f8:	f002 fe1e 	bl	8003238 <HAL_GPIO_WritePin>
		set_fifo_burst();
 80005fc:	f001 fa80 	bl	8001b00 <set_fifo_burst>
		DMA_Complet = 0;
 8000600:	4b68      	ldr	r3, [pc, #416]	; (80007a4 <Capture_SD+0x220>)
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]

		length = length - BURST_SIZE;
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4a67      	ldr	r2, [pc, #412]	; (80007a8 <Capture_SD+0x224>)
 800060a:	4694      	mov	ip, r2
 800060c:	4463      	add	r3, ip
 800060e:	607b      	str	r3, [r7, #4]
		if (length > BURST_SIZE) {
 8000610:	687a      	ldr	r2, [r7, #4]
 8000612:	2380      	movs	r3, #128	; 0x80
 8000614:	009b      	lsls	r3, r3, #2
 8000616:	429a      	cmp	r2, r3
 8000618:	d908      	bls.n	800062c <Capture_SD+0xa8>
			Start_DMA(&hspi1, DMA_Buffer, BURST_SIZE);
 800061a:	2380      	movs	r3, #128	; 0x80
 800061c:	009a      	lsls	r2, r3, #2
 800061e:	2328      	movs	r3, #40	; 0x28
 8000620:	18f9      	adds	r1, r7, r3
 8000622:	4b62      	ldr	r3, [pc, #392]	; (80007ac <Capture_SD+0x228>)
 8000624:	0018      	movs	r0, r3
 8000626:	f7ff ff51 	bl	80004cc <Start_DMA>
 800062a:	e009      	b.n	8000640 <Capture_SD+0xbc>
		} else {
			Start_DMA(&hspi1, DMA_Buffer, BURST_SIZE);
 800062c:	2380      	movs	r3, #128	; 0x80
 800062e:	009a      	lsls	r2, r3, #2
 8000630:	2328      	movs	r3, #40	; 0x28
 8000632:	18f9      	adds	r1, r7, r3
 8000634:	4b5d      	ldr	r3, [pc, #372]	; (80007ac <Capture_SD+0x228>)
 8000636:	0018      	movs	r0, r3
 8000638:	f7ff ff48 	bl	80004cc <Start_DMA>
			length = 0;
 800063c:	2300      	movs	r3, #0
 800063e:	607b      	str	r3, [r7, #4]
		}
		while (!DMA_Complet) {
 8000640:	46c0      	nop			; (mov r8, r8)
 8000642:	4b58      	ldr	r3, [pc, #352]	; (80007a4 <Capture_SD+0x220>)
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d0fb      	beq.n	8000642 <Capture_SD+0xbe>
		};
		uint16_t i;
		uint16_t index = 0;
 800064a:	4b59      	ldr	r3, [pc, #356]	; (80007b0 <Capture_SD+0x22c>)
 800064c:	18fb      	adds	r3, r7, r3
 800064e:	2200      	movs	r2, #0
 8000650:	801a      	strh	r2, [r3, #0]
		for (uint16_t i = 0; i < BURST_SIZE; i++) {
 8000652:	4b58      	ldr	r3, [pc, #352]	; (80007b4 <Capture_SD+0x230>)
 8000654:	18fb      	adds	r3, r7, r3
 8000656:	2200      	movs	r2, #0
 8000658:	801a      	strh	r2, [r3, #0]
 800065a:	e075      	b.n	8000748 <Capture_SD+0x1c4>
			if (is_header == true) {
 800065c:	4b4b      	ldr	r3, [pc, #300]	; (800078c <Capture_SD+0x208>)
 800065e:	18fb      	adds	r3, r7, r3
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2b01      	cmp	r3, #1
 8000664:	d115      	bne.n	8000692 <Capture_SD+0x10e>
				SD_Buffer[index] = DMA_Buffer[i];
 8000666:	4b53      	ldr	r3, [pc, #332]	; (80007b4 <Capture_SD+0x230>)
 8000668:	18fb      	adds	r3, r7, r3
 800066a:	881a      	ldrh	r2, [r3, #0]
 800066c:	4850      	ldr	r0, [pc, #320]	; (80007b0 <Capture_SD+0x22c>)
 800066e:	183b      	adds	r3, r7, r0
 8000670:	881b      	ldrh	r3, [r3, #0]
 8000672:	4951      	ldr	r1, [pc, #324]	; (80007b8 <Capture_SD+0x234>)
 8000674:	2486      	movs	r4, #134	; 0x86
 8000676:	00e4      	lsls	r4, r4, #3
 8000678:	1909      	adds	r1, r1, r4
 800067a:	19c9      	adds	r1, r1, r7
 800067c:	5c89      	ldrb	r1, [r1, r2]
 800067e:	4a4f      	ldr	r2, [pc, #316]	; (80007bc <Capture_SD+0x238>)
 8000680:	1912      	adds	r2, r2, r4
 8000682:	19d2      	adds	r2, r2, r7
 8000684:	54d1      	strb	r1, [r2, r3]
				index++;
 8000686:	183b      	adds	r3, r7, r0
 8000688:	881a      	ldrh	r2, [r3, #0]
 800068a:	183b      	adds	r3, r7, r0
 800068c:	3201      	adds	r2, #1
 800068e:	801a      	strh	r2, [r3, #0]
 8000690:	e034      	b.n	80006fc <Capture_SD+0x178>

			} else if ((DMA_Buffer[i] == 0xD8) & (temp_last == 0xFF)) {	//If find the start
 8000692:	4d48      	ldr	r5, [pc, #288]	; (80007b4 <Capture_SD+0x230>)
 8000694:	197b      	adds	r3, r7, r5
 8000696:	881b      	ldrh	r3, [r3, #0]
 8000698:	4a47      	ldr	r2, [pc, #284]	; (80007b8 <Capture_SD+0x234>)
 800069a:	2086      	movs	r0, #134	; 0x86
 800069c:	00c0      	lsls	r0, r0, #3
 800069e:	1812      	adds	r2, r2, r0
 80006a0:	19d2      	adds	r2, r2, r7
 80006a2:	5cd3      	ldrb	r3, [r2, r3]
 80006a4:	3bd8      	subs	r3, #216	; 0xd8
 80006a6:	425a      	negs	r2, r3
 80006a8:	4153      	adcs	r3, r2
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	4e44      	ldr	r6, [pc, #272]	; (80007c0 <Capture_SD+0x23c>)
 80006ae:	19ba      	adds	r2, r7, r6
 80006b0:	7812      	ldrb	r2, [r2, #0]
 80006b2:	3aff      	subs	r2, #255	; 0xff
 80006b4:	4251      	negs	r1, r2
 80006b6:	414a      	adcs	r2, r1
 80006b8:	b2d2      	uxtb	r2, r2
 80006ba:	4013      	ands	r3, r2
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d01c      	beq.n	80006fc <Capture_SD+0x178>
				SD_Buffer[index] = temp_last;
 80006c2:	4c3b      	ldr	r4, [pc, #236]	; (80007b0 <Capture_SD+0x22c>)
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	881b      	ldrh	r3, [r3, #0]
 80006c8:	4a3c      	ldr	r2, [pc, #240]	; (80007bc <Capture_SD+0x238>)
 80006ca:	1812      	adds	r2, r2, r0
 80006cc:	19d2      	adds	r2, r2, r7
 80006ce:	19b9      	adds	r1, r7, r6
 80006d0:	7809      	ldrb	r1, [r1, #0]
 80006d2:	54d1      	strb	r1, [r2, r3]
				SD_Buffer[index + 1] = DMA_Buffer[i];
 80006d4:	197b      	adds	r3, r7, r5
 80006d6:	881a      	ldrh	r2, [r3, #0]
 80006d8:	193b      	adds	r3, r7, r4
 80006da:	881b      	ldrh	r3, [r3, #0]
 80006dc:	3301      	adds	r3, #1
 80006de:	4936      	ldr	r1, [pc, #216]	; (80007b8 <Capture_SD+0x234>)
 80006e0:	1809      	adds	r1, r1, r0
 80006e2:	19c9      	adds	r1, r1, r7
 80006e4:	5c89      	ldrb	r1, [r1, r2]
 80006e6:	4a35      	ldr	r2, [pc, #212]	; (80007bc <Capture_SD+0x238>)
 80006e8:	1812      	adds	r2, r2, r0
 80006ea:	19d2      	adds	r2, r2, r7
 80006ec:	54d1      	strb	r1, [r2, r3]
				index = 2;
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	2202      	movs	r2, #2
 80006f2:	801a      	strh	r2, [r3, #0]
				is_header = true;
 80006f4:	4b25      	ldr	r3, [pc, #148]	; (800078c <Capture_SD+0x208>)
 80006f6:	18fb      	adds	r3, r7, r3
 80006f8:	2201      	movs	r2, #1
 80006fa:	701a      	strb	r2, [r3, #0]
			}
			if ((DMA_Buffer[i] == 0xD9) && (temp_last == 0xFF)) { //If find the end ,break while,
 80006fc:	4b2d      	ldr	r3, [pc, #180]	; (80007b4 <Capture_SD+0x230>)
 80006fe:	18fb      	adds	r3, r7, r3
 8000700:	881b      	ldrh	r3, [r3, #0]
 8000702:	4a2d      	ldr	r2, [pc, #180]	; (80007b8 <Capture_SD+0x234>)
 8000704:	2186      	movs	r1, #134	; 0x86
 8000706:	00c9      	lsls	r1, r1, #3
 8000708:	1852      	adds	r2, r2, r1
 800070a:	19d2      	adds	r2, r2, r7
 800070c:	5cd3      	ldrb	r3, [r2, r3]
 800070e:	2bd9      	cmp	r3, #217	; 0xd9
 8000710:	d109      	bne.n	8000726 <Capture_SD+0x1a2>
 8000712:	4b2b      	ldr	r3, [pc, #172]	; (80007c0 <Capture_SD+0x23c>)
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2bff      	cmp	r3, #255	; 0xff
 800071a:	d104      	bne.n	8000726 <Capture_SD+0x1a2>
				is_header = false;
 800071c:	4b1b      	ldr	r3, [pc, #108]	; (800078c <Capture_SD+0x208>)
 800071e:	18fb      	adds	r3, r7, r3
 8000720:	2200      	movs	r2, #0
 8000722:	701a      	strb	r2, [r3, #0]
				break;
 8000724:	e018      	b.n	8000758 <Capture_SD+0x1d4>
			}
			temp_last = DMA_Buffer[i];
 8000726:	4823      	ldr	r0, [pc, #140]	; (80007b4 <Capture_SD+0x230>)
 8000728:	183b      	adds	r3, r7, r0
 800072a:	881a      	ldrh	r2, [r3, #0]
 800072c:	4b24      	ldr	r3, [pc, #144]	; (80007c0 <Capture_SD+0x23c>)
 800072e:	18fb      	adds	r3, r7, r3
 8000730:	4921      	ldr	r1, [pc, #132]	; (80007b8 <Capture_SD+0x234>)
 8000732:	2486      	movs	r4, #134	; 0x86
 8000734:	00e4      	lsls	r4, r4, #3
 8000736:	1909      	adds	r1, r1, r4
 8000738:	19c9      	adds	r1, r1, r7
 800073a:	5c8a      	ldrb	r2, [r1, r2]
 800073c:	701a      	strb	r2, [r3, #0]
		for (uint16_t i = 0; i < BURST_SIZE; i++) {
 800073e:	183b      	adds	r3, r7, r0
 8000740:	881a      	ldrh	r2, [r3, #0]
 8000742:	183b      	adds	r3, r7, r0
 8000744:	3201      	adds	r2, #1
 8000746:	801a      	strh	r2, [r3, #0]
 8000748:	4b1a      	ldr	r3, [pc, #104]	; (80007b4 <Capture_SD+0x230>)
 800074a:	18fb      	adds	r3, r7, r3
 800074c:	881a      	ldrh	r2, [r3, #0]
 800074e:	2380      	movs	r3, #128	; 0x80
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	429a      	cmp	r2, r3
 8000754:	d200      	bcs.n	8000758 <Capture_SD+0x1d4>
 8000756:	e781      	b.n	800065c <Capture_SD+0xd8>
		}
		uint8_t BW = SD_Card_Write(&SD_Buffer, BURST_SIZE);
 8000758:	2380      	movs	r3, #128	; 0x80
 800075a:	009a      	lsls	r2, r3, #2
 800075c:	238a      	movs	r3, #138	; 0x8a
 800075e:	009b      	lsls	r3, r3, #2
 8000760:	18fb      	adds	r3, r7, r3
 8000762:	0011      	movs	r1, r2
 8000764:	0018      	movs	r0, r3
 8000766:	f001 fb21 	bl	8001dac <SD_Card_Write>
 800076a:	0002      	movs	r2, r0
 800076c:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <Capture_SD+0x240>)
 800076e:	18fb      	adds	r3, r7, r3
 8000770:	701a      	strb	r2, [r3, #0]
	while (length > 0) {
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d000      	beq.n	800077a <Capture_SD+0x1f6>
 8000778:	e73a      	b.n	80005f0 <Capture_SD+0x6c>
	}
	SD_Card_Close();
 800077a:	f001 fb2f 	bl	8001ddc <SD_Card_Close>
}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	46bd      	mov	sp, r7
 8000782:	4b11      	ldr	r3, [pc, #68]	; (80007c8 <Capture_SD+0x244>)
 8000784:	449d      	add	sp, r3
 8000786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000788:	fffffbcc 	.word	0xfffffbcc
 800078c:	0000042e 	.word	0x0000042e
 8000790:	fffffbdc 	.word	0xfffffbdc
 8000794:	0800bc1c 	.word	0x0800bc1c
 8000798:	200007dc 	.word	0x200007dc
 800079c:	0800bc10 	.word	0x0800bc10
 80007a0:	50000800 	.word	0x50000800
 80007a4:	200003d4 	.word	0x200003d4
 80007a8:	fffffe00 	.word	0xfffffe00
 80007ac:	2000018c 	.word	0x2000018c
 80007b0:	0000042c 	.word	0x0000042c
 80007b4:	0000042a 	.word	0x0000042a
 80007b8:	fffffbf8 	.word	0xfffffbf8
 80007bc:	fffffdf8 	.word	0xfffffdf8
 80007c0:	0000042f 	.word	0x0000042f
 80007c4:	00000429 	.word	0x00000429
 80007c8:	00000434 	.word	0x00000434

080007cc <Corriger_Offset_ADC>:

/**
 *  Corrige l'offset de 1.25V sur les données ADC 8 bits.
 */
void Corriger_Offset_ADC(uint8_t *input_data, int8_t *output_data, uint16_t length) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b086      	sub	sp, #24
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	60f8      	str	r0, [r7, #12]
 80007d4:	60b9      	str	r1, [r7, #8]
 80007d6:	1dbb      	adds	r3, r7, #6
 80007d8:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < length; i++) {
 80007da:	2316      	movs	r3, #22
 80007dc:	18fb      	adds	r3, r7, r3
 80007de:	2200      	movs	r2, #0
 80007e0:	801a      	strh	r2, [r3, #0]
 80007e2:	e02d      	b.n	8000840 <Corriger_Offset_ADC+0x74>
        // Suppression de l'offset
        int16_t valeur_corrigee = (int16_t)input_data[i] + 28;
 80007e4:	2316      	movs	r3, #22
 80007e6:	18fb      	adds	r3, r7, r3
 80007e8:	881b      	ldrh	r3, [r3, #0]
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	18d3      	adds	r3, r2, r3
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b29b      	uxth	r3, r3
 80007f2:	331c      	adds	r3, #28
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	2114      	movs	r1, #20
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	801a      	strh	r2, [r3, #0]

        // Saturation des valeurs entre -128 et 127 (format audio 8 bits signé)
        if (valeur_corrigee > 255) {
 80007fc:	000a      	movs	r2, r1
 80007fe:	18bb      	adds	r3, r7, r2
 8000800:	2100      	movs	r1, #0
 8000802:	5e5b      	ldrsh	r3, [r3, r1]
 8000804:	2bff      	cmp	r3, #255	; 0xff
 8000806:	dd03      	ble.n	8000810 <Corriger_Offset_ADC+0x44>
            valeur_corrigee = 255;
 8000808:	18bb      	adds	r3, r7, r2
 800080a:	22ff      	movs	r2, #255	; 0xff
 800080c:	801a      	strh	r2, [r3, #0]
 800080e:	e008      	b.n	8000822 <Corriger_Offset_ADC+0x56>
        } else if (valeur_corrigee < 0) {
 8000810:	2214      	movs	r2, #20
 8000812:	18bb      	adds	r3, r7, r2
 8000814:	2100      	movs	r1, #0
 8000816:	5e5b      	ldrsh	r3, [r3, r1]
 8000818:	2b00      	cmp	r3, #0
 800081a:	da02      	bge.n	8000822 <Corriger_Offset_ADC+0x56>
            valeur_corrigee = 0;
 800081c:	18bb      	adds	r3, r7, r2
 800081e:	2200      	movs	r2, #0
 8000820:	801a      	strh	r2, [r3, #0]
        }

        output_data[i] = (int8_t)valeur_corrigee;
 8000822:	2116      	movs	r1, #22
 8000824:	187b      	adds	r3, r7, r1
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	68ba      	ldr	r2, [r7, #8]
 800082a:	18d3      	adds	r3, r2, r3
 800082c:	2214      	movs	r2, #20
 800082e:	18ba      	adds	r2, r7, r2
 8000830:	8812      	ldrh	r2, [r2, #0]
 8000832:	b252      	sxtb	r2, r2
 8000834:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < length; i++) {
 8000836:	187b      	adds	r3, r7, r1
 8000838:	881a      	ldrh	r2, [r3, #0]
 800083a:	187b      	adds	r3, r7, r1
 800083c:	3201      	adds	r2, #1
 800083e:	801a      	strh	r2, [r3, #0]
 8000840:	2316      	movs	r3, #22
 8000842:	18fa      	adds	r2, r7, r3
 8000844:	1dbb      	adds	r3, r7, #6
 8000846:	8812      	ldrh	r2, [r2, #0]
 8000848:	881b      	ldrh	r3, [r3, #0]
 800084a:	429a      	cmp	r2, r3
 800084c:	d3ca      	bcc.n	80007e4 <Corriger_Offset_ADC+0x18>
    }
}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	46c0      	nop			; (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	b006      	add	sp, #24
 8000856:	bd80      	pop	{r7, pc}

08000858 <Save_Audio>:

void Save_Audio(uint8_t len, uint16_t buf){
 8000858:	b5b0      	push	{r4, r5, r7, lr}
 800085a:	b08e      	sub	sp, #56	; 0x38
 800085c:	af00      	add	r7, sp, #0
 800085e:	0002      	movs	r2, r0
 8000860:	1dfb      	adds	r3, r7, #7
 8000862:	701a      	strb	r2, [r3, #0]
 8000864:	1d3b      	adds	r3, r7, #4
 8000866:	1c0a      	adds	r2, r1, #0
 8000868:	801a      	strh	r2, [r3, #0]
	uint8_t header[44] = {0x52, 0x49, 0x46, 0x46, 0x00, 0xA8, 0x55, 0x20, 0x57, 0x41, 0x56,
 800086a:	250c      	movs	r5, #12
 800086c:	197b      	adds	r3, r7, r5
 800086e:	4a13      	ldr	r2, [pc, #76]	; (80008bc <Save_Audio+0x64>)
 8000870:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000872:	c313      	stmia	r3!, {r0, r1, r4}
 8000874:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000876:	c313      	stmia	r3!, {r0, r1, r4}
 8000878:	ca13      	ldmia	r2!, {r0, r1, r4}
 800087a:	c313      	stmia	r3!, {r0, r1, r4}
 800087c:	ca03      	ldmia	r2!, {r0, r1}
 800087e:	c303      	stmia	r3!, {r0, r1}
					   0x45, 0x66, 0x6d, 0x74, 0x20, 0x10, 0x00, 0x00, 0x00, 0x01, 0x00,
					   0x01, 0x00, 0x10, 0x27, 0x00, 0x00, 0x10, 0x27, 0x00, 0x00, 0x01,
					   0x00, 0x08, 0x00, 0x64, 0x61, 0x74, 0x61, 0x55, 0xd7, 0xff, 0xff};

	if (!audio_header_flag){
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <Save_Audio+0x68>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d107      	bne.n	8000898 <Save_Audio+0x40>
		SD_Card_Write(&header, 44);
 8000888:	197b      	adds	r3, r7, r5
 800088a:	212c      	movs	r1, #44	; 0x2c
 800088c:	0018      	movs	r0, r3
 800088e:	f001 fa8d 	bl	8001dac <SD_Card_Write>
		audio_header_flag = true;
 8000892:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <Save_Audio+0x68>)
 8000894:	2201      	movs	r2, #1
 8000896:	701a      	strb	r2, [r3, #0]
	}
	Corriger_Offset_ADC(&adc_buffer, &adc_buffer_offset, BURST_SIZE_ADC);
 8000898:	2380      	movs	r3, #128	; 0x80
 800089a:	009a      	lsls	r2, r3, #2
 800089c:	4909      	ldr	r1, [pc, #36]	; (80008c4 <Save_Audio+0x6c>)
 800089e:	4b0a      	ldr	r3, [pc, #40]	; (80008c8 <Save_Audio+0x70>)
 80008a0:	0018      	movs	r0, r3
 80008a2:	f7ff ff93 	bl	80007cc <Corriger_Offset_ADC>
	SD_Card_Write(&adc_buffer_offset, BURST_SIZE_ADC);
 80008a6:	2380      	movs	r3, #128	; 0x80
 80008a8:	009a      	lsls	r2, r3, #2
 80008aa:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <Save_Audio+0x6c>)
 80008ac:	0011      	movs	r1, r2
 80008ae:	0018      	movs	r0, r3
 80008b0:	f001 fa7c 	bl	8001dac <SD_Card_Write>
}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b00e      	add	sp, #56	; 0x38
 80008ba:	bdb0      	pop	{r4, r5, r7, pc}
 80008bc:	0800bc38 	.word	0x0800bc38
 80008c0:	200007d9 	.word	0x200007d9
 80008c4:	200005d8 	.word	0x200005d8
 80008c8:	200003d8 	.word	0x200003d8

080008cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008cc:	b590      	push	{r4, r7, lr}
 80008ce:	b08b      	sub	sp, #44	; 0x2c
 80008d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008d2:	f001 fa8f 	bl	8001df4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008d6:	f000 f93f 	bl	8000b58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008da:	f000 fbb9 	bl	8001050 <MX_GPIO_Init>
  MX_DMA_Init();
 80008de:	f000 fb91 	bl	8001004 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80008e2:	f000 fb5f 	bl	8000fa4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80008e6:	f000 fa43 	bl	8000d70 <MX_SPI1_Init>
  MX_I2C1_Init();
 80008ea:	f000 fa01 	bl	8000cf0 <MX_I2C1_Init>
  MX_FATFS_Init();
 80008ee:	f006 fe69 	bl	80075c4 <MX_FATFS_Init>
  MX_ADC_Init();
 80008f2:	f000 f999 	bl	8000c28 <MX_ADC_Init>
  MX_TIM2_Init();
 80008f6:	f000 faab 	bl	8000e50 <MX_TIM2_Init>
  MX_SPI2_Init();
 80008fa:	f000 fa71 	bl	8000de0 <MX_SPI2_Init>
  MX_TIM21_Init();
 80008fe:	f000 faf9 	bl	8000ef4 <MX_TIM21_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000902:	4b7e      	ldr	r3, [pc, #504]	; (8000afc <main+0x230>)
 8000904:	2201      	movs	r2, #1
 8000906:	2120      	movs	r1, #32
 8000908:	0018      	movs	r0, r3
 800090a:	f002 fc95 	bl	8003238 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800090e:	2064      	movs	r0, #100	; 0x64
 8000910:	f001 fae0 	bl	8001ed4 <HAL_Delay>

	uint8_t SD_Status = 1;
 8000914:	2325      	movs	r3, #37	; 0x25
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	2201      	movs	r2, #1
 800091a:	701a      	strb	r2, [r3, #0]

	while (1) {
		SD_Status = SD_Card_Init();
 800091c:	f001 fa0c 	bl	8001d38 <SD_Card_Init>
 8000920:	0002      	movs	r2, r0
 8000922:	2125      	movs	r1, #37	; 0x25
 8000924:	187b      	adds	r3, r7, r1
 8000926:	701a      	strb	r2, [r3, #0]
		if (!SD_Status) {
 8000928:	187b      	adds	r3, r7, r1
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d004      	beq.n	800093a <main+0x6e>
			break;
		}
		Debug_Print("No SD Card\r\n");
 8000930:	4b73      	ldr	r3, [pc, #460]	; (8000b00 <main+0x234>)
 8000932:	0018      	movs	r0, r3
 8000934:	f000 fc1c 	bl	8001170 <Debug_Print>
		SD_Status = SD_Card_Init();
 8000938:	e7f0      	b.n	800091c <main+0x50>
			break;
 800093a:	46c0      	nop			; (mov r8, r8)
	}

	Debug_Print("SD Card Mounted Successfully! \r\n");
 800093c:	4b71      	ldr	r3, [pc, #452]	; (8000b04 <main+0x238>)
 800093e:	0018      	movs	r0, r3
 8000940:	f000 fc16 	bl	8001170 <Debug_Print>

	ArduCAM_Init(OV2640);
 8000944:	2005      	movs	r0, #5
 8000946:	f000 ff71 	bl	800182c <ArduCAM_Init>
	Debug_Print("ArduCAM Ready! \r\n");
 800094a:	4b6f      	ldr	r3, [pc, #444]	; (8000b08 <main+0x23c>)
 800094c:	0018      	movs	r0, r3
 800094e:	f000 fc0f 	bl	8001170 <Debug_Print>

	while(SD_Card_Open("temp.wav")) {
 8000952:	e002      	b.n	800095a <main+0x8e>
		HAL_Delay(100);
 8000954:	2064      	movs	r0, #100	; 0x64
 8000956:	f001 fabd 	bl	8001ed4 <HAL_Delay>
	while(SD_Card_Open("temp.wav")) {
 800095a:	4b6c      	ldr	r3, [pc, #432]	; (8000b0c <main+0x240>)
 800095c:	0018      	movs	r0, r3
 800095e:	f001 fa0d 	bl	8001d7c <SD_Card_Open>
 8000962:	1e03      	subs	r3, r0, #0
 8000964:	d1f6      	bne.n	8000954 <main+0x88>
	}

	char audio_filename[25] = "Audio";
 8000966:	1d39      	adds	r1, r7, #4
 8000968:	4a69      	ldr	r2, [pc, #420]	; (8000b10 <main+0x244>)
 800096a:	000b      	movs	r3, r1
 800096c:	6810      	ldr	r0, [r2, #0]
 800096e:	6018      	str	r0, [r3, #0]
 8000970:	8892      	ldrh	r2, [r2, #4]
 8000972:	809a      	strh	r2, [r3, #4]
 8000974:	2306      	movs	r3, #6
 8000976:	18cb      	adds	r3, r1, r3
 8000978:	2213      	movs	r2, #19
 800097a:	2100      	movs	r1, #0
 800097c:	0018      	movs	r0, r3
 800097e:	f00a fcb5 	bl	800b2ec <memset>

	HAL_ADC_Start_DMA(&hadc, &adc_buffer, BURST_SIZE_ADC);
 8000982:	2380      	movs	r3, #128	; 0x80
 8000984:	009a      	lsls	r2, r3, #2
 8000986:	4963      	ldr	r1, [pc, #396]	; (8000b14 <main+0x248>)
 8000988:	4b63      	ldr	r3, [pc, #396]	; (8000b18 <main+0x24c>)
 800098a:	0018      	movs	r0, r3
 800098c:	f001 fc56 	bl	800223c <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 8000990:	4b62      	ldr	r3, [pc, #392]	; (8000b1c <main+0x250>)
 8000992:	0018      	movs	r0, r3
 8000994:	f005 fc9c 	bl	80062d0 <HAL_TIM_Base_Start>

	uint32_t len;
	uint16_t audio_size = 0;
 8000998:	2326      	movs	r3, #38	; 0x26
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	2200      	movs	r2, #0
 800099e:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		if (capture_trigger_flag == true) {
 80009a0:	4b5f      	ldr	r3, [pc, #380]	; (8000b20 <main+0x254>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d121      	bne.n	80009ec <main+0x120>
			set_power_up();
 80009a8:	f001 f80f 	bl	80019ca <set_power_up>
			ArduCAM_Init(OV2640);
 80009ac:	2005      	movs	r0, #5
 80009ae:	f000 ff3d 	bl	800182c <ArduCAM_Init>
			Debug_Print("Capture Start! \r\n");
 80009b2:	4b5c      	ldr	r3, [pc, #368]	; (8000b24 <main+0x258>)
 80009b4:	0018      	movs	r0, r3
 80009b6:	f000 fbdb 	bl	8001170 <Debug_Print>
			len = SingleCapTransfer();
 80009ba:	f000 ffad 	bl	8001918 <SingleCapTransfer>
 80009be:	0003      	movs	r3, r0
 80009c0:	623b      	str	r3, [r7, #32]
			Debug_Print("Capture Done! \r\n");
 80009c2:	4b59      	ldr	r3, [pc, #356]	; (8000b28 <main+0x25c>)
 80009c4:	0018      	movs	r0, r3
 80009c6:	f000 fbd3 	bl	8001170 <Debug_Print>
			if (audio_done_flag == true){
 80009ca:	4b58      	ldr	r3, [pc, #352]	; (8000b2c <main+0x260>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	2b01      	cmp	r3, #1
 80009d0:	d10c      	bne.n	80009ec <main+0x120>
				Capture_SD(len);
 80009d2:	6a3b      	ldr	r3, [r7, #32]
 80009d4:	0018      	movs	r0, r3
 80009d6:	f7ff fdd5 	bl	8000584 <Capture_SD>
				Debug_Print("Capture Save! \r\n");
 80009da:	4b55      	ldr	r3, [pc, #340]	; (8000b30 <main+0x264>)
 80009dc:	0018      	movs	r0, r3
 80009de:	f000 fbc7 	bl	8001170 <Debug_Print>
				set_power_down();
 80009e2:	f000 ffe9 	bl	80019b8 <set_power_down>
				capture_trigger_flag = false;
 80009e6:	4b4e      	ldr	r3, [pc, #312]	; (8000b20 <main+0x254>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	701a      	strb	r2, [r3, #0]
			}
		}
		if(adc_flag == true && audio_done_flag == false){
 80009ec:	4b51      	ldr	r3, [pc, #324]	; (8000b34 <main+0x268>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d13b      	bne.n	8000a6c <main+0x1a0>
 80009f4:	4b4d      	ldr	r3, [pc, #308]	; (8000b2c <main+0x260>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d137      	bne.n	8000a6c <main+0x1a0>
			if(audio_size >= 20 * AUDIO_REC_SEC){
 80009fc:	2426      	movs	r4, #38	; 0x26
 80009fe:	193b      	adds	r3, r7, r4
 8000a00:	881b      	ldrh	r3, [r3, #0]
 8000a02:	2bc7      	cmp	r3, #199	; 0xc7
 8000a04:	d919      	bls.n	8000a3a <main+0x16e>
				Save_Audio(audio_size, adc_buffer);
 8000a06:	193b      	adds	r3, r7, r4
 8000a08:	881b      	ldrh	r3, [r3, #0]
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	4a41      	ldr	r2, [pc, #260]	; (8000b14 <main+0x248>)
 8000a0e:	b292      	uxth	r2, r2
 8000a10:	0011      	movs	r1, r2
 8000a12:	0018      	movs	r0, r3
 8000a14:	f7ff ff20 	bl	8000858 <Save_Audio>
				SD_Card_Close();
 8000a18:	f001 f9e0 	bl	8001ddc <SD_Card_Close>
				//SD_Card_Unmount();
				Debug_Print("Record Finish! \r\n");
 8000a1c:	4b46      	ldr	r3, [pc, #280]	; (8000b38 <main+0x26c>)
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f000 fba6 	bl	8001170 <Debug_Print>
				HAL_ADC_Stop_DMA(&hadc);
 8000a24:	4b3c      	ldr	r3, [pc, #240]	; (8000b18 <main+0x24c>)
 8000a26:	0018      	movs	r0, r3
 8000a28:	f001 fc8a 	bl	8002340 <HAL_ADC_Stop_DMA>
				audio_size = 0;
 8000a2c:	193b      	adds	r3, r7, r4
 8000a2e:	2200      	movs	r2, #0
 8000a30:	801a      	strh	r2, [r3, #0]
				audio_done_flag = true;
 8000a32:	4b3e      	ldr	r3, [pc, #248]	; (8000b2c <main+0x260>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	701a      	strb	r2, [r3, #0]
 8000a38:	e00e      	b.n	8000a58 <main+0x18c>
			}else{
				Save_Audio(audio_size, adc_buffer);
 8000a3a:	2426      	movs	r4, #38	; 0x26
 8000a3c:	193b      	adds	r3, r7, r4
 8000a3e:	881b      	ldrh	r3, [r3, #0]
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	4a34      	ldr	r2, [pc, #208]	; (8000b14 <main+0x248>)
 8000a44:	b292      	uxth	r2, r2
 8000a46:	0011      	movs	r1, r2
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f7ff ff05 	bl	8000858 <Save_Audio>
				audio_size++;
 8000a4e:	193b      	adds	r3, r7, r4
 8000a50:	881a      	ldrh	r2, [r3, #0]
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	3201      	adds	r2, #1
 8000a56:	801a      	strh	r2, [r3, #0]
			}
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a58:	23a0      	movs	r3, #160	; 0xa0
 8000a5a:	05db      	lsls	r3, r3, #23
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2120      	movs	r1, #32
 8000a60:	0018      	movs	r0, r3
 8000a62:	f002 fbe9 	bl	8003238 <HAL_GPIO_WritePin>
			adc_flag = 0;
 8000a66:	4b33      	ldr	r3, [pc, #204]	; (8000b34 <main+0x268>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	701a      	strb	r2, [r3, #0]
		}
		if(audio_done_flag){
 8000a6c:	4b2f      	ldr	r3, [pc, #188]	; (8000b2c <main+0x260>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d095      	beq.n	80009a0 <main+0xd4>
			HAL_TIM_Base_Start_IT(&htim21);
 8000a74:	4b31      	ldr	r3, [pc, #196]	; (8000b3c <main+0x270>)
 8000a76:	0018      	movs	r0, r3
 8000a78:	f005 fc6e 	bl	8006358 <HAL_TIM_Base_Start_IT>
			timer_interupt_flag = false;
 8000a7c:	4b30      	ldr	r3, [pc, #192]	; (8000b40 <main+0x274>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	701a      	strb	r2, [r3, #0]
			Debug_Print("Going to sleep... \r\n");
 8000a82:	4b30      	ldr	r3, [pc, #192]	; (8000b44 <main+0x278>)
 8000a84:	0018      	movs	r0, r3
 8000a86:	f000 fb73 	bl	8001170 <Debug_Print>
			HAL_SuspendTick();
 8000a8a:	f001 fa47 	bl	8001f1c <HAL_SuspendTick>
			HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFE);
 8000a8e:	2102      	movs	r1, #2
 8000a90:	2001      	movs	r0, #1
 8000a92:	f003 f9ff 	bl	8003e94 <HAL_PWR_EnterSLEEPMode>
			Debug_Print("Wake up \r\n");
 8000a96:	4b2c      	ldr	r3, [pc, #176]	; (8000b48 <main+0x27c>)
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f000 fb69 	bl	8001170 <Debug_Print>
			HAL_ResumeTick();
 8000a9e:	f001 fa4b 	bl	8001f38 <HAL_ResumeTick>

			if (timer_interupt_flag == true){
 8000aa2:	4b27      	ldr	r3, [pc, #156]	; (8000b40 <main+0x274>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d000      	beq.n	8000aac <main+0x1e0>
 8000aaa:	e779      	b.n	80009a0 <main+0xd4>
				audio_done_flag = false;
 8000aac:	4b1f      	ldr	r3, [pc, #124]	; (8000b2c <main+0x260>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
				audio_header_flag = false;
 8000ab2:	4b26      	ldr	r3, [pc, #152]	; (8000b4c <main+0x280>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	701a      	strb	r2, [r3, #0]
				HAL_ADC_Init(&hadc);
 8000ab8:	4b17      	ldr	r3, [pc, #92]	; (8000b18 <main+0x24c>)
 8000aba:	0018      	movs	r0, r3
 8000abc:	f001 fa4a 	bl	8001f54 <HAL_ADC_Init>
				HAL_ADC_Start_DMA(&hadc, &adc_buffer, BURST_SIZE_ADC);
 8000ac0:	2380      	movs	r3, #128	; 0x80
 8000ac2:	009a      	lsls	r2, r3, #2
 8000ac4:	4913      	ldr	r1, [pc, #76]	; (8000b14 <main+0x248>)
 8000ac6:	4b14      	ldr	r3, [pc, #80]	; (8000b18 <main+0x24c>)
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f001 fbb7 	bl	800223c <HAL_ADC_Start_DMA>
				HAL_TIM_Base_Stop_IT(&htim21);
 8000ace:	4b1b      	ldr	r3, [pc, #108]	; (8000b3c <main+0x270>)
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	f005 fc8d 	bl	80063f0 <HAL_TIM_Base_Stop_IT>
				sprintf(audio_filename, "Audio%u.wav", capture_index);
 8000ad6:	4b1e      	ldr	r3, [pc, #120]	; (8000b50 <main+0x284>)
 8000ad8:	881b      	ldrh	r3, [r3, #0]
 8000ada:	001a      	movs	r2, r3
 8000adc:	491d      	ldr	r1, [pc, #116]	; (8000b54 <main+0x288>)
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f00a fbe3 	bl	800b2ac <siprintf>
				SD_Card_Open(audio_filename);
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f001 f947 	bl	8001d7c <SD_Card_Open>
				capture_index++;
 8000aee:	4b18      	ldr	r3, [pc, #96]	; (8000b50 <main+0x284>)
 8000af0:	881b      	ldrh	r3, [r3, #0]
 8000af2:	3301      	adds	r3, #1
 8000af4:	b29a      	uxth	r2, r3
 8000af6:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <main+0x284>)
 8000af8:	801a      	strh	r2, [r3, #0]
		if (capture_trigger_flag == true) {
 8000afa:	e751      	b.n	80009a0 <main+0xd4>
 8000afc:	50000800 	.word	0x50000800
 8000b00:	0800bc64 	.word	0x0800bc64
 8000b04:	0800bc74 	.word	0x0800bc74
 8000b08:	0800bc98 	.word	0x0800bc98
 8000b0c:	0800bcac 	.word	0x0800bcac
 8000b10:	0800bd38 	.word	0x0800bd38
 8000b14:	200003d8 	.word	0x200003d8
 8000b18:	20000094 	.word	0x20000094
 8000b1c:	200002cc 	.word	0x200002cc
 8000b20:	200007db 	.word	0x200007db
 8000b24:	0800bcb8 	.word	0x0800bcb8
 8000b28:	0800bccc 	.word	0x0800bccc
 8000b2c:	200007da 	.word	0x200007da
 8000b30:	0800bce0 	.word	0x0800bce0
 8000b34:	200007d8 	.word	0x200007d8
 8000b38:	0800bcf4 	.word	0x0800bcf4
 8000b3c:	2000030c 	.word	0x2000030c
 8000b40:	200007de 	.word	0x200007de
 8000b44:	0800bd08 	.word	0x0800bd08
 8000b48:	0800bd20 	.word	0x0800bd20
 8000b4c:	200007d9 	.word	0x200007d9
 8000b50:	200007dc 	.word	0x200007dc
 8000b54:	0800bd2c 	.word	0x0800bd2c

08000b58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b09d      	sub	sp, #116	; 0x74
 8000b5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b5e:	2438      	movs	r4, #56	; 0x38
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	0018      	movs	r0, r3
 8000b64:	2338      	movs	r3, #56	; 0x38
 8000b66:	001a      	movs	r2, r3
 8000b68:	2100      	movs	r1, #0
 8000b6a:	f00a fbbf 	bl	800b2ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b6e:	2324      	movs	r3, #36	; 0x24
 8000b70:	18fb      	adds	r3, r7, r3
 8000b72:	0018      	movs	r0, r3
 8000b74:	2314      	movs	r3, #20
 8000b76:	001a      	movs	r2, r3
 8000b78:	2100      	movs	r1, #0
 8000b7a:	f00a fbb7 	bl	800b2ec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b7e:	003b      	movs	r3, r7
 8000b80:	0018      	movs	r0, r3
 8000b82:	2324      	movs	r3, #36	; 0x24
 8000b84:	001a      	movs	r2, r3
 8000b86:	2100      	movs	r1, #0
 8000b88:	f00a fbb0 	bl	800b2ec <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b8c:	4b24      	ldr	r3, [pc, #144]	; (8000c20 <SystemClock_Config+0xc8>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a24      	ldr	r2, [pc, #144]	; (8000c24 <SystemClock_Config+0xcc>)
 8000b92:	401a      	ands	r2, r3
 8000b94:	4b22      	ldr	r3, [pc, #136]	; (8000c20 <SystemClock_Config+0xc8>)
 8000b96:	2180      	movs	r1, #128	; 0x80
 8000b98:	0109      	lsls	r1, r1, #4
 8000b9a:	430a      	orrs	r2, r1
 8000b9c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ba4:	193b      	adds	r3, r7, r4
 8000ba6:	22a0      	movs	r2, #160	; 0xa0
 8000ba8:	02d2      	lsls	r2, r2, #11
 8000baa:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	2200      	movs	r2, #0
 8000bb0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bb2:	193b      	adds	r3, r7, r4
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f003 f9c5 	bl	8003f44 <HAL_RCC_OscConfig>
 8000bba:	1e03      	subs	r3, r0, #0
 8000bbc:	d001      	beq.n	8000bc2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000bbe:	f000 fb0b 	bl	80011d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc2:	2124      	movs	r1, #36	; 0x24
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	220f      	movs	r2, #15
 8000bc8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000bca:	187b      	adds	r3, r7, r1
 8000bcc:	2202      	movs	r2, #2
 8000bce:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	2290      	movs	r2, #144	; 0x90
 8000bd4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	2200      	movs	r2, #0
 8000be0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000be2:	187b      	adds	r3, r7, r1
 8000be4:	2100      	movs	r1, #0
 8000be6:	0018      	movs	r0, r3
 8000be8:	f003 fd70 	bl	80046cc <HAL_RCC_ClockConfig>
 8000bec:	1e03      	subs	r3, r0, #0
 8000bee:	d001      	beq.n	8000bf4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000bf0:	f000 faf2 	bl	80011d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000bf4:	003b      	movs	r3, r7
 8000bf6:	220a      	movs	r2, #10
 8000bf8:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bfa:	003b      	movs	r3, r7
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c00:	003b      	movs	r3, r7
 8000c02:	2200      	movs	r2, #0
 8000c04:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c06:	003b      	movs	r3, r7
 8000c08:	0018      	movs	r0, r3
 8000c0a:	f003 ff83 	bl	8004b14 <HAL_RCCEx_PeriphCLKConfig>
 8000c0e:	1e03      	subs	r3, r0, #0
 8000c10:	d001      	beq.n	8000c16 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000c12:	f000 fae1 	bl	80011d8 <Error_Handler>
  }
}
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	b01d      	add	sp, #116	; 0x74
 8000c1c:	bd90      	pop	{r4, r7, pc}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	40007000 	.word	0x40007000
 8000c24:	ffffe7ff 	.word	0xffffe7ff

08000c28 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c2e:	003b      	movs	r3, r7
 8000c30:	0018      	movs	r0, r3
 8000c32:	2308      	movs	r3, #8
 8000c34:	001a      	movs	r2, r3
 8000c36:	2100      	movs	r1, #0
 8000c38:	f00a fb58 	bl	800b2ec <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000c3c:	4b2a      	ldr	r3, [pc, #168]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c3e:	4a2b      	ldr	r2, [pc, #172]	; (8000cec <MX_ADC_Init+0xc4>)
 8000c40:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000c42:	4b29      	ldr	r3, [pc, #164]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000c48:	4b27      	ldr	r3, [pc, #156]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c4a:	22c0      	movs	r2, #192	; 0xc0
 8000c4c:	0612      	lsls	r2, r2, #24
 8000c4e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8000c50:	4b25      	ldr	r3, [pc, #148]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c52:	2210      	movs	r2, #16
 8000c54:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c56:	4b24      	ldr	r3, [pc, #144]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000c5c:	4b22      	ldr	r3, [pc, #136]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c62:	4b21      	ldr	r3, [pc, #132]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000c68:	4b1f      	ldr	r3, [pc, #124]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c6a:	2220      	movs	r2, #32
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000c70:	4b1d      	ldr	r3, [pc, #116]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c72:	2221      	movs	r2, #33	; 0x21
 8000c74:	2100      	movs	r1, #0
 8000c76:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c78:	4b1b      	ldr	r3, [pc, #108]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c7a:	2280      	movs	r2, #128	; 0x80
 8000c7c:	00d2      	lsls	r2, r2, #3
 8000c7e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000c80:	4b19      	ldr	r3, [pc, #100]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c82:	2280      	movs	r2, #128	; 0x80
 8000c84:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 8000c86:	4b18      	ldr	r3, [pc, #96]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c88:	222c      	movs	r2, #44	; 0x2c
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c90:	2208      	movs	r2, #8
 8000c92:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c94:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000c9a:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000ca6:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000cac:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f001 f950 	bl	8001f54 <HAL_ADC_Init>
 8000cb4:	1e03      	subs	r3, r0, #0
 8000cb6:	d001      	beq.n	8000cbc <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000cb8:	f000 fa8e 	bl	80011d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000cbc:	003b      	movs	r3, r7
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000cc2:	003b      	movs	r3, r7
 8000cc4:	2280      	movs	r2, #128	; 0x80
 8000cc6:	0152      	lsls	r2, r2, #5
 8000cc8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cca:	003a      	movs	r2, r7
 8000ccc:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <MX_ADC_Init+0xc0>)
 8000cce:	0011      	movs	r1, r2
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	f001 fbbb 	bl	800244c <HAL_ADC_ConfigChannel>
 8000cd6:	1e03      	subs	r3, r0, #0
 8000cd8:	d001      	beq.n	8000cde <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000cda:	f000 fa7d 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	b002      	add	sp, #8
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	20000094 	.word	0x20000094
 8000cec:	40012400 	.word	0x40012400

08000cf0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cf4:	4b1b      	ldr	r3, [pc, #108]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000cf6:	4a1c      	ldr	r2, [pc, #112]	; (8000d68 <MX_I2C1_Init+0x78>)
 8000cf8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000509;
 8000cfa:	4b1a      	ldr	r3, [pc, #104]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000cfc:	4a1b      	ldr	r2, [pc, #108]	; (8000d6c <MX_I2C1_Init+0x7c>)
 8000cfe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d00:	4b18      	ldr	r3, [pc, #96]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d06:	4b17      	ldr	r3, [pc, #92]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d08:	2201      	movs	r2, #1
 8000d0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d0c:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d12:	4b14      	ldr	r3, [pc, #80]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d18:	4b12      	ldr	r3, [pc, #72]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d1e:	4b11      	ldr	r3, [pc, #68]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d24:	4b0f      	ldr	r3, [pc, #60]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f002 fabd 	bl	80032ac <HAL_I2C_Init>
 8000d32:	1e03      	subs	r3, r0, #0
 8000d34:	d001      	beq.n	8000d3a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000d36:	f000 fa4f 	bl	80011d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f003 f810 	bl	8003d64 <HAL_I2CEx_ConfigAnalogFilter>
 8000d44:	1e03      	subs	r3, r0, #0
 8000d46:	d001      	beq.n	8000d4c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000d48:	f000 fa46 	bl	80011d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d4c:	4b05      	ldr	r3, [pc, #20]	; (8000d64 <MX_I2C1_Init+0x74>)
 8000d4e:	2100      	movs	r1, #0
 8000d50:	0018      	movs	r0, r3
 8000d52:	f003 f853 	bl	8003dfc <HAL_I2CEx_ConfigDigitalFilter>
 8000d56:	1e03      	subs	r3, r0, #0
 8000d58:	d001      	beq.n	8000d5e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000d5a:	f000 fa3d 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000138 	.word	0x20000138
 8000d68:	40005400 	.word	0x40005400
 8000d6c:	00000509 	.word	0x00000509

08000d70 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d74:	4b18      	ldr	r3, [pc, #96]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000d76:	4a19      	ldr	r2, [pc, #100]	; (8000ddc <MX_SPI1_Init+0x6c>)
 8000d78:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d7a:	4b17      	ldr	r3, [pc, #92]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000d7c:	2282      	movs	r2, #130	; 0x82
 8000d7e:	0052      	lsls	r2, r2, #1
 8000d80:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d82:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d88:	4b13      	ldr	r3, [pc, #76]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d8e:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d94:	4b10      	ldr	r3, [pc, #64]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d9a:	4b0f      	ldr	r3, [pc, #60]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000d9c:	2280      	movs	r2, #128	; 0x80
 8000d9e:	0092      	lsls	r2, r2, #2
 8000da0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000da2:	4b0d      	ldr	r3, [pc, #52]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000da4:	2208      	movs	r2, #8
 8000da6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000da8:	4b0b      	ldr	r3, [pc, #44]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dae:	4b0a      	ldr	r3, [pc, #40]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000db4:	4b08      	ldr	r3, [pc, #32]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000dba:	4b07      	ldr	r3, [pc, #28]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000dbc:	2207      	movs	r2, #7
 8000dbe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000dc0:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <MX_SPI1_Init+0x68>)
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	f004 f834 	bl	8004e30 <HAL_SPI_Init>
 8000dc8:	1e03      	subs	r3, r0, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000dcc:	f000 fa04 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000dd0:	46c0      	nop			; (mov r8, r8)
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	2000018c 	.word	0x2000018c
 8000ddc:	40013000 	.word	0x40013000

08000de0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000de4:	4b18      	ldr	r3, [pc, #96]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000de6:	4a19      	ldr	r2, [pc, #100]	; (8000e4c <MX_SPI2_Init+0x6c>)
 8000de8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000dea:	4b17      	ldr	r3, [pc, #92]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000dec:	2282      	movs	r2, #130	; 0x82
 8000dee:	0052      	lsls	r2, r2, #1
 8000df0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000df2:	4b15      	ldr	r3, [pc, #84]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000df8:	4b13      	ldr	r3, [pc, #76]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000dfe:	4b12      	ldr	r3, [pc, #72]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e04:	4b10      	ldr	r3, [pc, #64]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e0a:	4b0f      	ldr	r3, [pc, #60]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000e0c:	2280      	movs	r2, #128	; 0x80
 8000e0e:	0092      	lsls	r2, r2, #2
 8000e10:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e12:	4b0d      	ldr	r3, [pc, #52]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e18:	4b0b      	ldr	r3, [pc, #44]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e24:	4b08      	ldr	r3, [pc, #32]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000e2a:	4b07      	ldr	r3, [pc, #28]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000e2c:	2207      	movs	r2, #7
 8000e2e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e30:	4b05      	ldr	r3, [pc, #20]	; (8000e48 <MX_SPI2_Init+0x68>)
 8000e32:	0018      	movs	r0, r3
 8000e34:	f003 fffc 	bl	8004e30 <HAL_SPI_Init>
 8000e38:	1e03      	subs	r3, r0, #0
 8000e3a:	d001      	beq.n	8000e40 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000e3c:	f000 f9cc 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e40:	46c0      	nop			; (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	200001e4 	.word	0x200001e4
 8000e4c:	40003800 	.word	0x40003800

08000e50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e56:	2308      	movs	r3, #8
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	2310      	movs	r3, #16
 8000e5e:	001a      	movs	r2, r3
 8000e60:	2100      	movs	r1, #0
 8000e62:	f00a fa43 	bl	800b2ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e66:	003b      	movs	r3, r7
 8000e68:	0018      	movs	r0, r3
 8000e6a:	2308      	movs	r3, #8
 8000e6c:	001a      	movs	r2, r3
 8000e6e:	2100      	movs	r1, #0
 8000e70:	f00a fa3c 	bl	800b2ec <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e74:	4b1e      	ldr	r3, [pc, #120]	; (8000ef0 <MX_TIM2_Init+0xa0>)
 8000e76:	2280      	movs	r2, #128	; 0x80
 8000e78:	05d2      	lsls	r2, r2, #23
 8000e7a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000e7c:	4b1c      	ldr	r3, [pc, #112]	; (8000ef0 <MX_TIM2_Init+0xa0>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e82:	4b1b      	ldr	r3, [pc, #108]	; (8000ef0 <MX_TIM2_Init+0xa0>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 199;
 8000e88:	4b19      	ldr	r3, [pc, #100]	; (8000ef0 <MX_TIM2_Init+0xa0>)
 8000e8a:	22c7      	movs	r2, #199	; 0xc7
 8000e8c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e8e:	4b18      	ldr	r3, [pc, #96]	; (8000ef0 <MX_TIM2_Init+0xa0>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e94:	4b16      	ldr	r3, [pc, #88]	; (8000ef0 <MX_TIM2_Init+0xa0>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e9a:	4b15      	ldr	r3, [pc, #84]	; (8000ef0 <MX_TIM2_Init+0xa0>)
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f005 f9d7 	bl	8006250 <HAL_TIM_Base_Init>
 8000ea2:	1e03      	subs	r3, r0, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000ea6:	f000 f997 	bl	80011d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eaa:	2108      	movs	r1, #8
 8000eac:	187b      	adds	r3, r7, r1
 8000eae:	2280      	movs	r2, #128	; 0x80
 8000eb0:	0152      	lsls	r2, r2, #5
 8000eb2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000eb4:	187a      	adds	r2, r7, r1
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ef0 <MX_TIM2_Init+0xa0>)
 8000eb8:	0011      	movs	r1, r2
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f005 fba6 	bl	800660c <HAL_TIM_ConfigClockSource>
 8000ec0:	1e03      	subs	r3, r0, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000ec4:	f000 f988 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ec8:	003b      	movs	r3, r7
 8000eca:	2220      	movs	r2, #32
 8000ecc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ece:	003b      	movs	r3, r7
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ed4:	003a      	movs	r2, r7
 8000ed6:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <MX_TIM2_Init+0xa0>)
 8000ed8:	0011      	movs	r1, r2
 8000eda:	0018      	movs	r0, r3
 8000edc:	f005 fd78 	bl	80069d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee0:	1e03      	subs	r3, r0, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000ee4:	f000 f978 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ee8:	46c0      	nop			; (mov r8, r8)
 8000eea:	46bd      	mov	sp, r7
 8000eec:	b006      	add	sp, #24
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	200002cc 	.word	0x200002cc

08000ef4 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000efa:	2308      	movs	r3, #8
 8000efc:	18fb      	adds	r3, r7, r3
 8000efe:	0018      	movs	r0, r3
 8000f00:	2310      	movs	r3, #16
 8000f02:	001a      	movs	r2, r3
 8000f04:	2100      	movs	r1, #0
 8000f06:	f00a f9f1 	bl	800b2ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f0a:	003b      	movs	r3, r7
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	2308      	movs	r3, #8
 8000f10:	001a      	movs	r2, r3
 8000f12:	2100      	movs	r1, #0
 8000f14:	f00a f9ea 	bl	800b2ec <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8000f18:	4b1e      	ldr	r3, [pc, #120]	; (8000f94 <MX_TIM21_Init+0xa0>)
 8000f1a:	4a1f      	ldr	r2, [pc, #124]	; (8000f98 <MX_TIM21_Init+0xa4>)
 8000f1c:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 1831;
 8000f1e:	4b1d      	ldr	r3, [pc, #116]	; (8000f94 <MX_TIM21_Init+0xa0>)
 8000f20:	4a1e      	ldr	r2, [pc, #120]	; (8000f9c <MX_TIM21_Init+0xa8>)
 8000f22:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f24:	4b1b      	ldr	r3, [pc, #108]	; (8000f94 <MX_TIM21_Init+0xa0>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 65501;
 8000f2a:	4b1a      	ldr	r3, [pc, #104]	; (8000f94 <MX_TIM21_Init+0xa0>)
 8000f2c:	4a1c      	ldr	r2, [pc, #112]	; (8000fa0 <MX_TIM21_Init+0xac>)
 8000f2e:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f30:	4b18      	ldr	r3, [pc, #96]	; (8000f94 <MX_TIM21_Init+0xa0>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f36:	4b17      	ldr	r3, [pc, #92]	; (8000f94 <MX_TIM21_Init+0xa0>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8000f3c:	4b15      	ldr	r3, [pc, #84]	; (8000f94 <MX_TIM21_Init+0xa0>)
 8000f3e:	0018      	movs	r0, r3
 8000f40:	f005 f986 	bl	8006250 <HAL_TIM_Base_Init>
 8000f44:	1e03      	subs	r3, r0, #0
 8000f46:	d001      	beq.n	8000f4c <MX_TIM21_Init+0x58>
  {
    Error_Handler();
 8000f48:	f000 f946 	bl	80011d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f4c:	2108      	movs	r1, #8
 8000f4e:	187b      	adds	r3, r7, r1
 8000f50:	2280      	movs	r2, #128	; 0x80
 8000f52:	0152      	lsls	r2, r2, #5
 8000f54:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8000f56:	187a      	adds	r2, r7, r1
 8000f58:	4b0e      	ldr	r3, [pc, #56]	; (8000f94 <MX_TIM21_Init+0xa0>)
 8000f5a:	0011      	movs	r1, r2
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f005 fb55 	bl	800660c <HAL_TIM_ConfigClockSource>
 8000f62:	1e03      	subs	r3, r0, #0
 8000f64:	d001      	beq.n	8000f6a <MX_TIM21_Init+0x76>
  {
    Error_Handler();
 8000f66:	f000 f937 	bl	80011d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f6a:	003b      	movs	r3, r7
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f70:	003b      	movs	r3, r7
 8000f72:	2200      	movs	r2, #0
 8000f74:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000f76:	003a      	movs	r2, r7
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <MX_TIM21_Init+0xa0>)
 8000f7a:	0011      	movs	r1, r2
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f005 fd27 	bl	80069d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f82:	1e03      	subs	r3, r0, #0
 8000f84:	d001      	beq.n	8000f8a <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 8000f86:	f000 f927 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	b006      	add	sp, #24
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	46c0      	nop			; (mov r8, r8)
 8000f94:	2000030c 	.word	0x2000030c
 8000f98:	40010800 	.word	0x40010800
 8000f9c:	00000727 	.word	0x00000727
 8000fa0:	0000ffdd 	.word	0x0000ffdd

08000fa4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fa8:	4b14      	ldr	r3, [pc, #80]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000faa:	4a15      	ldr	r2, [pc, #84]	; (8001000 <MX_USART2_UART_Init+0x5c>)
 8000fac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fae:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fb0:	22e1      	movs	r2, #225	; 0xe1
 8000fb2:	0252      	lsls	r2, r2, #9
 8000fb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fb6:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fbc:	4b0f      	ldr	r3, [pc, #60]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fc2:	4b0e      	ldr	r3, [pc, #56]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fca:	220c      	movs	r2, #12
 8000fcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fce:	4b0b      	ldr	r3, [pc, #44]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fd4:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fda:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fe0:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fe6:	4b05      	ldr	r3, [pc, #20]	; (8000ffc <MX_USART2_UART_Init+0x58>)
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f005 fd49 	bl	8006a80 <HAL_UART_Init>
 8000fee:	1e03      	subs	r3, r0, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ff2:	f000 f8f1 	bl	80011d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	2000034c 	.word	0x2000034c
 8001000:	40004400 	.word	0x40004400

08001004 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800100a:	4b10      	ldr	r3, [pc, #64]	; (800104c <MX_DMA_Init+0x48>)
 800100c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800100e:	4b0f      	ldr	r3, [pc, #60]	; (800104c <MX_DMA_Init+0x48>)
 8001010:	2101      	movs	r1, #1
 8001012:	430a      	orrs	r2, r1
 8001014:	631a      	str	r2, [r3, #48]	; 0x30
 8001016:	4b0d      	ldr	r3, [pc, #52]	; (800104c <MX_DMA_Init+0x48>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	2201      	movs	r2, #1
 800101c:	4013      	ands	r3, r2
 800101e:	607b      	str	r3, [r7, #4]
 8001020:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2100      	movs	r1, #0
 8001026:	2009      	movs	r0, #9
 8001028:	f001 fd1c 	bl	8002a64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800102c:	2009      	movs	r0, #9
 800102e:	f001 fd2e 	bl	8002a8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2100      	movs	r1, #0
 8001036:	200a      	movs	r0, #10
 8001038:	f001 fd14 	bl	8002a64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800103c:	200a      	movs	r0, #10
 800103e:	f001 fd26 	bl	8002a8e <HAL_NVIC_EnableIRQ>

}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	46bd      	mov	sp, r7
 8001046:	b002      	add	sp, #8
 8001048:	bd80      	pop	{r7, pc}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	40021000 	.word	0x40021000

08001050 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b08b      	sub	sp, #44	; 0x2c
 8001054:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001056:	2414      	movs	r4, #20
 8001058:	193b      	adds	r3, r7, r4
 800105a:	0018      	movs	r0, r3
 800105c:	2314      	movs	r3, #20
 800105e:	001a      	movs	r2, r3
 8001060:	2100      	movs	r1, #0
 8001062:	f00a f943 	bl	800b2ec <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001066:	4b40      	ldr	r3, [pc, #256]	; (8001168 <MX_GPIO_Init+0x118>)
 8001068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800106a:	4b3f      	ldr	r3, [pc, #252]	; (8001168 <MX_GPIO_Init+0x118>)
 800106c:	2104      	movs	r1, #4
 800106e:	430a      	orrs	r2, r1
 8001070:	62da      	str	r2, [r3, #44]	; 0x2c
 8001072:	4b3d      	ldr	r3, [pc, #244]	; (8001168 <MX_GPIO_Init+0x118>)
 8001074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001076:	2204      	movs	r2, #4
 8001078:	4013      	ands	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
 800107c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800107e:	4b3a      	ldr	r3, [pc, #232]	; (8001168 <MX_GPIO_Init+0x118>)
 8001080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001082:	4b39      	ldr	r3, [pc, #228]	; (8001168 <MX_GPIO_Init+0x118>)
 8001084:	2180      	movs	r1, #128	; 0x80
 8001086:	430a      	orrs	r2, r1
 8001088:	62da      	str	r2, [r3, #44]	; 0x2c
 800108a:	4b37      	ldr	r3, [pc, #220]	; (8001168 <MX_GPIO_Init+0x118>)
 800108c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800108e:	2280      	movs	r2, #128	; 0x80
 8001090:	4013      	ands	r3, r2
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	4b34      	ldr	r3, [pc, #208]	; (8001168 <MX_GPIO_Init+0x118>)
 8001098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800109a:	4b33      	ldr	r3, [pc, #204]	; (8001168 <MX_GPIO_Init+0x118>)
 800109c:	2101      	movs	r1, #1
 800109e:	430a      	orrs	r2, r1
 80010a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80010a2:	4b31      	ldr	r3, [pc, #196]	; (8001168 <MX_GPIO_Init+0x118>)
 80010a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010a6:	2201      	movs	r2, #1
 80010a8:	4013      	ands	r3, r2
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	4b2e      	ldr	r3, [pc, #184]	; (8001168 <MX_GPIO_Init+0x118>)
 80010b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010b2:	4b2d      	ldr	r3, [pc, #180]	; (8001168 <MX_GPIO_Init+0x118>)
 80010b4:	2102      	movs	r1, #2
 80010b6:	430a      	orrs	r2, r1
 80010b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80010ba:	4b2b      	ldr	r3, [pc, #172]	; (8001168 <MX_GPIO_Init+0x118>)
 80010bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010be:	2202      	movs	r2, #2
 80010c0:	4013      	ands	r3, r2
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI2_CS_Pin|SPI_CS_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80010c6:	4b29      	ldr	r3, [pc, #164]	; (800116c <MX_GPIO_Init+0x11c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	21a2      	movs	r1, #162	; 0xa2
 80010cc:	0018      	movs	r0, r3
 80010ce:	f002 f8b3 	bl	8003238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80010d2:	23a0      	movs	r3, #160	; 0xa0
 80010d4:	05db      	lsls	r3, r3, #23
 80010d6:	2200      	movs	r2, #0
 80010d8:	2120      	movs	r1, #32
 80010da:	0018      	movs	r0, r3
 80010dc:	f002 f8ac 	bl	8003238 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010e0:	193b      	adds	r3, r7, r4
 80010e2:	2280      	movs	r2, #128	; 0x80
 80010e4:	0192      	lsls	r2, r2, #6
 80010e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010e8:	193b      	adds	r3, r7, r4
 80010ea:	2284      	movs	r2, #132	; 0x84
 80010ec:	0392      	lsls	r2, r2, #14
 80010ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	193b      	adds	r3, r7, r4
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010f6:	193b      	adds	r3, r7, r4
 80010f8:	4a1c      	ldr	r2, [pc, #112]	; (800116c <MX_GPIO_Init+0x11c>)
 80010fa:	0019      	movs	r1, r3
 80010fc:	0010      	movs	r0, r2
 80010fe:	f001 ff25 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin SPI_CS_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|SPI_CS_Pin|SD_CS_Pin;
 8001102:	193b      	adds	r3, r7, r4
 8001104:	22a2      	movs	r2, #162	; 0xa2
 8001106:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001108:	193b      	adds	r3, r7, r4
 800110a:	2201      	movs	r2, #1
 800110c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	193b      	adds	r3, r7, r4
 8001110:	2200      	movs	r2, #0
 8001112:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001114:	193b      	adds	r3, r7, r4
 8001116:	2200      	movs	r2, #0
 8001118:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800111a:	193b      	adds	r3, r7, r4
 800111c:	4a13      	ldr	r2, [pc, #76]	; (800116c <MX_GPIO_Init+0x11c>)
 800111e:	0019      	movs	r1, r3
 8001120:	0010      	movs	r0, r2
 8001122:	f001 ff13 	bl	8002f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001126:	0021      	movs	r1, r4
 8001128:	187b      	adds	r3, r7, r1
 800112a:	2220      	movs	r2, #32
 800112c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112e:	187b      	adds	r3, r7, r1
 8001130:	2201      	movs	r2, #1
 8001132:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	187b      	adds	r3, r7, r1
 8001136:	2200      	movs	r2, #0
 8001138:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113a:	187b      	adds	r3, r7, r1
 800113c:	2200      	movs	r2, #0
 800113e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001140:	187a      	adds	r2, r7, r1
 8001142:	23a0      	movs	r3, #160	; 0xa0
 8001144:	05db      	lsls	r3, r3, #23
 8001146:	0011      	movs	r1, r2
 8001148:	0018      	movs	r0, r3
 800114a:	f001 feff 	bl	8002f4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	2007      	movs	r0, #7
 8001154:	f001 fc86 	bl	8002a64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001158:	2007      	movs	r0, #7
 800115a:	f001 fc98 	bl	8002a8e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	46bd      	mov	sp, r7
 8001162:	b00b      	add	sp, #44	; 0x2c
 8001164:	bd90      	pop	{r4, r7, pc}
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	40021000 	.word	0x40021000
 800116c:	50000800 	.word	0x50000800

08001170 <Debug_Print>:

/* USER CODE BEGIN 4 */

void Debug_Print(const char *message) {
 8001170:	b590      	push	{r4, r7, lr}
 8001172:	b0c3      	sub	sp, #268	; 0x10c
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
	uint8_t TxBuffer[256];

	sprintf(TxBuffer, message);
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	2408      	movs	r4, #8
 800117c:	193b      	adds	r3, r7, r4
 800117e:	0011      	movs	r1, r2
 8001180:	0018      	movs	r0, r3
 8001182:	f00a f893 	bl	800b2ac <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) TxBuffer, strlen(TxBuffer),
 8001186:	193b      	adds	r3, r7, r4
 8001188:	0018      	movs	r0, r3
 800118a:	f7fe ffbd 	bl	8000108 <strlen>
 800118e:	0003      	movs	r3, r0
 8001190:	b29a      	uxth	r2, r3
 8001192:	2301      	movs	r3, #1
 8001194:	425b      	negs	r3, r3
 8001196:	1939      	adds	r1, r7, r4
 8001198:	4803      	ldr	r0, [pc, #12]	; (80011a8 <Debug_Print+0x38>)
 800119a:	f005 fcc5 	bl	8006b28 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 800119e:	46c0      	nop			; (mov r8, r8)
 80011a0:	46bd      	mov	sp, r7
 80011a2:	b043      	add	sp, #268	; 0x10c
 80011a4:	bd90      	pop	{r4, r7, pc}
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	2000034c 	.word	0x2000034c

080011ac <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET); // Exemple avec GPIOB et PIN 12
 80011b4:	4b06      	ldr	r3, [pc, #24]	; (80011d0 <HAL_SPI_RxCpltCallback+0x24>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	2120      	movs	r1, #32
 80011ba:	0018      	movs	r0, r3
 80011bc:	f002 f83c 	bl	8003238 <HAL_GPIO_WritePin>
	DMA_Complet = 1;
 80011c0:	4b04      	ldr	r3, [pc, #16]	; (80011d4 <HAL_SPI_RxCpltCallback+0x28>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	701a      	strb	r2, [r3, #0]
}
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b002      	add	sp, #8
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	50000800 	.word	0x50000800
 80011d4:	200003d4 	.word	0x200003d4

080011d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011dc:	b672      	cpsid	i
}
 80011de:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80011e0:	e7fe      	b.n	80011e0 <Error_Handler+0x8>
	...

080011e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011e8:	4b07      	ldr	r3, [pc, #28]	; (8001208 <HAL_MspInit+0x24>)
 80011ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <HAL_MspInit+0x24>)
 80011ee:	2101      	movs	r1, #1
 80011f0:	430a      	orrs	r2, r1
 80011f2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f4:	4b04      	ldr	r3, [pc, #16]	; (8001208 <HAL_MspInit+0x24>)
 80011f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80011f8:	4b03      	ldr	r3, [pc, #12]	; (8001208 <HAL_MspInit+0x24>)
 80011fa:	2180      	movs	r1, #128	; 0x80
 80011fc:	0549      	lsls	r1, r1, #21
 80011fe:	430a      	orrs	r2, r1
 8001200:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40021000 	.word	0x40021000

0800120c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b089      	sub	sp, #36	; 0x24
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	240c      	movs	r4, #12
 8001216:	193b      	adds	r3, r7, r4
 8001218:	0018      	movs	r0, r3
 800121a:	2314      	movs	r3, #20
 800121c:	001a      	movs	r2, r3
 800121e:	2100      	movs	r1, #0
 8001220:	f00a f864 	bl	800b2ec <memset>
  if(hadc->Instance==ADC1)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a29      	ldr	r2, [pc, #164]	; (80012d0 <HAL_ADC_MspInit+0xc4>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d14b      	bne.n	80012c6 <HAL_ADC_MspInit+0xba>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800122e:	4b29      	ldr	r3, [pc, #164]	; (80012d4 <HAL_ADC_MspInit+0xc8>)
 8001230:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001232:	4b28      	ldr	r3, [pc, #160]	; (80012d4 <HAL_ADC_MspInit+0xc8>)
 8001234:	2180      	movs	r1, #128	; 0x80
 8001236:	0089      	lsls	r1, r1, #2
 8001238:	430a      	orrs	r2, r1
 800123a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123c:	4b25      	ldr	r3, [pc, #148]	; (80012d4 <HAL_ADC_MspInit+0xc8>)
 800123e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001240:	4b24      	ldr	r3, [pc, #144]	; (80012d4 <HAL_ADC_MspInit+0xc8>)
 8001242:	2101      	movs	r1, #1
 8001244:	430a      	orrs	r2, r1
 8001246:	62da      	str	r2, [r3, #44]	; 0x2c
 8001248:	4b22      	ldr	r3, [pc, #136]	; (80012d4 <HAL_ADC_MspInit+0xc8>)
 800124a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124c:	2201      	movs	r2, #1
 800124e:	4013      	ands	r3, r2
 8001250:	60bb      	str	r3, [r7, #8]
 8001252:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001254:	193b      	adds	r3, r7, r4
 8001256:	2201      	movs	r2, #1
 8001258:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800125a:	193b      	adds	r3, r7, r4
 800125c:	2203      	movs	r2, #3
 800125e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	193b      	adds	r3, r7, r4
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001266:	193a      	adds	r2, r7, r4
 8001268:	23a0      	movs	r3, #160	; 0xa0
 800126a:	05db      	lsls	r3, r3, #23
 800126c:	0011      	movs	r1, r2
 800126e:	0018      	movs	r0, r3
 8001270:	f001 fe6c 	bl	8002f4c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001274:	4b18      	ldr	r3, [pc, #96]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 8001276:	4a19      	ldr	r2, [pc, #100]	; (80012dc <HAL_ADC_MspInit+0xd0>)
 8001278:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 800127a:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 800127c:	2200      	movs	r2, #0
 800127e:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001280:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001286:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 8001288:	2200      	movs	r2, #0
 800128a:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 800128e:	2280      	movs	r2, #128	; 0x80
 8001290:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001292:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 8001294:	2200      	movs	r2, #0
 8001296:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 800129a:	2200      	movs	r2, #0
 800129c:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 80012a0:	2220      	movs	r2, #32
 80012a2:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80012aa:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 80012ac:	0018      	movs	r0, r3
 80012ae:	f001 fc0b 	bl	8002ac8 <HAL_DMA_Init>
 80012b2:	1e03      	subs	r3, r0, #0
 80012b4:	d001      	beq.n	80012ba <HAL_ADC_MspInit+0xae>
    {
      Error_Handler();
 80012b6:	f7ff ff8f 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a06      	ldr	r2, [pc, #24]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 80012be:	64da      	str	r2, [r3, #76]	; 0x4c
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <HAL_ADC_MspInit+0xcc>)
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	46bd      	mov	sp, r7
 80012ca:	b009      	add	sp, #36	; 0x24
 80012cc:	bd90      	pop	{r4, r7, pc}
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	40012400 	.word	0x40012400
 80012d4:	40021000 	.word	0x40021000
 80012d8:	200000f0 	.word	0x200000f0
 80012dc:	40020008 	.word	0x40020008

080012e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012e0:	b590      	push	{r4, r7, lr}
 80012e2:	b089      	sub	sp, #36	; 0x24
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e8:	240c      	movs	r4, #12
 80012ea:	193b      	adds	r3, r7, r4
 80012ec:	0018      	movs	r0, r3
 80012ee:	2314      	movs	r3, #20
 80012f0:	001a      	movs	r2, r3
 80012f2:	2100      	movs	r1, #0
 80012f4:	f009 fffa 	bl	800b2ec <memset>
  if(hi2c->Instance==I2C1)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a17      	ldr	r2, [pc, #92]	; (800135c <HAL_I2C_MspInit+0x7c>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d128      	bne.n	8001354 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001302:	4b17      	ldr	r3, [pc, #92]	; (8001360 <HAL_I2C_MspInit+0x80>)
 8001304:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001306:	4b16      	ldr	r3, [pc, #88]	; (8001360 <HAL_I2C_MspInit+0x80>)
 8001308:	2102      	movs	r1, #2
 800130a:	430a      	orrs	r2, r1
 800130c:	62da      	str	r2, [r3, #44]	; 0x2c
 800130e:	4b14      	ldr	r3, [pc, #80]	; (8001360 <HAL_I2C_MspInit+0x80>)
 8001310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001312:	2202      	movs	r2, #2
 8001314:	4013      	ands	r3, r2
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800131a:	0021      	movs	r1, r4
 800131c:	187b      	adds	r3, r7, r1
 800131e:	22c0      	movs	r2, #192	; 0xc0
 8001320:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001322:	187b      	adds	r3, r7, r1
 8001324:	2212      	movs	r2, #18
 8001326:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	187b      	adds	r3, r7, r1
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132e:	187b      	adds	r3, r7, r1
 8001330:	2203      	movs	r2, #3
 8001332:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001334:	187b      	adds	r3, r7, r1
 8001336:	2201      	movs	r2, #1
 8001338:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133a:	187b      	adds	r3, r7, r1
 800133c:	4a09      	ldr	r2, [pc, #36]	; (8001364 <HAL_I2C_MspInit+0x84>)
 800133e:	0019      	movs	r1, r3
 8001340:	0010      	movs	r0, r2
 8001342:	f001 fe03 	bl	8002f4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001346:	4b06      	ldr	r3, [pc, #24]	; (8001360 <HAL_I2C_MspInit+0x80>)
 8001348:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800134a:	4b05      	ldr	r3, [pc, #20]	; (8001360 <HAL_I2C_MspInit+0x80>)
 800134c:	2180      	movs	r1, #128	; 0x80
 800134e:	0389      	lsls	r1, r1, #14
 8001350:	430a      	orrs	r2, r1
 8001352:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001354:	46c0      	nop			; (mov r8, r8)
 8001356:	46bd      	mov	sp, r7
 8001358:	b009      	add	sp, #36	; 0x24
 800135a:	bd90      	pop	{r4, r7, pc}
 800135c:	40005400 	.word	0x40005400
 8001360:	40021000 	.word	0x40021000
 8001364:	50000400 	.word	0x50000400

08001368 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001368:	b590      	push	{r4, r7, lr}
 800136a:	b08d      	sub	sp, #52	; 0x34
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001370:	241c      	movs	r4, #28
 8001372:	193b      	adds	r3, r7, r4
 8001374:	0018      	movs	r0, r3
 8001376:	2314      	movs	r3, #20
 8001378:	001a      	movs	r2, r3
 800137a:	2100      	movs	r1, #0
 800137c:	f009 ffb6 	bl	800b2ec <memset>
  if(hspi->Instance==SPI1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a7f      	ldr	r2, [pc, #508]	; (8001584 <HAL_SPI_MspInit+0x21c>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d000      	beq.n	800138c <HAL_SPI_MspInit+0x24>
 800138a:	e0a5      	b.n	80014d8 <HAL_SPI_MspInit+0x170>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800138c:	4b7e      	ldr	r3, [pc, #504]	; (8001588 <HAL_SPI_MspInit+0x220>)
 800138e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001390:	4b7d      	ldr	r3, [pc, #500]	; (8001588 <HAL_SPI_MspInit+0x220>)
 8001392:	2180      	movs	r1, #128	; 0x80
 8001394:	0149      	lsls	r1, r1, #5
 8001396:	430a      	orrs	r2, r1
 8001398:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	4b7b      	ldr	r3, [pc, #492]	; (8001588 <HAL_SPI_MspInit+0x220>)
 800139c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800139e:	4b7a      	ldr	r3, [pc, #488]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80013a0:	2101      	movs	r1, #1
 80013a2:	430a      	orrs	r2, r1
 80013a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80013a6:	4b78      	ldr	r3, [pc, #480]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80013a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013aa:	2201      	movs	r2, #1
 80013ac:	4013      	ands	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]
 80013b0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b2:	4b75      	ldr	r3, [pc, #468]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80013b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013b6:	4b74      	ldr	r3, [pc, #464]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80013b8:	2102      	movs	r1, #2
 80013ba:	430a      	orrs	r2, r1
 80013bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80013be:	4b72      	ldr	r3, [pc, #456]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80013c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c2:	2202      	movs	r2, #2
 80013c4:	4013      	ands	r3, r2
 80013c6:	617b      	str	r3, [r7, #20]
 80013c8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013ca:	193b      	adds	r3, r7, r4
 80013cc:	22c0      	movs	r2, #192	; 0xc0
 80013ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d0:	193b      	adds	r3, r7, r4
 80013d2:	2202      	movs	r2, #2
 80013d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d6:	193b      	adds	r3, r7, r4
 80013d8:	2200      	movs	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013dc:	193b      	adds	r3, r7, r4
 80013de:	2203      	movs	r2, #3
 80013e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80013e2:	193b      	adds	r3, r7, r4
 80013e4:	2200      	movs	r2, #0
 80013e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e8:	193a      	adds	r2, r7, r4
 80013ea:	23a0      	movs	r3, #160	; 0xa0
 80013ec:	05db      	lsls	r3, r3, #23
 80013ee:	0011      	movs	r1, r2
 80013f0:	0018      	movs	r0, r3
 80013f2:	f001 fdab 	bl	8002f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80013f6:	0021      	movs	r1, r4
 80013f8:	187b      	adds	r3, r7, r1
 80013fa:	2208      	movs	r2, #8
 80013fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fe:	187b      	adds	r3, r7, r1
 8001400:	2202      	movs	r2, #2
 8001402:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	187b      	adds	r3, r7, r1
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140a:	187b      	adds	r3, r7, r1
 800140c:	2203      	movs	r2, #3
 800140e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001410:	187b      	adds	r3, r7, r1
 8001412:	2200      	movs	r2, #0
 8001414:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001416:	187b      	adds	r3, r7, r1
 8001418:	4a5c      	ldr	r2, [pc, #368]	; (800158c <HAL_SPI_MspInit+0x224>)
 800141a:	0019      	movs	r1, r3
 800141c:	0010      	movs	r0, r2
 800141e:	f001 fd95 	bl	8002f4c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001422:	4b5b      	ldr	r3, [pc, #364]	; (8001590 <HAL_SPI_MspInit+0x228>)
 8001424:	4a5b      	ldr	r2, [pc, #364]	; (8001594 <HAL_SPI_MspInit+0x22c>)
 8001426:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001428:	4b59      	ldr	r3, [pc, #356]	; (8001590 <HAL_SPI_MspInit+0x228>)
 800142a:	2201      	movs	r2, #1
 800142c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800142e:	4b58      	ldr	r3, [pc, #352]	; (8001590 <HAL_SPI_MspInit+0x228>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001434:	4b56      	ldr	r3, [pc, #344]	; (8001590 <HAL_SPI_MspInit+0x228>)
 8001436:	2200      	movs	r2, #0
 8001438:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800143a:	4b55      	ldr	r3, [pc, #340]	; (8001590 <HAL_SPI_MspInit+0x228>)
 800143c:	2280      	movs	r2, #128	; 0x80
 800143e:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001440:	4b53      	ldr	r3, [pc, #332]	; (8001590 <HAL_SPI_MspInit+0x228>)
 8001442:	2200      	movs	r2, #0
 8001444:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001446:	4b52      	ldr	r3, [pc, #328]	; (8001590 <HAL_SPI_MspInit+0x228>)
 8001448:	2200      	movs	r2, #0
 800144a:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800144c:	4b50      	ldr	r3, [pc, #320]	; (8001590 <HAL_SPI_MspInit+0x228>)
 800144e:	2200      	movs	r2, #0
 8001450:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001452:	4b4f      	ldr	r3, [pc, #316]	; (8001590 <HAL_SPI_MspInit+0x228>)
 8001454:	2200      	movs	r2, #0
 8001456:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001458:	4b4d      	ldr	r3, [pc, #308]	; (8001590 <HAL_SPI_MspInit+0x228>)
 800145a:	0018      	movs	r0, r3
 800145c:	f001 fb34 	bl	8002ac8 <HAL_DMA_Init>
 8001460:	1e03      	subs	r3, r0, #0
 8001462:	d001      	beq.n	8001468 <HAL_SPI_MspInit+0x100>
    {
      Error_Handler();
 8001464:	f7ff feb8 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a49      	ldr	r2, [pc, #292]	; (8001590 <HAL_SPI_MspInit+0x228>)
 800146c:	64da      	str	r2, [r3, #76]	; 0x4c
 800146e:	4b48      	ldr	r3, [pc, #288]	; (8001590 <HAL_SPI_MspInit+0x228>)
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001474:	4b48      	ldr	r3, [pc, #288]	; (8001598 <HAL_SPI_MspInit+0x230>)
 8001476:	4a49      	ldr	r2, [pc, #292]	; (800159c <HAL_SPI_MspInit+0x234>)
 8001478:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 800147a:	4b47      	ldr	r3, [pc, #284]	; (8001598 <HAL_SPI_MspInit+0x230>)
 800147c:	2201      	movs	r2, #1
 800147e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001480:	4b45      	ldr	r3, [pc, #276]	; (8001598 <HAL_SPI_MspInit+0x230>)
 8001482:	2210      	movs	r2, #16
 8001484:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001486:	4b44      	ldr	r3, [pc, #272]	; (8001598 <HAL_SPI_MspInit+0x230>)
 8001488:	2200      	movs	r2, #0
 800148a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800148c:	4b42      	ldr	r3, [pc, #264]	; (8001598 <HAL_SPI_MspInit+0x230>)
 800148e:	2280      	movs	r2, #128	; 0x80
 8001490:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001492:	4b41      	ldr	r3, [pc, #260]	; (8001598 <HAL_SPI_MspInit+0x230>)
 8001494:	2200      	movs	r2, #0
 8001496:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001498:	4b3f      	ldr	r3, [pc, #252]	; (8001598 <HAL_SPI_MspInit+0x230>)
 800149a:	2200      	movs	r2, #0
 800149c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800149e:	4b3e      	ldr	r3, [pc, #248]	; (8001598 <HAL_SPI_MspInit+0x230>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014a4:	4b3c      	ldr	r3, [pc, #240]	; (8001598 <HAL_SPI_MspInit+0x230>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80014aa:	4b3b      	ldr	r3, [pc, #236]	; (8001598 <HAL_SPI_MspInit+0x230>)
 80014ac:	0018      	movs	r0, r3
 80014ae:	f001 fb0b 	bl	8002ac8 <HAL_DMA_Init>
 80014b2:	1e03      	subs	r3, r0, #0
 80014b4:	d001      	beq.n	80014ba <HAL_SPI_MspInit+0x152>
    {
      Error_Handler();
 80014b6:	f7ff fe8f 	bl	80011d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a36      	ldr	r2, [pc, #216]	; (8001598 <HAL_SPI_MspInit+0x230>)
 80014be:	649a      	str	r2, [r3, #72]	; 0x48
 80014c0:	4b35      	ldr	r3, [pc, #212]	; (8001598 <HAL_SPI_MspInit+0x230>)
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	2019      	movs	r0, #25
 80014cc:	f001 faca 	bl	8002a64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80014d0:	2019      	movs	r0, #25
 80014d2:	f001 fadc 	bl	8002a8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014d6:	e050      	b.n	800157a <HAL_SPI_MspInit+0x212>
  else if(hspi->Instance==SPI2)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a30      	ldr	r2, [pc, #192]	; (80015a0 <HAL_SPI_MspInit+0x238>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d14b      	bne.n	800157a <HAL_SPI_MspInit+0x212>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014e2:	4b29      	ldr	r3, [pc, #164]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80014e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014e6:	4b28      	ldr	r3, [pc, #160]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80014e8:	2180      	movs	r1, #128	; 0x80
 80014ea:	01c9      	lsls	r1, r1, #7
 80014ec:	430a      	orrs	r2, r1
 80014ee:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f0:	4b25      	ldr	r3, [pc, #148]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80014f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014f4:	4b24      	ldr	r3, [pc, #144]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80014f6:	2104      	movs	r1, #4
 80014f8:	430a      	orrs	r2, r1
 80014fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80014fc:	4b22      	ldr	r3, [pc, #136]	; (8001588 <HAL_SPI_MspInit+0x220>)
 80014fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001500:	2204      	movs	r2, #4
 8001502:	4013      	ands	r3, r2
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001508:	4b1f      	ldr	r3, [pc, #124]	; (8001588 <HAL_SPI_MspInit+0x220>)
 800150a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800150c:	4b1e      	ldr	r3, [pc, #120]	; (8001588 <HAL_SPI_MspInit+0x220>)
 800150e:	2102      	movs	r1, #2
 8001510:	430a      	orrs	r2, r1
 8001512:	62da      	str	r2, [r3, #44]	; 0x2c
 8001514:	4b1c      	ldr	r3, [pc, #112]	; (8001588 <HAL_SPI_MspInit+0x220>)
 8001516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001518:	2202      	movs	r2, #2
 800151a:	4013      	ands	r3, r2
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001520:	241c      	movs	r4, #28
 8001522:	193b      	adds	r3, r7, r4
 8001524:	220c      	movs	r2, #12
 8001526:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001528:	193b      	adds	r3, r7, r4
 800152a:	2202      	movs	r2, #2
 800152c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	193b      	adds	r3, r7, r4
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001534:	193b      	adds	r3, r7, r4
 8001536:	2203      	movs	r2, #3
 8001538:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI2;
 800153a:	193b      	adds	r3, r7, r4
 800153c:	2202      	movs	r2, #2
 800153e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001540:	193b      	adds	r3, r7, r4
 8001542:	4a18      	ldr	r2, [pc, #96]	; (80015a4 <HAL_SPI_MspInit+0x23c>)
 8001544:	0019      	movs	r1, r3
 8001546:	0010      	movs	r0, r2
 8001548:	f001 fd00 	bl	8002f4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800154c:	0021      	movs	r1, r4
 800154e:	187b      	adds	r3, r7, r1
 8001550:	2280      	movs	r2, #128	; 0x80
 8001552:	00d2      	lsls	r2, r2, #3
 8001554:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001556:	187b      	adds	r3, r7, r1
 8001558:	2202      	movs	r2, #2
 800155a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	187b      	adds	r3, r7, r1
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001562:	187b      	adds	r3, r7, r1
 8001564:	2203      	movs	r2, #3
 8001566:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001568:	187b      	adds	r3, r7, r1
 800156a:	2205      	movs	r2, #5
 800156c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156e:	187b      	adds	r3, r7, r1
 8001570:	4a06      	ldr	r2, [pc, #24]	; (800158c <HAL_SPI_MspInit+0x224>)
 8001572:	0019      	movs	r1, r3
 8001574:	0010      	movs	r0, r2
 8001576:	f001 fce9 	bl	8002f4c <HAL_GPIO_Init>
}
 800157a:	46c0      	nop			; (mov r8, r8)
 800157c:	46bd      	mov	sp, r7
 800157e:	b00d      	add	sp, #52	; 0x34
 8001580:	bd90      	pop	{r4, r7, pc}
 8001582:	46c0      	nop			; (mov r8, r8)
 8001584:	40013000 	.word	0x40013000
 8001588:	40021000 	.word	0x40021000
 800158c:	50000400 	.word	0x50000400
 8001590:	2000023c 	.word	0x2000023c
 8001594:	4002001c 	.word	0x4002001c
 8001598:	20000284 	.word	0x20000284
 800159c:	40020030 	.word	0x40020030
 80015a0:	40003800 	.word	0x40003800
 80015a4:	50000800 	.word	0x50000800

080015a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	2380      	movs	r3, #128	; 0x80
 80015b6:	05db      	lsls	r3, r3, #23
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d10e      	bne.n	80015da <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <HAL_TIM_Base_MspInit+0x60>)
 80015be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <HAL_TIM_Base_MspInit+0x60>)
 80015c2:	2101      	movs	r1, #1
 80015c4:	430a      	orrs	r2, r1
 80015c6:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015c8:	2200      	movs	r2, #0
 80015ca:	2100      	movs	r1, #0
 80015cc:	200f      	movs	r0, #15
 80015ce:	f001 fa49 	bl	8002a64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015d2:	200f      	movs	r0, #15
 80015d4:	f001 fa5b 	bl	8002a8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 80015d8:	e012      	b.n	8001600 <HAL_TIM_Base_MspInit+0x58>
  else if(htim_base->Instance==TIM21)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a0b      	ldr	r2, [pc, #44]	; (800160c <HAL_TIM_Base_MspInit+0x64>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d10d      	bne.n	8001600 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM21_CLK_ENABLE();
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <HAL_TIM_Base_MspInit+0x60>)
 80015e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <HAL_TIM_Base_MspInit+0x60>)
 80015ea:	2104      	movs	r1, #4
 80015ec:	430a      	orrs	r2, r1
 80015ee:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 80015f0:	2200      	movs	r2, #0
 80015f2:	2100      	movs	r1, #0
 80015f4:	2014      	movs	r0, #20
 80015f6:	f001 fa35 	bl	8002a64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 80015fa:	2014      	movs	r0, #20
 80015fc:	f001 fa47 	bl	8002a8e <HAL_NVIC_EnableIRQ>
}
 8001600:	46c0      	nop			; (mov r8, r8)
 8001602:	46bd      	mov	sp, r7
 8001604:	b002      	add	sp, #8
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40021000 	.word	0x40021000
 800160c:	40010800 	.word	0x40010800

08001610 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001610:	b590      	push	{r4, r7, lr}
 8001612:	b089      	sub	sp, #36	; 0x24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	240c      	movs	r4, #12
 800161a:	193b      	adds	r3, r7, r4
 800161c:	0018      	movs	r0, r3
 800161e:	2314      	movs	r3, #20
 8001620:	001a      	movs	r2, r3
 8001622:	2100      	movs	r1, #0
 8001624:	f009 fe62 	bl	800b2ec <memset>
  if(huart->Instance==USART2)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a18      	ldr	r2, [pc, #96]	; (8001690 <HAL_UART_MspInit+0x80>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d129      	bne.n	8001686 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001632:	4b18      	ldr	r3, [pc, #96]	; (8001694 <HAL_UART_MspInit+0x84>)
 8001634:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001636:	4b17      	ldr	r3, [pc, #92]	; (8001694 <HAL_UART_MspInit+0x84>)
 8001638:	2180      	movs	r1, #128	; 0x80
 800163a:	0289      	lsls	r1, r1, #10
 800163c:	430a      	orrs	r2, r1
 800163e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001640:	4b14      	ldr	r3, [pc, #80]	; (8001694 <HAL_UART_MspInit+0x84>)
 8001642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001644:	4b13      	ldr	r3, [pc, #76]	; (8001694 <HAL_UART_MspInit+0x84>)
 8001646:	2101      	movs	r1, #1
 8001648:	430a      	orrs	r2, r1
 800164a:	62da      	str	r2, [r3, #44]	; 0x2c
 800164c:	4b11      	ldr	r3, [pc, #68]	; (8001694 <HAL_UART_MspInit+0x84>)
 800164e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001650:	2201      	movs	r2, #1
 8001652:	4013      	ands	r3, r2
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001658:	0021      	movs	r1, r4
 800165a:	187b      	adds	r3, r7, r1
 800165c:	220c      	movs	r2, #12
 800165e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	187b      	adds	r3, r7, r1
 8001662:	2202      	movs	r2, #2
 8001664:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	187b      	adds	r3, r7, r1
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166c:	187b      	adds	r3, r7, r1
 800166e:	2203      	movs	r2, #3
 8001670:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001672:	187b      	adds	r3, r7, r1
 8001674:	2204      	movs	r2, #4
 8001676:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	187a      	adds	r2, r7, r1
 800167a:	23a0      	movs	r3, #160	; 0xa0
 800167c:	05db      	lsls	r3, r3, #23
 800167e:	0011      	movs	r1, r2
 8001680:	0018      	movs	r0, r3
 8001682:	f001 fc63 	bl	8002f4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001686:	46c0      	nop			; (mov r8, r8)
 8001688:	46bd      	mov	sp, r7
 800168a:	b009      	add	sp, #36	; 0x24
 800168c:	bd90      	pop	{r4, r7, pc}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	40004400 	.word	0x40004400
 8001694:	40021000 	.word	0x40021000

08001698 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800169c:	e7fe      	b.n	800169c <NMI_Handler+0x4>

0800169e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a2:	e7fe      	b.n	80016a2 <HardFault_Handler+0x4>

080016a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80016a8:	46c0      	nop			; (mov r8, r8)
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}

080016ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016b2:	46c0      	nop			; (mov r8, r8)
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016bc:	f000 fbee 	bl	8001e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c0:	46c0      	nop			; (mov r8, r8)
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80016ca:	2380      	movs	r3, #128	; 0x80
 80016cc:	019b      	lsls	r3, r3, #6
 80016ce:	0018      	movs	r0, r3
 80016d0:	f001 fdd0 	bl	8003274 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80016d4:	46c0      	nop			; (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
	...

080016dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80016e0:	4b03      	ldr	r3, [pc, #12]	; (80016f0 <DMA1_Channel1_IRQHandler+0x14>)
 80016e2:	0018      	movs	r0, r3
 80016e4:	f001 fb55 	bl	8002d92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016e8:	46c0      	nop			; (mov r8, r8)
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	200000f0 	.word	0x200000f0

080016f4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80016f8:	4b05      	ldr	r3, [pc, #20]	; (8001710 <DMA1_Channel2_3_IRQHandler+0x1c>)
 80016fa:	0018      	movs	r0, r3
 80016fc:	f001 fb49 	bl	8002d92 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001700:	4b04      	ldr	r3, [pc, #16]	; (8001714 <DMA1_Channel2_3_IRQHandler+0x20>)
 8001702:	0018      	movs	r0, r3
 8001704:	f001 fb45 	bl	8002d92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001708:	46c0      	nop			; (mov r8, r8)
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	46c0      	nop			; (mov r8, r8)
 8001710:	2000023c 	.word	0x2000023c
 8001714:	20000284 	.word	0x20000284

08001718 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800171c:	4b03      	ldr	r3, [pc, #12]	; (800172c <TIM2_IRQHandler+0x14>)
 800171e:	0018      	movs	r0, r3
 8001720:	f004 fe8c 	bl	800643c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001724:	46c0      	nop			; (mov r8, r8)
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	200002cc 	.word	0x200002cc

08001730 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8001734:	4b03      	ldr	r3, [pc, #12]	; (8001744 <TIM21_IRQHandler+0x14>)
 8001736:	0018      	movs	r0, r3
 8001738:	f004 fe80 	bl	800643c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 800173c:	46c0      	nop			; (mov r8, r8)
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	46c0      	nop			; (mov r8, r8)
 8001744:	2000030c 	.word	0x2000030c

08001748 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800174c:	4b03      	ldr	r3, [pc, #12]	; (800175c <SPI1_IRQHandler+0x14>)
 800174e:	0018      	movs	r0, r3
 8001750:	f004 fa40 	bl	8005bd4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001754:	46c0      	nop			; (mov r8, r8)
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	2000018c 	.word	0x2000018c

08001760 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001768:	4a14      	ldr	r2, [pc, #80]	; (80017bc <_sbrk+0x5c>)
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <_sbrk+0x60>)
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001774:	4b13      	ldr	r3, [pc, #76]	; (80017c4 <_sbrk+0x64>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d102      	bne.n	8001782 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800177c:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <_sbrk+0x64>)
 800177e:	4a12      	ldr	r2, [pc, #72]	; (80017c8 <_sbrk+0x68>)
 8001780:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001782:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <_sbrk+0x64>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	18d3      	adds	r3, r2, r3
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	429a      	cmp	r2, r3
 800178e:	d207      	bcs.n	80017a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001790:	f009 fdb4 	bl	800b2fc <__errno>
 8001794:	0003      	movs	r3, r0
 8001796:	220c      	movs	r2, #12
 8001798:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800179a:	2301      	movs	r3, #1
 800179c:	425b      	negs	r3, r3
 800179e:	e009      	b.n	80017b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <_sbrk+0x64>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017a6:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <_sbrk+0x64>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	18d2      	adds	r2, r2, r3
 80017ae:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <_sbrk+0x64>)
 80017b0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80017b2:	68fb      	ldr	r3, [r7, #12]
}
 80017b4:	0018      	movs	r0, r3
 80017b6:	46bd      	mov	sp, r7
 80017b8:	b006      	add	sp, #24
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20002000 	.word	0x20002000
 80017c0:	00000400 	.word	0x00000400
 80017c4:	200007e0 	.word	0x200007e0
 80017c8:	20000fe8 	.word	0x20000fe8

080017cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017d0:	46c0      	nop			; (mov r8, r8)
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
	...

080017d8 <Reset_Handler>:
 80017d8:	480d      	ldr	r0, [pc, #52]	; (8001810 <LoopForever+0x2>)
 80017da:	4685      	mov	sp, r0
 80017dc:	f7ff fff6 	bl	80017cc <SystemInit>
 80017e0:	480c      	ldr	r0, [pc, #48]	; (8001814 <LoopForever+0x6>)
 80017e2:	490d      	ldr	r1, [pc, #52]	; (8001818 <LoopForever+0xa>)
 80017e4:	4a0d      	ldr	r2, [pc, #52]	; (800181c <LoopForever+0xe>)
 80017e6:	2300      	movs	r3, #0
 80017e8:	e002      	b.n	80017f0 <LoopCopyDataInit>

080017ea <CopyDataInit>:
 80017ea:	58d4      	ldr	r4, [r2, r3]
 80017ec:	50c4      	str	r4, [r0, r3]
 80017ee:	3304      	adds	r3, #4

080017f0 <LoopCopyDataInit>:
 80017f0:	18c4      	adds	r4, r0, r3
 80017f2:	428c      	cmp	r4, r1
 80017f4:	d3f9      	bcc.n	80017ea <CopyDataInit>
 80017f6:	4a0a      	ldr	r2, [pc, #40]	; (8001820 <LoopForever+0x12>)
 80017f8:	4c0a      	ldr	r4, [pc, #40]	; (8001824 <LoopForever+0x16>)
 80017fa:	2300      	movs	r3, #0
 80017fc:	e001      	b.n	8001802 <LoopFillZerobss>

080017fe <FillZerobss>:
 80017fe:	6013      	str	r3, [r2, #0]
 8001800:	3204      	adds	r2, #4

08001802 <LoopFillZerobss>:
 8001802:	42a2      	cmp	r2, r4
 8001804:	d3fb      	bcc.n	80017fe <FillZerobss>
 8001806:	f009 fd7f 	bl	800b308 <__libc_init_array>
 800180a:	f7ff f85f 	bl	80008cc <main>

0800180e <LoopForever>:
 800180e:	e7fe      	b.n	800180e <LoopForever>
 8001810:	20002000 	.word	0x20002000
 8001814:	20000000 	.word	0x20000000
 8001818:	20000078 	.word	0x20000078
 800181c:	0800c9bc 	.word	0x0800c9bc
 8001820:	20000078 	.word	0x20000078
 8001824:	20000fe8 	.word	0x20000fe8

08001828 <ADC1_COMP_IRQHandler>:
 8001828:	e7fe      	b.n	8001828 <ADC1_COMP_IRQHandler>
	...

0800182c <ArduCAM_Init>:
byte sensor_addr = 0x60;
byte m_fmt = JPEG;

uint8_t vid, pid;

void ArduCAM_Init(byte model) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	0002      	movs	r2, r0
 8001834:	1dfb      	adds	r3, r7, #7
 8001836:	701a      	strb	r2, [r3, #0]
	write_reg(0x07, 0x80);
 8001838:	2180      	movs	r1, #128	; 0x80
 800183a:	2007      	movs	r0, #7
 800183c:	f000 f946 	bl	8001acc <write_reg>
	HAL_Delay(100);
 8001840:	2064      	movs	r0, #100	; 0x64
 8001842:	f000 fb47 	bl	8001ed4 <HAL_Delay>
	write_reg(0x07, 0x00);
 8001846:	2100      	movs	r1, #0
 8001848:	2007      	movs	r0, #7
 800184a:	f000 f93f 	bl	8001acc <write_reg>
	HAL_Delay(100);
 800184e:	2064      	movs	r0, #100	; 0x64
 8001850:	f000 fb40 	bl	8001ed4 <HAL_Delay>

	set_format(JPEG);
 8001854:	2001      	movs	r0, #1
 8001856:	f000 f885 	bl	8001964 <set_format>

	wrSensorReg8_8(0xff, 0x01);
 800185a:	2101      	movs	r1, #1
 800185c:	20ff      	movs	r0, #255	; 0xff
 800185e:	f000 f9c5 	bl	8001bec <wrSensorReg8_8>
	rdSensorReg8_8(OV2640_CHIPID_HIGH, &vid);
 8001862:	4b25      	ldr	r3, [pc, #148]	; (80018f8 <ArduCAM_Init+0xcc>)
 8001864:	0019      	movs	r1, r3
 8001866:	200a      	movs	r0, #10
 8001868:	f000 f9ea 	bl	8001c40 <rdSensorReg8_8>
	rdSensorReg8_8(OV2640_CHIPID_LOW, &pid);
 800186c:	4b23      	ldr	r3, [pc, #140]	; (80018fc <ArduCAM_Init+0xd0>)
 800186e:	0019      	movs	r1, r3
 8001870:	200b      	movs	r0, #11
 8001872:	f000 f9e5 	bl	8001c40 <rdSensorReg8_8>
	if ((vid != 0x26) && ((pid != 0x41) || (pid != 0x42))) {
 8001876:	4b20      	ldr	r3, [pc, #128]	; (80018f8 <ArduCAM_Init+0xcc>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b26      	cmp	r3, #38	; 0x26
 800187c:	d00c      	beq.n	8001898 <ArduCAM_Init+0x6c>
 800187e:	4b1f      	ldr	r3, [pc, #124]	; (80018fc <ArduCAM_Init+0xd0>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b41      	cmp	r3, #65	; 0x41
 8001884:	d103      	bne.n	800188e <ArduCAM_Init+0x62>
 8001886:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <ArduCAM_Init+0xd0>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b42      	cmp	r3, #66	; 0x42
 800188c:	d004      	beq.n	8001898 <ArduCAM_Init+0x6c>
		//Serial.println(F("ACK CMD Can't find OV2640 module! END"));
		HAL_Delay(1000);
 800188e:	23fa      	movs	r3, #250	; 0xfa
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	0018      	movs	r0, r3
 8001894:	f000 fb1e 	bl	8001ed4 <HAL_Delay>
	} else {
		//Serial.println(F("ACK CMD OV2640 detected. END"));break;
	}

	wrSensorReg8_8(0xff, 0x01);
 8001898:	2101      	movs	r1, #1
 800189a:	20ff      	movs	r0, #255	; 0xff
 800189c:	f000 f9a6 	bl	8001bec <wrSensorReg8_8>
	wrSensorReg8_8(0x12, 0x80);
 80018a0:	2180      	movs	r1, #128	; 0x80
 80018a2:	2012      	movs	r0, #18
 80018a4:	f000 f9a2 	bl	8001bec <wrSensorReg8_8>
	HAL_Delay(100);
 80018a8:	2064      	movs	r0, #100	; 0x64
 80018aa:	f000 fb13 	bl	8001ed4 <HAL_Delay>
	if (m_fmt == JPEG) {
 80018ae:	4b14      	ldr	r3, [pc, #80]	; (8001900 <ArduCAM_Init+0xd4>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d118      	bne.n	80018e8 <ArduCAM_Init+0xbc>
		wrSensorRegs8_8(OV2640_JPEG_INIT);
 80018b6:	4b13      	ldr	r3, [pc, #76]	; (8001904 <ArduCAM_Init+0xd8>)
 80018b8:	0018      	movs	r0, r3
 80018ba:	f000 f9fb 	bl	8001cb4 <wrSensorRegs8_8>
		wrSensorRegs8_8(OV2640_YUV422);
 80018be:	4b12      	ldr	r3, [pc, #72]	; (8001908 <ArduCAM_Init+0xdc>)
 80018c0:	0018      	movs	r0, r3
 80018c2:	f000 f9f7 	bl	8001cb4 <wrSensorRegs8_8>
		wrSensorRegs8_8(OV2640_JPEG);
 80018c6:	4b11      	ldr	r3, [pc, #68]	; (800190c <ArduCAM_Init+0xe0>)
 80018c8:	0018      	movs	r0, r3
 80018ca:	f000 f9f3 	bl	8001cb4 <wrSensorRegs8_8>
		wrSensorReg8_8(0xff, 0x01);
 80018ce:	2101      	movs	r1, #1
 80018d0:	20ff      	movs	r0, #255	; 0xff
 80018d2:	f000 f98b 	bl	8001bec <wrSensorReg8_8>
		wrSensorReg8_8(0x15, 0x00);
 80018d6:	2100      	movs	r1, #0
 80018d8:	2015      	movs	r0, #21
 80018da:	f000 f987 	bl	8001bec <wrSensorReg8_8>
		wrSensorRegs8_8(OV2640_800x600_JPEG);
 80018de:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <ArduCAM_Init+0xe4>)
 80018e0:	0018      	movs	r0, r3
 80018e2:	f000 f9e7 	bl	8001cb4 <wrSensorRegs8_8>
		//wrSensorReg8_8(0xff, 0x00);
		//wrSensorReg8_8(0x44, 0x32);
	} else {
		wrSensorRegs8_8(OV2640_QVGA);
	}
}
 80018e6:	e003      	b.n	80018f0 <ArduCAM_Init+0xc4>
		wrSensorRegs8_8(OV2640_QVGA);
 80018e8:	4b0a      	ldr	r3, [pc, #40]	; (8001914 <ArduCAM_Init+0xe8>)
 80018ea:	0018      	movs	r0, r3
 80018ec:	f000 f9e2 	bl	8001cb4 <wrSensorRegs8_8>
}
 80018f0:	46c0      	nop			; (mov r8, r8)
 80018f2:	46bd      	mov	sp, r7
 80018f4:	b002      	add	sp, #8
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	200007e4 	.word	0x200007e4
 80018fc:	200007e5 	.word	0x200007e5
 8001900:	20000005 	.word	0x20000005
 8001904:	0800c0e0 	.word	0x0800c0e0
 8001908:	0800c3dc 	.word	0x0800c3dc
 800190c:	0800c404 	.word	0x0800c404
 8001910:	0800c428 	.word	0x0800c428
 8001914:	0800bdd8 	.word	0x0800bdd8

08001918 <SingleCapTransfer>:

uint32_t SingleCapTransfer(void) {
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
	uint32_t length = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	607b      	str	r3, [r7, #4]

	set_frame(1);
 8001922:	2001      	movs	r0, #1
 8001924:	f000 f836 	bl	8001994 <set_frame>

	flush_fifo();
 8001928:	f000 f8fe 	bl	8001b28 <flush_fifo>
	HAL_Delay(100);
 800192c:	2064      	movs	r0, #100	; 0x64
 800192e:	f000 fad1 	bl	8001ed4 <HAL_Delay>
	flush_fifo();
 8001932:	f000 f8f9 	bl	8001b28 <flush_fifo>
	clear_fifo_flag();
 8001936:	f000 f909 	bl	8001b4c <clear_fifo_flag>
	start_capture();
 800193a:	f000 f8fe 	bl	8001b3a <start_capture>
	while (!get_bit(ARDUCHIP_TRIG, CAP_DONE_MASK));
 800193e:	46c0      	nop			; (mov r8, r8)
 8001940:	2108      	movs	r1, #8
 8001942:	2041      	movs	r0, #65	; 0x41
 8001944:	f000 f931 	bl	8001baa <get_bit>
 8001948:	1e03      	subs	r3, r0, #0
 800194a:	d0f9      	beq.n	8001940 <SingleCapTransfer+0x28>

	length = (int) read_fifo_length();
 800194c:	f000 f907 	bl	8001b5e <read_fifo_length>
 8001950:	0003      	movs	r3, r0
 8001952:	607b      	str	r3, [r7, #4]
	length--;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3b01      	subs	r3, #1
 8001958:	607b      	str	r3, [r7, #4]
	return length;
 800195a:	687b      	ldr	r3, [r7, #4]
}
 800195c:	0018      	movs	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	b002      	add	sp, #8
 8001962:	bd80      	pop	{r7, pc}

08001964 <set_format>:

void set_format(byte fmt) {
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	0002      	movs	r2, r0
 800196c:	1dfb      	adds	r3, r7, #7
 800196e:	701a      	strb	r2, [r3, #0]
	if (fmt == BMP)
 8001970:	1dfb      	adds	r3, r7, #7
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d103      	bne.n	8001980 <set_format+0x1c>
		m_fmt = BMP;
 8001978:	4b05      	ldr	r3, [pc, #20]	; (8001990 <set_format+0x2c>)
 800197a:	2200      	movs	r2, #0
 800197c:	701a      	strb	r2, [r3, #0]
	else
		m_fmt = JPEG;
}
 800197e:	e002      	b.n	8001986 <set_format+0x22>
		m_fmt = JPEG;
 8001980:	4b03      	ldr	r3, [pc, #12]	; (8001990 <set_format+0x2c>)
 8001982:	2201      	movs	r2, #1
 8001984:	701a      	strb	r2, [r3, #0]
}
 8001986:	46c0      	nop			; (mov r8, r8)
 8001988:	46bd      	mov	sp, r7
 800198a:	b002      	add	sp, #8
 800198c:	bd80      	pop	{r7, pc}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	20000005 	.word	0x20000005

08001994 <set_frame>:

void set_frame(byte nbr) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	0002      	movs	r2, r0
 800199c:	1dfb      	adds	r3, r7, #7
 800199e:	701a      	strb	r2, [r3, #0]
	write_reg(ARDUCHIP_FRAMES, nbr - 1);
 80019a0:	1dfb      	adds	r3, r7, #7
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	3b01      	subs	r3, #1
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	0019      	movs	r1, r3
 80019aa:	2001      	movs	r0, #1
 80019ac:	f000 f88e 	bl	8001acc <write_reg>
}
 80019b0:	46c0      	nop			; (mov r8, r8)
 80019b2:	46bd      	mov	sp, r7
 80019b4:	b002      	add	sp, #8
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <set_power_down>:

void set_power_down(){
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
	write_reg(0x06, 0x02);
 80019bc:	2102      	movs	r1, #2
 80019be:	2006      	movs	r0, #6
 80019c0:	f000 f884 	bl	8001acc <write_reg>
}
 80019c4:	46c0      	nop			; (mov r8, r8)
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <set_power_up>:

void set_power_up(){
 80019ca:	b580      	push	{r7, lr}
 80019cc:	af00      	add	r7, sp, #0
	write_reg(0x06, 0x01);
 80019ce:	2101      	movs	r1, #1
 80019d0:	2006      	movs	r0, #6
 80019d2:	f000 f87b 	bl	8001acc <write_reg>
}
 80019d6:	46c0      	nop			; (mov r8, r8)
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <bus_read>:

uint8_t bus_read(uint8_t address) {
 80019dc:	b5b0      	push	{r4, r5, r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	0002      	movs	r2, r0
 80019e4:	1dfb      	adds	r3, r7, #7
 80019e6:	701a      	strb	r2, [r3, #0]
	uint8_t txData = address;
 80019e8:	250f      	movs	r5, #15
 80019ea:	197b      	adds	r3, r7, r5
 80019ec:	1dfa      	adds	r2, r7, #7
 80019ee:	7812      	ldrb	r2, [r2, #0]
 80019f0:	701a      	strb	r2, [r3, #0]
	uint8_t rxData = 0x00;
 80019f2:	240e      	movs	r4, #14
 80019f4:	193b      	adds	r3, r7, r4
 80019f6:	2200      	movs	r2, #0
 80019f8:	701a      	strb	r2, [r3, #0]

	// Abaisse le signal CS (chip select)
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80019fa:	4b10      	ldr	r3, [pc, #64]	; (8001a3c <bus_read+0x60>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	2120      	movs	r1, #32
 8001a00:	0018      	movs	r0, r3
 8001a02:	f001 fc19 	bl	8003238 <HAL_GPIO_WritePin>

	// Envoi de l'adresse via SPI
	HAL_SPI_Transmit(&hspi1, &txData, 1, HAL_MAX_DELAY);
 8001a06:	2301      	movs	r3, #1
 8001a08:	425b      	negs	r3, r3
 8001a0a:	1979      	adds	r1, r7, r5
 8001a0c:	480c      	ldr	r0, [pc, #48]	; (8001a40 <bus_read+0x64>)
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f003 faa2 	bl	8004f58 <HAL_SPI_Transmit>

	//HAL_Delay(1);

	// Lecture de la donnée via SPI
	HAL_SPI_Receive(&hspi1, &rxData, 1, HAL_MAX_DELAY);
 8001a14:	2301      	movs	r3, #1
 8001a16:	425b      	negs	r3, r3
 8001a18:	1939      	adds	r1, r7, r4
 8001a1a:	4809      	ldr	r0, [pc, #36]	; (8001a40 <bus_read+0x64>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	f003 fbf9 	bl	8005214 <HAL_SPI_Receive>

	//HAL_Delay(1);

	// Libère le signal CS
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <bus_read+0x60>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	2120      	movs	r1, #32
 8001a28:	0018      	movs	r0, r3
 8001a2a:	f001 fc05 	bl	8003238 <HAL_GPIO_WritePin>

	return rxData;
 8001a2e:	193b      	adds	r3, r7, r4
 8001a30:	781b      	ldrb	r3, [r3, #0]
}
 8001a32:	0018      	movs	r0, r3
 8001a34:	46bd      	mov	sp, r7
 8001a36:	b004      	add	sp, #16
 8001a38:	bdb0      	pop	{r4, r5, r7, pc}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	50000800 	.word	0x50000800
 8001a40:	2000018c 	.word	0x2000018c

08001a44 <bus_write>:

uint8_t bus_write(uint8_t address, uint8_t value) {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	1dfb      	adds	r3, r7, #7
 8001a4e:	701a      	strb	r2, [r3, #0]
 8001a50:	1dbb      	adds	r3, r7, #6
 8001a52:	1c0a      	adds	r2, r1, #0
 8001a54:	701a      	strb	r2, [r3, #0]
	// Abaisse le signal CS (chip select)
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001a56:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <bus_write+0x50>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	2120      	movs	r1, #32
 8001a5c:	0018      	movs	r0, r3
 8001a5e:	f001 fbeb 	bl	8003238 <HAL_GPIO_WritePin>

	// Attente de 10 millisecondes
	//HAL_Delay(1);

	// Envoi de l'adresse via SPI
	HAL_SPI_Transmit(&hspi1, &address, 1, HAL_MAX_DELAY);
 8001a62:	2301      	movs	r3, #1
 8001a64:	425b      	negs	r3, r3
 8001a66:	1df9      	adds	r1, r7, #7
 8001a68:	480b      	ldr	r0, [pc, #44]	; (8001a98 <bus_write+0x54>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f003 fa74 	bl	8004f58 <HAL_SPI_Transmit>

	// Envoi de la valeur via SPI
	HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY);
 8001a70:	2301      	movs	r3, #1
 8001a72:	425b      	negs	r3, r3
 8001a74:	1db9      	adds	r1, r7, #6
 8001a76:	4808      	ldr	r0, [pc, #32]	; (8001a98 <bus_write+0x54>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	f003 fa6d 	bl	8004f58 <HAL_SPI_Transmit>

	// Attente de 10 millisecondes
	//HAL_Delay(1);

	// Libère le signal CS
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8001a7e:	4b05      	ldr	r3, [pc, #20]	; (8001a94 <bus_write+0x50>)
 8001a80:	2201      	movs	r2, #1
 8001a82:	2120      	movs	r1, #32
 8001a84:	0018      	movs	r0, r3
 8001a86:	f001 fbd7 	bl	8003238 <HAL_GPIO_WritePin>

	return 1;  // Indique que l'opération s'est bien déroulée
 8001a8a:	2301      	movs	r3, #1
}
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	b002      	add	sp, #8
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	50000800 	.word	0x50000800
 8001a98:	2000018c 	.word	0x2000018c

08001a9c <read_reg>:

uint8_t read_reg(uint8_t addr) {
 8001a9c:	b5b0      	push	{r4, r5, r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	1dfb      	adds	r3, r7, #7
 8001aa6:	701a      	strb	r2, [r3, #0]
	uint8_t data;
	data = bus_read(addr & 0x7F);
 8001aa8:	1dfb      	adds	r3, r7, #7
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	227f      	movs	r2, #127	; 0x7f
 8001aae:	4013      	ands	r3, r2
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	250f      	movs	r5, #15
 8001ab4:	197c      	adds	r4, r7, r5
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	f7ff ff90 	bl	80019dc <bus_read>
 8001abc:	0003      	movs	r3, r0
 8001abe:	7023      	strb	r3, [r4, #0]
	return data;
 8001ac0:	197b      	adds	r3, r7, r5
 8001ac2:	781b      	ldrb	r3, [r3, #0]
}
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	b004      	add	sp, #16
 8001aca:	bdb0      	pop	{r4, r5, r7, pc}

08001acc <write_reg>:

void write_reg(uint8_t addr, uint8_t data) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	0002      	movs	r2, r0
 8001ad4:	1dfb      	adds	r3, r7, #7
 8001ad6:	701a      	strb	r2, [r3, #0]
 8001ad8:	1dbb      	adds	r3, r7, #6
 8001ada:	1c0a      	adds	r2, r1, #0
 8001adc:	701a      	strb	r2, [r3, #0]
	bus_write(addr | 0x80, data);
 8001ade:	1dfb      	adds	r3, r7, #7
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	2280      	movs	r2, #128	; 0x80
 8001ae4:	4252      	negs	r2, r2
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	1dbb      	adds	r3, r7, #6
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	0019      	movs	r1, r3
 8001af0:	0010      	movs	r0, r2
 8001af2:	f7ff ffa7 	bl	8001a44 <bus_write>
}
 8001af6:	46c0      	nop			; (mov r8, r8)
 8001af8:	46bd      	mov	sp, r7
 8001afa:	b002      	add	sp, #8
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <set_fifo_burst>:
	uint8_t data;
	data = bus_read(SINGLE_FIFO_READ);
	return data;
}

void set_fifo_burst() {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
	uint8_t value = 0x3C;
 8001b06:	1dfb      	adds	r3, r7, #7
 8001b08:	223c      	movs	r2, #60	; 0x3c
 8001b0a:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY);
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	425b      	negs	r3, r3
 8001b10:	1df9      	adds	r1, r7, #7
 8001b12:	4804      	ldr	r0, [pc, #16]	; (8001b24 <set_fifo_burst+0x24>)
 8001b14:	2201      	movs	r2, #1
 8001b16:	f003 fa1f 	bl	8004f58 <HAL_SPI_Transmit>
}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b002      	add	sp, #8
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	2000018c 	.word	0x2000018c

08001b28 <flush_fifo>:

void flush_fifo(void) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
	write_reg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK);
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	2004      	movs	r0, #4
 8001b30:	f7ff ffcc 	bl	8001acc <write_reg>
}
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <start_capture>:

void start_capture(void) {
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	af00      	add	r7, sp, #0
	write_reg(ARDUCHIP_FIFO, FIFO_START_MASK);
 8001b3e:	2102      	movs	r1, #2
 8001b40:	2004      	movs	r0, #4
 8001b42:	f7ff ffc3 	bl	8001acc <write_reg>
}
 8001b46:	46c0      	nop			; (mov r8, r8)
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <clear_fifo_flag>:

void clear_fifo_flag(void) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	write_reg(ARDUCHIP_FIFO, FIFO_CLEAR_MASK);
 8001b50:	2101      	movs	r1, #1
 8001b52:	2004      	movs	r0, #4
 8001b54:	f7ff ffba 	bl	8001acc <write_reg>
}
 8001b58:	46c0      	nop			; (mov r8, r8)
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <read_fifo_length>:

uint32_t read_fifo_length(void) {
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b084      	sub	sp, #16
 8001b62:	af00      	add	r7, sp, #0
	uint32_t len1, len2, len3, len = 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	60fb      	str	r3, [r7, #12]
	len1 = read_reg(FIFO_SIZE1);
 8001b68:	2042      	movs	r0, #66	; 0x42
 8001b6a:	f7ff ff97 	bl	8001a9c <read_reg>
 8001b6e:	0003      	movs	r3, r0
 8001b70:	60bb      	str	r3, [r7, #8]
	len2 = read_reg(FIFO_SIZE2);
 8001b72:	2043      	movs	r0, #67	; 0x43
 8001b74:	f7ff ff92 	bl	8001a9c <read_reg>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	607b      	str	r3, [r7, #4]
	len3 = read_reg(FIFO_SIZE3) & 0x7f;
 8001b7c:	2044      	movs	r0, #68	; 0x44
 8001b7e:	f7ff ff8d 	bl	8001a9c <read_reg>
 8001b82:	0003      	movs	r3, r0
 8001b84:	001a      	movs	r2, r3
 8001b86:	237f      	movs	r3, #127	; 0x7f
 8001b88:	4013      	ands	r3, r2
 8001b8a:	603b      	str	r3, [r7, #0]
	len = ((len3 << 16) | (len2 << 8) | len1) & 0x07fffff;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	041a      	lsls	r2, r3, #16
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	021b      	lsls	r3, r3, #8
 8001b94:	431a      	orrs	r2, r3
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	025b      	lsls	r3, r3, #9
 8001b9c:	0a5b      	lsrs	r3, r3, #9
 8001b9e:	60fb      	str	r3, [r7, #12]
	return len;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
}
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b004      	add	sp, #16
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <get_bit>:
	temp = read_reg(addr);
	write_reg(addr, temp & (~bit));
}

//Get corresponding bit status
uint8_t get_bit(uint8_t addr, uint8_t bit) {
 8001baa:	b5b0      	push	{r4, r5, r7, lr}
 8001bac:	b084      	sub	sp, #16
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	0002      	movs	r2, r0
 8001bb2:	1dfb      	adds	r3, r7, #7
 8001bb4:	701a      	strb	r2, [r3, #0]
 8001bb6:	1dbb      	adds	r3, r7, #6
 8001bb8:	1c0a      	adds	r2, r1, #0
 8001bba:	701a      	strb	r2, [r3, #0]
	uint8_t temp;
	temp = read_reg(addr);
 8001bbc:	250f      	movs	r5, #15
 8001bbe:	197c      	adds	r4, r7, r5
 8001bc0:	1dfb      	adds	r3, r7, #7
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f7ff ff69 	bl	8001a9c <read_reg>
 8001bca:	0003      	movs	r3, r0
 8001bcc:	7023      	strb	r3, [r4, #0]
	temp = temp & bit;
 8001bce:	0028      	movs	r0, r5
 8001bd0:	183b      	adds	r3, r7, r0
 8001bd2:	183a      	adds	r2, r7, r0
 8001bd4:	1db9      	adds	r1, r7, #6
 8001bd6:	7812      	ldrb	r2, [r2, #0]
 8001bd8:	7809      	ldrb	r1, [r1, #0]
 8001bda:	400a      	ands	r2, r1
 8001bdc:	701a      	strb	r2, [r3, #0]
	return temp;
 8001bde:	183b      	adds	r3, r7, r0
 8001be0:	781b      	ldrb	r3, [r3, #0]
}
 8001be2:	0018      	movs	r0, r3
 8001be4:	46bd      	mov	sp, r7
 8001be6:	b004      	add	sp, #16
 8001be8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001bec <wrSensorReg8_8>:
		wrSensorRegs16_8(ov5642_320x240);
		break;
	}
}

byte wrSensorReg8_8(uint8_t regID, uint8_t regDat) {
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af02      	add	r7, sp, #8
 8001bf2:	0002      	movs	r2, r0
 8001bf4:	1dfb      	adds	r3, r7, #7
 8001bf6:	701a      	strb	r2, [r3, #0]
 8001bf8:	1dbb      	adds	r3, r7, #6
 8001bfa:	1c0a      	adds	r2, r1, #0
 8001bfc:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1); // Temporisation en millisecondes pour laisser le temps au capteur
 8001bfe:	2001      	movs	r0, #1
 8001c00:	f000 f968 	bl	8001ed4 <HAL_Delay>
	uint8_t data[2] = { regID, regDat };
 8001c04:	200c      	movs	r0, #12
 8001c06:	183b      	adds	r3, r7, r0
 8001c08:	1dfa      	adds	r2, r7, #7
 8001c0a:	7812      	ldrb	r2, [r2, #0]
 8001c0c:	701a      	strb	r2, [r3, #0]
 8001c0e:	183b      	adds	r3, r7, r0
 8001c10:	1dba      	adds	r2, r7, #6
 8001c12:	7812      	ldrb	r2, [r2, #0]
 8001c14:	705a      	strb	r2, [r3, #1]
	//data[0] = regID; // Première valeur de 8 bits
	//data[1] = regDat; // Deuxième valeur de 8 bits

	// Démarre la transmission en envoyant l'adresse du capteur avec HAL I2C
	HAL_I2C_Master_Transmit(&hi2c1, sensor_addr, &data, 2, 1000);
 8001c16:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <wrSensorReg8_8+0x4c>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	b299      	uxth	r1, r3
 8001c1c:	183a      	adds	r2, r7, r0
 8001c1e:	4807      	ldr	r0, [pc, #28]	; (8001c3c <wrSensorReg8_8+0x50>)
 8001c20:	23fa      	movs	r3, #250	; 0xfa
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	2302      	movs	r3, #2
 8001c28:	f001 fbd6 	bl	80033d8 <HAL_I2C_Master_Transmit>

	// Envoie la valeur du registre au capteur
	//HAL_I2C_Master_Transmit(&hi2c1, sensor_addr, &regDat, 1, HAL_MAX_DELAY);

	return 0;  // Succès
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	0018      	movs	r0, r3
 8001c30:	46bd      	mov	sp, r7
 8001c32:	b004      	add	sp, #16
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	20000004 	.word	0x20000004
 8001c3c:	20000138 	.word	0x20000138

08001c40 <rdSensorReg8_8>:

byte rdSensorReg8_8(uint8_t regID, uint8_t *regDat) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af02      	add	r7, sp, #8
 8001c46:	0002      	movs	r2, r0
 8001c48:	6039      	str	r1, [r7, #0]
 8001c4a:	1dfb      	adds	r3, r7, #7
 8001c4c:	701a      	strb	r2, [r3, #0]
	HAL_Delay(10);  // Petit délai pour la stabilité du bus
 8001c4e:	200a      	movs	r0, #10
 8001c50:	f000 f940 	bl	8001ed4 <HAL_Delay>

	// Envoi de l'adresse du capteur en mode écriture et ID du registre
	if (HAL_I2C_Master_Transmit(&hi2c1, sensor_addr, &regID, 1, HAL_MAX_DELAY)
 8001c54:	4b15      	ldr	r3, [pc, #84]	; (8001cac <rdSensorReg8_8+0x6c>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	b299      	uxth	r1, r3
 8001c5a:	1dfa      	adds	r2, r7, #7
 8001c5c:	4814      	ldr	r0, [pc, #80]	; (8001cb0 <rdSensorReg8_8+0x70>)
 8001c5e:	2301      	movs	r3, #1
 8001c60:	425b      	negs	r3, r3
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	2301      	movs	r3, #1
 8001c66:	f001 fbb7 	bl	80033d8 <HAL_I2C_Master_Transmit>
 8001c6a:	1e03      	subs	r3, r0, #0
 8001c6c:	d001      	beq.n	8001c72 <rdSensorReg8_8+0x32>
			!= HAL_OK) {
		return 1;  // Erreur lors de l'écriture de l'adresse
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e018      	b.n	8001ca4 <rdSensorReg8_8+0x64>
	}

	HAL_Delay(1);  // Délai pour la synchronisation du bus
 8001c72:	2001      	movs	r0, #1
 8001c74:	f000 f92e 	bl	8001ed4 <HAL_Delay>

	// Relance de l'I2C avec l'adresse du capteur en mode lecture
	if (HAL_I2C_Master_Receive(&hi2c1, sensor_addr | 0x01, regDat, 1,
 8001c78:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <rdSensorReg8_8+0x6c>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	b299      	uxth	r1, r3
 8001c84:	683a      	ldr	r2, [r7, #0]
 8001c86:	480a      	ldr	r0, [pc, #40]	; (8001cb0 <rdSensorReg8_8+0x70>)
 8001c88:	2301      	movs	r3, #1
 8001c8a:	425b      	negs	r3, r3
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2301      	movs	r3, #1
 8001c90:	f001 fcaa 	bl	80035e8 <HAL_I2C_Master_Receive>
 8001c94:	1e03      	subs	r3, r0, #0
 8001c96:	d001      	beq.n	8001c9c <rdSensorReg8_8+0x5c>
			HAL_MAX_DELAY) != HAL_OK) {
		return 2;  // Erreur lors de la lecture
 8001c98:	2302      	movs	r3, #2
 8001c9a:	e003      	b.n	8001ca4 <rdSensorReg8_8+0x64>
	}

	HAL_Delay(1);  // Délai pour s'assurer de la bonne fin de la transaction
 8001c9c:	2001      	movs	r0, #1
 8001c9e:	f000 f919 	bl	8001ed4 <HAL_Delay>

	return 0;  // Lecture réussie
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	b002      	add	sp, #8
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000004 	.word	0x20000004
 8001cb0:	20000138 	.word	0x20000138

08001cb4 <wrSensorRegs8_8>:

// I2C Array Write 8-bit address, 8-bit data
int wrSensorRegs8_8(const struct sensor_reg reglist[]) {
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	int err = 0;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
	uint16_t reg_addr = 0;
 8001cc0:	2312      	movs	r3, #18
 8001cc2:	18fb      	adds	r3, r7, r3
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	801a      	strh	r2, [r3, #0]
	uint16_t reg_val = 0;
 8001cc8:	2310      	movs	r3, #16
 8001cca:	18fb      	adds	r3, r7, r3
 8001ccc:	2200      	movs	r2, #0
 8001cce:	801a      	strh	r2, [r3, #0]
	const struct sensor_reg *next = reglist;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	60fb      	str	r3, [r7, #12]

	while ((reg_addr != 0xFF) || (reg_val != 0xFF)) // Utilisation de || pour une condition correcte
 8001cd4:	e020      	b.n	8001d18 <wrSensorRegs8_8+0x64>
	{
		reg_addr = next->reg;
 8001cd6:	2112      	movs	r1, #18
 8001cd8:	187b      	adds	r3, r7, r1
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	8812      	ldrh	r2, [r2, #0]
 8001cde:	801a      	strh	r2, [r3, #0]
		reg_val = next->val;
 8001ce0:	2010      	movs	r0, #16
 8001ce2:	183b      	adds	r3, r7, r0
 8001ce4:	68fa      	ldr	r2, [r7, #12]
 8001ce6:	8852      	ldrh	r2, [r2, #2]
 8001ce8:	801a      	strh	r2, [r3, #0]

		err = wrSensorReg8_8(reg_addr, reg_val); // Écriture dans le registre
 8001cea:	187b      	adds	r3, r7, r1
 8001cec:	881b      	ldrh	r3, [r3, #0]
 8001cee:	b2da      	uxtb	r2, r3
 8001cf0:	183b      	adds	r3, r7, r0
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	0019      	movs	r1, r3
 8001cf8:	0010      	movs	r0, r2
 8001cfa:	f7ff ff77 	bl	8001bec <wrSensorReg8_8>
 8001cfe:	0003      	movs	r3, r0
 8001d00:	617b      	str	r3, [r7, #20]
		if (err != 0) {
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <wrSensorRegs8_8+0x58>
			return err; // Retourne l'erreur immédiatement si une écriture échoue
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	e010      	b.n	8001d2e <wrSensorRegs8_8+0x7a>
		}

		HAL_Delay(1); // Pause de 1 ms pour garantir la stabilité du bus I2C
 8001d0c:	2001      	movs	r0, #1
 8001d0e:	f000 f8e1 	bl	8001ed4 <HAL_Delay>

		next++; // Passe au prochain registre
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	3304      	adds	r3, #4
 8001d16:	60fb      	str	r3, [r7, #12]
	while ((reg_addr != 0xFF) || (reg_val != 0xFF)) // Utilisation de || pour une condition correcte
 8001d18:	2312      	movs	r3, #18
 8001d1a:	18fb      	adds	r3, r7, r3
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	2bff      	cmp	r3, #255	; 0xff
 8001d20:	d1d9      	bne.n	8001cd6 <wrSensorRegs8_8+0x22>
 8001d22:	2310      	movs	r3, #16
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	881b      	ldrh	r3, [r3, #0]
 8001d28:	2bff      	cmp	r3, #255	; 0xff
 8001d2a:	d1d4      	bne.n	8001cd6 <wrSensorRegs8_8+0x22>
	}

	return err; // Retourne 0 si toutes les écritures sont réussies
 8001d2c:	697b      	ldr	r3, [r7, #20]
}
 8001d2e:	0018      	movs	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	b006      	add	sp, #24
 8001d34:	bd80      	pop	{r7, pc}
	...

08001d38 <SD_Card_Init>:
UINT RWC, WWC; // Read/Write Word Counter
DWORD FreeClusters;
uint32_t TotalSize, FreeSpace;
char RW_Buffer[1024];

int SD_Card_Init(void) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
	//------------------[ Mount The SD Card ]--------------------
	FR_Status = f_mount(&FatFs, "", 1);
 8001d3c:	490c      	ldr	r1, [pc, #48]	; (8001d70 <SD_Card_Init+0x38>)
 8001d3e:	4b0d      	ldr	r3, [pc, #52]	; (8001d74 <SD_Card_Init+0x3c>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	0018      	movs	r0, r3
 8001d44:	f008 fcd4 	bl	800a6f0 <f_mount>
 8001d48:	0003      	movs	r3, r0
 8001d4a:	001a      	movs	r2, r3
 8001d4c:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <SD_Card_Init+0x40>)
 8001d4e:	701a      	strb	r2, [r3, #0]
	HAL_Delay(500);
 8001d50:	23fa      	movs	r3, #250	; 0xfa
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	0018      	movs	r0, r3
 8001d56:	f000 f8bd 	bl	8001ed4 <HAL_Delay>
	if (FR_Status != FR_OK) {
 8001d5a:	4b07      	ldr	r3, [pc, #28]	; (8001d78 <SD_Card_Init+0x40>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <SD_Card_Init+0x2e>
		return 1;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e000      	b.n	8001d68 <SD_Card_Init+0x30>
	} else {
		return 0;
 8001d66:	2300      	movs	r3, #0
	}
}
 8001d68:	0018      	movs	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	46c0      	nop			; (mov r8, r8)
 8001d70:	0800bd54 	.word	0x0800bd54
 8001d74:	200007e8 	.word	0x200007e8
 8001d78:	20000c4c 	.word	0x20000c4c

08001d7c <SD_Card_Open>:
	f_write(&Fil, buf, sizeof(buf), &WWC);
	f_close(&Fil);
	return 0;
}

int SD_Card_Open(const char *file) {
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
	FR_Status = f_open(&Fil, file, FA_WRITE | FA_OPEN_APPEND);
 8001d84:	6879      	ldr	r1, [r7, #4]
 8001d86:	4b07      	ldr	r3, [pc, #28]	; (8001da4 <SD_Card_Open+0x28>)
 8001d88:	2232      	movs	r2, #50	; 0x32
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f008 fcfc 	bl	800a788 <f_open>
 8001d90:	0003      	movs	r3, r0
 8001d92:	001a      	movs	r2, r3
 8001d94:	4b04      	ldr	r3, [pc, #16]	; (8001da8 <SD_Card_Open+0x2c>)
 8001d96:	701a      	strb	r2, [r3, #0]
	return FR_Status;
 8001d98:	4b03      	ldr	r3, [pc, #12]	; (8001da8 <SD_Card_Open+0x2c>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
}
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	b002      	add	sp, #8
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000a1c 	.word	0x20000a1c
 8001da8:	20000c4c 	.word	0x20000c4c

08001dac <SD_Card_Write>:

int SD_Card_Write(uint8_t* buf, uint16_t len) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	000a      	movs	r2, r1
 8001db6:	1cbb      	adds	r3, r7, #2
 8001db8:	801a      	strh	r2, [r3, #0]
	// Write Data To The Text File
	f_write(&Fil, buf, len, &WWC);
 8001dba:	1cbb      	adds	r3, r7, #2
 8001dbc:	881a      	ldrh	r2, [r3, #0]
 8001dbe:	4b05      	ldr	r3, [pc, #20]	; (8001dd4 <SD_Card_Write+0x28>)
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	4805      	ldr	r0, [pc, #20]	; (8001dd8 <SD_Card_Write+0x2c>)
 8001dc4:	f008 fed4 	bl	800ab70 <f_write>
	return WWC;
 8001dc8:	4b02      	ldr	r3, [pc, #8]	; (8001dd4 <SD_Card_Write+0x28>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	0018      	movs	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	b002      	add	sp, #8
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20000c50 	.word	0x20000c50
 8001dd8:	20000a1c 	.word	0x20000a1c

08001ddc <SD_Card_Close>:
    f_getfree("", &FreeClusters, &FS_Ptr);
    TotalSize = (uint32_t)((FS_Ptr->n_fatent - 2) * FS_Ptr->csize * 0.5);
    FreeSpace = (uint32_t)(FreeClusters * FS_Ptr->csize * 0.5);
    return FreeSpace;
}
void SD_Card_Close(void){
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
	// Close The File
	f_close(&Fil);
 8001de0:	4b03      	ldr	r3, [pc, #12]	; (8001df0 <SD_Card_Close+0x14>)
 8001de2:	0018      	movs	r0, r3
 8001de4:	f009 f8c7 	bl	800af76 <f_close>
}
 8001de8:	46c0      	nop			; (mov r8, r8)
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	46c0      	nop			; (mov r8, r8)
 8001df0:	20000a1c 	.word	0x20000a1c

08001df4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dfa:	1dfb      	adds	r3, r7, #7
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001e00:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <HAL_Init+0x3c>)
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <HAL_Init+0x3c>)
 8001e06:	2140      	movs	r1, #64	; 0x40
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	f000 f811 	bl	8001e34 <HAL_InitTick>
 8001e12:	1e03      	subs	r3, r0, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001e16:	1dfb      	adds	r3, r7, #7
 8001e18:	2201      	movs	r2, #1
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	e001      	b.n	8001e22 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e1e:	f7ff f9e1 	bl	80011e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e22:	1dfb      	adds	r3, r7, #7
 8001e24:	781b      	ldrb	r3, [r3, #0]
}
 8001e26:	0018      	movs	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	b002      	add	sp, #8
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	46c0      	nop			; (mov r8, r8)
 8001e30:	40022000 	.word	0x40022000

08001e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e34:	b590      	push	{r4, r7, lr}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e3c:	4b14      	ldr	r3, [pc, #80]	; (8001e90 <HAL_InitTick+0x5c>)
 8001e3e:	681c      	ldr	r4, [r3, #0]
 8001e40:	4b14      	ldr	r3, [pc, #80]	; (8001e94 <HAL_InitTick+0x60>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	0019      	movs	r1, r3
 8001e46:	23fa      	movs	r3, #250	; 0xfa
 8001e48:	0098      	lsls	r0, r3, #2
 8001e4a:	f7fe f96f 	bl	800012c <__udivsi3>
 8001e4e:	0003      	movs	r3, r0
 8001e50:	0019      	movs	r1, r3
 8001e52:	0020      	movs	r0, r4
 8001e54:	f7fe f96a 	bl	800012c <__udivsi3>
 8001e58:	0003      	movs	r3, r0
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f000 fe27 	bl	8002aae <HAL_SYSTICK_Config>
 8001e60:	1e03      	subs	r3, r0, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e00f      	b.n	8001e88 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b03      	cmp	r3, #3
 8001e6c:	d80b      	bhi.n	8001e86 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	2301      	movs	r3, #1
 8001e72:	425b      	negs	r3, r3
 8001e74:	2200      	movs	r2, #0
 8001e76:	0018      	movs	r0, r3
 8001e78:	f000 fdf4 	bl	8002a64 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <HAL_InitTick+0x64>)
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e82:	2300      	movs	r3, #0
 8001e84:	e000      	b.n	8001e88 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
}
 8001e88:	0018      	movs	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	b003      	add	sp, #12
 8001e8e:	bd90      	pop	{r4, r7, pc}
 8001e90:	20000000 	.word	0x20000000
 8001e94:	2000000c 	.word	0x2000000c
 8001e98:	20000008 	.word	0x20000008

08001e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	; (8001eb8 <HAL_IncTick+0x1c>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	001a      	movs	r2, r3
 8001ea6:	4b05      	ldr	r3, [pc, #20]	; (8001ebc <HAL_IncTick+0x20>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	18d2      	adds	r2, r2, r3
 8001eac:	4b03      	ldr	r3, [pc, #12]	; (8001ebc <HAL_IncTick+0x20>)
 8001eae:	601a      	str	r2, [r3, #0]
}
 8001eb0:	46c0      	nop			; (mov r8, r8)
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	46c0      	nop			; (mov r8, r8)
 8001eb8:	2000000c 	.word	0x2000000c
 8001ebc:	20000c54 	.word	0x20000c54

08001ec0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec4:	4b02      	ldr	r3, [pc, #8]	; (8001ed0 <HAL_GetTick+0x10>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
}
 8001ec8:	0018      	movs	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	46c0      	nop			; (mov r8, r8)
 8001ed0:	20000c54 	.word	0x20000c54

08001ed4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001edc:	f7ff fff0 	bl	8001ec0 <HAL_GetTick>
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	3301      	adds	r3, #1
 8001eec:	d005      	beq.n	8001efa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eee:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <HAL_Delay+0x44>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	001a      	movs	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	189b      	adds	r3, r3, r2
 8001ef8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	f7ff ffe0 	bl	8001ec0 <HAL_GetTick>
 8001f00:	0002      	movs	r2, r0
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d8f7      	bhi.n	8001efc <HAL_Delay+0x28>
  {
  }
}
 8001f0c:	46c0      	nop			; (mov r8, r8)
 8001f0e:	46c0      	nop			; (mov r8, r8)
 8001f10:	46bd      	mov	sp, r7
 8001f12:	b004      	add	sp, #16
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	2000000c 	.word	0x2000000c

08001f1c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001f20:	4b04      	ldr	r3, [pc, #16]	; (8001f34 <HAL_SuspendTick+0x18>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b03      	ldr	r3, [pc, #12]	; (8001f34 <HAL_SuspendTick+0x18>)
 8001f26:	2102      	movs	r1, #2
 8001f28:	438a      	bics	r2, r1
 8001f2a:	601a      	str	r2, [r3, #0]
}
 8001f2c:	46c0      	nop			; (mov r8, r8)
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	46c0      	nop			; (mov r8, r8)
 8001f34:	e000e010 	.word	0xe000e010

08001f38 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001f3c:	4b04      	ldr	r3, [pc, #16]	; (8001f50 <HAL_ResumeTick+0x18>)
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	4b03      	ldr	r3, [pc, #12]	; (8001f50 <HAL_ResumeTick+0x18>)
 8001f42:	2102      	movs	r1, #2
 8001f44:	430a      	orrs	r2, r1
 8001f46:	601a      	str	r2, [r3, #0]
}
 8001f48:	46c0      	nop			; (mov r8, r8)
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	46c0      	nop			; (mov r8, r8)
 8001f50:	e000e010 	.word	0xe000e010

08001f54 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d101      	bne.n	8001f66 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e159      	b.n	800221a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d10a      	bne.n	8001f84 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2250      	movs	r2, #80	; 0x50
 8001f78:	2100      	movs	r1, #0
 8001f7a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f7ff f944 	bl	800120c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f88:	2210      	movs	r2, #16
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	2b10      	cmp	r3, #16
 8001f8e:	d005      	beq.n	8001f9c <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	2204      	movs	r2, #4
 8001f98:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001f9a:	d00b      	beq.n	8001fb4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa0:	2210      	movs	r2, #16
 8001fa2:	431a      	orrs	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2250      	movs	r2, #80	; 0x50
 8001fac:	2100      	movs	r1, #0
 8001fae:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e132      	b.n	800221a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fb8:	4a9a      	ldr	r2, [pc, #616]	; (8002224 <HAL_ADC_Init+0x2d0>)
 8001fba:	4013      	ands	r3, r2
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	2203      	movs	r2, #3
 8001fcc:	4013      	ands	r3, r2
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d108      	bne.n	8001fe4 <HAL_ADC_Init+0x90>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	4013      	ands	r3, r2
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d101      	bne.n	8001fe4 <HAL_ADC_Init+0x90>
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e000      	b.n	8001fe6 <HAL_ADC_Init+0x92>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d149      	bne.n	800207e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685a      	ldr	r2, [r3, #4]
 8001fee:	23c0      	movs	r3, #192	; 0xc0
 8001ff0:	061b      	lsls	r3, r3, #24
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d00b      	beq.n	800200e <HAL_ADC_Init+0xba>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	2380      	movs	r3, #128	; 0x80
 8001ffc:	05db      	lsls	r3, r3, #23
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d005      	beq.n	800200e <HAL_ADC_Init+0xba>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	2380      	movs	r3, #128	; 0x80
 8002008:	061b      	lsls	r3, r3, #24
 800200a:	429a      	cmp	r2, r3
 800200c:	d111      	bne.n	8002032 <HAL_ADC_Init+0xde>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	691a      	ldr	r2, [r3, #16]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	0092      	lsls	r2, r2, #2
 800201a:	0892      	lsrs	r2, r2, #2
 800201c:	611a      	str	r2, [r3, #16]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6919      	ldr	r1, [r3, #16]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685a      	ldr	r2, [r3, #4]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	430a      	orrs	r2, r1
 800202e:	611a      	str	r2, [r3, #16]
 8002030:	e014      	b.n	800205c <HAL_ADC_Init+0x108>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	691a      	ldr	r2, [r3, #16]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	0092      	lsls	r2, r2, #2
 800203e:	0892      	lsrs	r2, r2, #2
 8002040:	611a      	str	r2, [r3, #16]
 8002042:	4b79      	ldr	r3, [pc, #484]	; (8002228 <HAL_ADC_Init+0x2d4>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	4b78      	ldr	r3, [pc, #480]	; (8002228 <HAL_ADC_Init+0x2d4>)
 8002048:	4978      	ldr	r1, [pc, #480]	; (800222c <HAL_ADC_Init+0x2d8>)
 800204a:	400a      	ands	r2, r1
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	4b76      	ldr	r3, [pc, #472]	; (8002228 <HAL_ADC_Init+0x2d4>)
 8002050:	6819      	ldr	r1, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685a      	ldr	r2, [r3, #4]
 8002056:	4b74      	ldr	r3, [pc, #464]	; (8002228 <HAL_ADC_Init+0x2d4>)
 8002058:	430a      	orrs	r2, r1
 800205a:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2118      	movs	r1, #24
 8002068:	438a      	bics	r2, r1
 800206a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68d9      	ldr	r1, [r3, #12]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689a      	ldr	r2, [r3, #8]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	430a      	orrs	r2, r1
 800207c:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800207e:	4b6a      	ldr	r3, [pc, #424]	; (8002228 <HAL_ADC_Init+0x2d4>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	4b69      	ldr	r3, [pc, #420]	; (8002228 <HAL_ADC_Init+0x2d4>)
 8002084:	496a      	ldr	r1, [pc, #424]	; (8002230 <HAL_ADC_Init+0x2dc>)
 8002086:	400a      	ands	r2, r1
 8002088:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 800208a:	4b67      	ldr	r3, [pc, #412]	; (8002228 <HAL_ADC_Init+0x2d4>)
 800208c:	6819      	ldr	r1, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002092:	065a      	lsls	r2, r3, #25
 8002094:	4b64      	ldr	r3, [pc, #400]	; (8002228 <HAL_ADC_Init+0x2d4>)
 8002096:	430a      	orrs	r2, r1
 8002098:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	2380      	movs	r3, #128	; 0x80
 80020a2:	055b      	lsls	r3, r3, #21
 80020a4:	4013      	ands	r3, r2
 80020a6:	d108      	bne.n	80020ba <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	689a      	ldr	r2, [r3, #8]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2180      	movs	r1, #128	; 0x80
 80020b4:	0549      	lsls	r1, r1, #21
 80020b6:	430a      	orrs	r2, r1
 80020b8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	495b      	ldr	r1, [pc, #364]	; (8002234 <HAL_ADC_Init+0x2e0>)
 80020c6:	400a      	ands	r2, r1
 80020c8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68d9      	ldr	r1, [r3, #12]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d101      	bne.n	80020e0 <HAL_ADC_Init+0x18c>
 80020dc:	2304      	movs	r3, #4
 80020de:	e000      	b.n	80020e2 <HAL_ADC_Init+0x18e>
 80020e0:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80020e2:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2020      	movs	r0, #32
 80020e8:	5c1b      	ldrb	r3, [r3, r0]
 80020ea:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80020ec:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	202c      	movs	r0, #44	; 0x2c
 80020f2:	5c1b      	ldrb	r3, [r3, r0]
 80020f4:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80020f6:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80020fc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8002104:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800210c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800211a:	23c2      	movs	r3, #194	; 0xc2
 800211c:	33ff      	adds	r3, #255	; 0xff
 800211e:	429a      	cmp	r2, r3
 8002120:	d00b      	beq.n	800213a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68d9      	ldr	r1, [r3, #12]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8002130:	431a      	orrs	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	430a      	orrs	r2, r1
 8002138:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2221      	movs	r2, #33	; 0x21
 800213e:	5c9b      	ldrb	r3, [r3, r2]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d11a      	bne.n	800217a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2220      	movs	r2, #32
 8002148:	5c9b      	ldrb	r3, [r3, r2]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d109      	bne.n	8002162 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2180      	movs	r1, #128	; 0x80
 800215a:	0249      	lsls	r1, r1, #9
 800215c:	430a      	orrs	r2, r1
 800215e:	60da      	str	r2, [r3, #12]
 8002160:	e00b      	b.n	800217a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002166:	2220      	movs	r2, #32
 8002168:	431a      	orrs	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002172:	2201      	movs	r2, #1
 8002174:	431a      	orrs	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800217e:	2b01      	cmp	r3, #1
 8002180:	d11f      	bne.n	80021c2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	691a      	ldr	r2, [r3, #16]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	492a      	ldr	r1, [pc, #168]	; (8002238 <HAL_ADC_Init+0x2e4>)
 800218e:	400a      	ands	r2, r1
 8002190:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6919      	ldr	r1, [r3, #16]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80021a0:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80021a6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	691a      	ldr	r2, [r3, #16]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	2101      	movs	r1, #1
 80021bc:	430a      	orrs	r2, r1
 80021be:	611a      	str	r2, [r3, #16]
 80021c0:	e00e      	b.n	80021e0 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	2201      	movs	r2, #1
 80021ca:	4013      	ands	r3, r2
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d107      	bne.n	80021e0 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	691a      	ldr	r2, [r3, #16]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2101      	movs	r1, #1
 80021dc:	438a      	bics	r2, r1
 80021de:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	695a      	ldr	r2, [r3, #20]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2107      	movs	r1, #7
 80021ec:	438a      	bics	r2, r1
 80021ee:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6959      	ldr	r1, [r3, #20]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800220c:	2203      	movs	r2, #3
 800220e:	4393      	bics	r3, r2
 8002210:	2201      	movs	r2, #1
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8002218:	2300      	movs	r3, #0
}
 800221a:	0018      	movs	r0, r3
 800221c:	46bd      	mov	sp, r7
 800221e:	b002      	add	sp, #8
 8002220:	bd80      	pop	{r7, pc}
 8002222:	46c0      	nop			; (mov r8, r8)
 8002224:	fffffefd 	.word	0xfffffefd
 8002228:	40012708 	.word	0x40012708
 800222c:	ffc3ffff 	.word	0xffc3ffff
 8002230:	fdffffff 	.word	0xfdffffff
 8002234:	fffe0219 	.word	0xfffe0219
 8002238:	fffffc03 	.word	0xfffffc03

0800223c <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800223c:	b590      	push	{r4, r7, lr}
 800223e:	b087      	sub	sp, #28
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002248:	2317      	movs	r3, #23
 800224a:	18fb      	adds	r3, r7, r3
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	2204      	movs	r2, #4
 8002258:	4013      	ands	r3, r2
 800225a:	d15e      	bne.n	800231a <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2250      	movs	r2, #80	; 0x50
 8002260:	5c9b      	ldrb	r3, [r3, r2]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d101      	bne.n	800226a <HAL_ADC_Start_DMA+0x2e>
 8002266:	2302      	movs	r3, #2
 8002268:	e05e      	b.n	8002328 <HAL_ADC_Start_DMA+0xec>
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2250      	movs	r2, #80	; 0x50
 800226e:	2101      	movs	r1, #1
 8002270:	5499      	strb	r1, [r3, r2]

    /* Enable ADC DMA mode */
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68da      	ldr	r2, [r3, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2101      	movs	r1, #1
 800227e:	430a      	orrs	r2, r1
 8002280:	60da      	str	r2, [r3, #12]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d007      	beq.n	800229a <HAL_ADC_Start_DMA+0x5e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800228a:	2317      	movs	r3, #23
 800228c:	18fc      	adds	r4, r7, r3
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	0018      	movs	r0, r3
 8002292:	f000 f97b 	bl	800258c <ADC_Enable>
 8002296:	0003      	movs	r3, r0
 8002298:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800229a:	2317      	movs	r3, #23
 800229c:	18fb      	adds	r3, r7, r3
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d13e      	bne.n	8002322 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022a8:	4a21      	ldr	r2, [pc, #132]	; (8002330 <HAL_ADC_Start_DMA+0xf4>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	2280      	movs	r2, #128	; 0x80
 80022ae:	0052      	lsls	r2, r2, #1
 80022b0:	431a      	orrs	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2250      	movs	r2, #80	; 0x50
 80022c0:	2100      	movs	r1, #0
 80022c2:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c8:	4a1a      	ldr	r2, [pc, #104]	; (8002334 <HAL_ADC_Start_DMA+0xf8>)
 80022ca:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d0:	4a19      	ldr	r2, [pc, #100]	; (8002338 <HAL_ADC_Start_DMA+0xfc>)
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d8:	4a18      	ldr	r2, [pc, #96]	; (800233c <HAL_ADC_Start_DMA+0x100>)
 80022da:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	221c      	movs	r2, #28
 80022e2:	601a      	str	r2, [r3, #0]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2110      	movs	r1, #16
 80022f0:	430a      	orrs	r2, r1
 80022f2:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	3340      	adds	r3, #64	; 0x40
 80022fe:	0019      	movs	r1, r3
 8002300:	68ba      	ldr	r2, [r7, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f000 fc58 	bl	8002bb8 <HAL_DMA_Start_IT>

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2104      	movs	r1, #4
 8002314:	430a      	orrs	r2, r1
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	e003      	b.n	8002322 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800231a:	2317      	movs	r3, #23
 800231c:	18fb      	adds	r3, r7, r3
 800231e:	2202      	movs	r2, #2
 8002320:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8002322:	2317      	movs	r3, #23
 8002324:	18fb      	adds	r3, r7, r3
 8002326:	781b      	ldrb	r3, [r3, #0]
}
 8002328:	0018      	movs	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	b007      	add	sp, #28
 800232e:	bd90      	pop	{r4, r7, pc}
 8002330:	fffff0fe 	.word	0xfffff0fe
 8002334:	080027c5 	.word	0x080027c5
 8002338:	08002879 	.word	0x08002879
 800233c:	08002897 	.word	0x08002897

08002340 <HAL_ADC_Stop_DMA>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002340:	b5b0      	push	{r4, r5, r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002348:	230f      	movs	r3, #15
 800234a:	18fb      	adds	r3, r7, r3
 800234c:	2200      	movs	r2, #0
 800234e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2250      	movs	r2, #80	; 0x50
 8002354:	5c9b      	ldrb	r3, [r3, r2]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d101      	bne.n	800235e <HAL_ADC_Stop_DMA+0x1e>
 800235a:	2302      	movs	r3, #2
 800235c:	e05f      	b.n	800241e <HAL_ADC_Stop_DMA+0xde>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2250      	movs	r2, #80	; 0x50
 8002362:	2101      	movs	r1, #1
 8002364:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002366:	250f      	movs	r5, #15
 8002368:	197c      	adds	r4, r7, r5
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	0018      	movs	r0, r3
 800236e:	f000 f9dc 	bl	800272a <ADC_ConversionStop>
 8002372:	0003      	movs	r3, r0
 8002374:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002376:	0028      	movs	r0, r5
 8002378:	183b      	adds	r3, r7, r0
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d147      	bne.n	8002410 <HAL_ADC_Stop_DMA+0xd0>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2101      	movs	r1, #1
 800238c:	438a      	bics	r2, r1
 800238e:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002394:	2225      	movs	r2, #37	; 0x25
 8002396:	5c9b      	ldrb	r3, [r3, r2]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d112      	bne.n	80023c4 <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a2:	0005      	movs	r5, r0
 80023a4:	183c      	adds	r4, r7, r0
 80023a6:	0018      	movs	r0, r3
 80023a8:	f000 fc6c 	bl	8002c84 <HAL_DMA_Abort>
 80023ac:	0003      	movs	r3, r0
 80023ae:	7023      	strb	r3, [r4, #0]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80023b0:	197b      	adds	r3, r7, r5
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d005      	beq.n	80023c4 <HAL_ADC_Stop_DMA+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023bc:	2240      	movs	r2, #64	; 0x40
 80023be:	431a      	orrs	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2110      	movs	r1, #16
 80023d0:	438a      	bics	r2, r1
 80023d2:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep  */
    /* in memory a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 80023d4:	220f      	movs	r2, #15
 80023d6:	18bb      	adds	r3, r7, r2
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d107      	bne.n	80023ee <HAL_ADC_Stop_DMA+0xae>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80023de:	18bc      	adds	r4, r7, r2
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	0018      	movs	r0, r3
 80023e4:	f000 f93a 	bl	800265c <ADC_Disable>
 80023e8:	0003      	movs	r3, r0
 80023ea:	7023      	strb	r3, [r4, #0]
 80023ec:	e003      	b.n	80023f6 <HAL_ADC_Stop_DMA+0xb6>
    }
    else
    {
      ADC_Disable(hadc);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	0018      	movs	r0, r3
 80023f2:	f000 f933 	bl	800265c <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80023f6:	230f      	movs	r3, #15
 80023f8:	18fb      	adds	r3, r7, r3
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d107      	bne.n	8002410 <HAL_ADC_Stop_DMA+0xd0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002404:	4a08      	ldr	r2, [pc, #32]	; (8002428 <HAL_ADC_Stop_DMA+0xe8>)
 8002406:	4013      	ands	r3, r2
 8002408:	2201      	movs	r2, #1
 800240a:	431a      	orrs	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2250      	movs	r2, #80	; 0x50
 8002414:	2100      	movs	r1, #0
 8002416:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002418:	230f      	movs	r3, #15
 800241a:	18fb      	adds	r3, r7, r3
 800241c:	781b      	ldrb	r3, [r3, #0]
}
 800241e:	0018      	movs	r0, r3
 8002420:	46bd      	mov	sp, r7
 8002422:	b004      	add	sp, #16
 8002424:	bdb0      	pop	{r4, r5, r7, pc}
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	fffffefe 	.word	0xfffffefe

0800242c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002434:	46c0      	nop			; (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002444:	46c0      	nop			; (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b002      	add	sp, #8
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2250      	movs	r2, #80	; 0x50
 800245a:	5c9b      	ldrb	r3, [r3, r2]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d101      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x18>
 8002460:	2302      	movs	r3, #2
 8002462:	e085      	b.n	8002570 <HAL_ADC_ConfigChannel+0x124>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2250      	movs	r2, #80	; 0x50
 8002468:	2101      	movs	r1, #1
 800246a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	2204      	movs	r2, #4
 8002474:	4013      	ands	r3, r2
 8002476:	d00b      	beq.n	8002490 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247c:	2220      	movs	r2, #32
 800247e:	431a      	orrs	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2250      	movs	r2, #80	; 0x50
 8002488:	2100      	movs	r1, #0
 800248a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e06f      	b.n	8002570 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	4a38      	ldr	r2, [pc, #224]	; (8002578 <HAL_ADC_ConfigChannel+0x12c>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d035      	beq.n	8002506 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	035b      	lsls	r3, r3, #13
 80024a6:	0b5a      	lsrs	r2, r3, #13
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	430a      	orrs	r2, r1
 80024ae:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	2380      	movs	r3, #128	; 0x80
 80024b6:	02db      	lsls	r3, r3, #11
 80024b8:	4013      	ands	r3, r2
 80024ba:	d009      	beq.n	80024d0 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80024bc:	4b2f      	ldr	r3, [pc, #188]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	4b2e      	ldr	r3, [pc, #184]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 80024c2:	2180      	movs	r1, #128	; 0x80
 80024c4:	0409      	lsls	r1, r1, #16
 80024c6:	430a      	orrs	r2, r1
 80024c8:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80024ca:	200a      	movs	r0, #10
 80024cc:	f000 f9fe 	bl	80028cc <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	2380      	movs	r3, #128	; 0x80
 80024d6:	029b      	lsls	r3, r3, #10
 80024d8:	4013      	ands	r3, r2
 80024da:	d006      	beq.n	80024ea <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80024dc:	4b27      	ldr	r3, [pc, #156]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4b26      	ldr	r3, [pc, #152]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 80024e2:	2180      	movs	r1, #128	; 0x80
 80024e4:	03c9      	lsls	r1, r1, #15
 80024e6:	430a      	orrs	r2, r1
 80024e8:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	2380      	movs	r3, #128	; 0x80
 80024f0:	025b      	lsls	r3, r3, #9
 80024f2:	4013      	ands	r3, r2
 80024f4:	d037      	beq.n	8002566 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 80024f6:	4b21      	ldr	r3, [pc, #132]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	4b20      	ldr	r3, [pc, #128]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 80024fc:	2180      	movs	r1, #128	; 0x80
 80024fe:	0449      	lsls	r1, r1, #17
 8002500:	430a      	orrs	r2, r1
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	e02f      	b.n	8002566 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	035b      	lsls	r3, r3, #13
 8002512:	0b5b      	lsrs	r3, r3, #13
 8002514:	43d9      	mvns	r1, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	400a      	ands	r2, r1
 800251c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	2380      	movs	r3, #128	; 0x80
 8002524:	02db      	lsls	r3, r3, #11
 8002526:	4013      	ands	r3, r2
 8002528:	d005      	beq.n	8002536 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 800252a:	4b14      	ldr	r3, [pc, #80]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	4b13      	ldr	r3, [pc, #76]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 8002530:	4913      	ldr	r1, [pc, #76]	; (8002580 <HAL_ADC_ConfigChannel+0x134>)
 8002532:	400a      	ands	r2, r1
 8002534:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	2380      	movs	r3, #128	; 0x80
 800253c:	029b      	lsls	r3, r3, #10
 800253e:	4013      	ands	r3, r2
 8002540:	d005      	beq.n	800254e <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8002542:	4b0e      	ldr	r3, [pc, #56]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	4b0d      	ldr	r3, [pc, #52]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 8002548:	490e      	ldr	r1, [pc, #56]	; (8002584 <HAL_ADC_ConfigChannel+0x138>)
 800254a:	400a      	ands	r2, r1
 800254c:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	2380      	movs	r3, #128	; 0x80
 8002554:	025b      	lsls	r3, r3, #9
 8002556:	4013      	ands	r3, r2
 8002558:	d005      	beq.n	8002566 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 800255a:	4b08      	ldr	r3, [pc, #32]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	4b07      	ldr	r3, [pc, #28]	; (800257c <HAL_ADC_ConfigChannel+0x130>)
 8002560:	4909      	ldr	r1, [pc, #36]	; (8002588 <HAL_ADC_ConfigChannel+0x13c>)
 8002562:	400a      	ands	r2, r1
 8002564:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2250      	movs	r2, #80	; 0x50
 800256a:	2100      	movs	r1, #0
 800256c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	0018      	movs	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	b002      	add	sp, #8
 8002576:	bd80      	pop	{r7, pc}
 8002578:	00001001 	.word	0x00001001
 800257c:	40012708 	.word	0x40012708
 8002580:	ff7fffff 	.word	0xff7fffff
 8002584:	ffbfffff 	.word	0xffbfffff
 8002588:	feffffff 	.word	0xfeffffff

0800258c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2203      	movs	r2, #3
 80025a0:	4013      	ands	r3, r2
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d108      	bne.n	80025b8 <ADC_Enable+0x2c>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2201      	movs	r2, #1
 80025ae:	4013      	ands	r3, r2
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d101      	bne.n	80025b8 <ADC_Enable+0x2c>
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <ADC_Enable+0x2e>
 80025b8:	2300      	movs	r3, #0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d146      	bne.n	800264c <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	4a24      	ldr	r2, [pc, #144]	; (8002658 <ADC_Enable+0xcc>)
 80025c6:	4013      	ands	r3, r2
 80025c8:	d00d      	beq.n	80025e6 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ce:	2210      	movs	r2, #16
 80025d0:	431a      	orrs	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025da:	2201      	movs	r2, #1
 80025dc:	431a      	orrs	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e033      	b.n	800264e <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2101      	movs	r1, #1
 80025f2:	430a      	orrs	r2, r1
 80025f4:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80025f6:	2001      	movs	r0, #1
 80025f8:	f000 f968 	bl	80028cc <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80025fc:	f7ff fc60 	bl	8001ec0 <HAL_GetTick>
 8002600:	0003      	movs	r3, r0
 8002602:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002604:	e01b      	b.n	800263e <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002606:	f7ff fc5b 	bl	8001ec0 <HAL_GetTick>
 800260a:	0002      	movs	r2, r0
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	2b0a      	cmp	r3, #10
 8002612:	d914      	bls.n	800263e <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2201      	movs	r2, #1
 800261c:	4013      	ands	r3, r2
 800261e:	2b01      	cmp	r3, #1
 8002620:	d00d      	beq.n	800263e <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002626:	2210      	movs	r2, #16
 8002628:	431a      	orrs	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002632:	2201      	movs	r2, #1
 8002634:	431a      	orrs	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e007      	b.n	800264e <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2201      	movs	r2, #1
 8002646:	4013      	ands	r3, r2
 8002648:	2b01      	cmp	r3, #1
 800264a:	d1dc      	bne.n	8002606 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	0018      	movs	r0, r3
 8002650:	46bd      	mov	sp, r7
 8002652:	b004      	add	sp, #16
 8002654:	bd80      	pop	{r7, pc}
 8002656:	46c0      	nop			; (mov r8, r8)
 8002658:	80000017 	.word	0x80000017

0800265c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	2203      	movs	r2, #3
 8002670:	4013      	ands	r3, r2
 8002672:	2b01      	cmp	r3, #1
 8002674:	d108      	bne.n	8002688 <ADC_Disable+0x2c>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2201      	movs	r2, #1
 800267e:	4013      	ands	r3, r2
 8002680:	2b01      	cmp	r3, #1
 8002682:	d101      	bne.n	8002688 <ADC_Disable+0x2c>
 8002684:	2301      	movs	r3, #1
 8002686:	e000      	b.n	800268a <ADC_Disable+0x2e>
 8002688:	2300      	movs	r3, #0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d048      	beq.n	8002720 <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	2205      	movs	r2, #5
 8002696:	4013      	ands	r3, r2
 8002698:	2b01      	cmp	r3, #1
 800269a:	d110      	bne.n	80026be <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689a      	ldr	r2, [r3, #8]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2102      	movs	r1, #2
 80026a8:	430a      	orrs	r2, r1
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2203      	movs	r2, #3
 80026b2:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026b4:	f7ff fc04 	bl	8001ec0 <HAL_GetTick>
 80026b8:	0003      	movs	r3, r0
 80026ba:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026bc:	e029      	b.n	8002712 <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c2:	2210      	movs	r2, #16
 80026c4:	431a      	orrs	r2, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ce:	2201      	movs	r2, #1
 80026d0:	431a      	orrs	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e023      	b.n	8002722 <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026da:	f7ff fbf1 	bl	8001ec0 <HAL_GetTick>
 80026de:	0002      	movs	r2, r0
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b0a      	cmp	r3, #10
 80026e6:	d914      	bls.n	8002712 <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	2201      	movs	r2, #1
 80026f0:	4013      	ands	r3, r2
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d10d      	bne.n	8002712 <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026fa:	2210      	movs	r2, #16
 80026fc:	431a      	orrs	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002706:	2201      	movs	r2, #1
 8002708:	431a      	orrs	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e007      	b.n	8002722 <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	2201      	movs	r2, #1
 800271a:	4013      	ands	r3, r2
 800271c:	2b01      	cmp	r3, #1
 800271e:	d0dc      	beq.n	80026da <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	0018      	movs	r0, r3
 8002724:	46bd      	mov	sp, r7
 8002726:	b004      	add	sp, #16
 8002728:	bd80      	pop	{r7, pc}

0800272a <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800272a:	b580      	push	{r7, lr}
 800272c:	b084      	sub	sp, #16
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002732:	2300      	movs	r3, #0
 8002734:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	2204      	movs	r2, #4
 800273e:	4013      	ands	r3, r2
 8002740:	d03a      	beq.n	80027b8 <ADC_ConversionStop+0x8e>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	2204      	movs	r2, #4
 800274a:	4013      	ands	r3, r2
 800274c:	2b04      	cmp	r3, #4
 800274e:	d10d      	bne.n	800276c <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	2202      	movs	r2, #2
 8002758:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 800275a:	d107      	bne.n	800276c <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2110      	movs	r1, #16
 8002768:	430a      	orrs	r2, r1
 800276a:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800276c:	f7ff fba8 	bl	8001ec0 <HAL_GetTick>
 8002770:	0003      	movs	r3, r0
 8002772:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002774:	e01a      	b.n	80027ac <ADC_ConversionStop+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002776:	f7ff fba3 	bl	8001ec0 <HAL_GetTick>
 800277a:	0002      	movs	r2, r0
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b0a      	cmp	r3, #10
 8002782:	d913      	bls.n	80027ac <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2204      	movs	r2, #4
 800278c:	4013      	ands	r3, r2
 800278e:	d00d      	beq.n	80027ac <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002794:	2210      	movs	r2, #16
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027a0:	2201      	movs	r2, #1
 80027a2:	431a      	orrs	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e006      	b.n	80027ba <ADC_ConversionStop+0x90>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	2204      	movs	r2, #4
 80027b4:	4013      	ands	r3, r2
 80027b6:	d1de      	bne.n	8002776 <ADC_ConversionStop+0x4c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	0018      	movs	r0, r3
 80027bc:	46bd      	mov	sp, r7
 80027be:	b004      	add	sp, #16
 80027c0:	bd80      	pop	{r7, pc}
	...

080027c4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027d6:	2250      	movs	r2, #80	; 0x50
 80027d8:	4013      	ands	r3, r2
 80027da:	d141      	bne.n	8002860 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027e0:	2280      	movs	r2, #128	; 0x80
 80027e2:	0092      	lsls	r2, r2, #2
 80027e4:	431a      	orrs	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68da      	ldr	r2, [r3, #12]
 80027f0:	23c0      	movs	r3, #192	; 0xc0
 80027f2:	011b      	lsls	r3, r3, #4
 80027f4:	4013      	ands	r3, r2
 80027f6:	d12e      	bne.n	8002856 <ADC_DMAConvCplt+0x92>
        (hadc->Init.ContinuousConvMode == DISABLE))
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2220      	movs	r2, #32
 80027fc:	5c9b      	ldrb	r3, [r3, r2]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d129      	bne.n	8002856 <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2208      	movs	r2, #8
 800280a:	4013      	ands	r3, r2
 800280c:	2b08      	cmp	r3, #8
 800280e:	d122      	bne.n	8002856 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	2204      	movs	r2, #4
 8002818:	4013      	ands	r3, r2
 800281a:	d110      	bne.n	800283e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	210c      	movs	r1, #12
 8002828:	438a      	bics	r2, r1
 800282a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002830:	4a10      	ldr	r2, [pc, #64]	; (8002874 <ADC_DMAConvCplt+0xb0>)
 8002832:	4013      	ands	r3, r2
 8002834:	2201      	movs	r2, #1
 8002836:	431a      	orrs	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	655a      	str	r2, [r3, #84]	; 0x54
 800283c:	e00b      	b.n	8002856 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002842:	2220      	movs	r2, #32
 8002844:	431a      	orrs	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800284e:	2201      	movs	r2, #1
 8002850:	431a      	orrs	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	0018      	movs	r0, r3
 800285a:	f7fd fe55 	bl	8000508 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800285e:	e005      	b.n	800286c <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	0010      	movs	r0, r2
 800286a:	4798      	blx	r3
}
 800286c:	46c0      	nop			; (mov r8, r8)
 800286e:	46bd      	mov	sp, r7
 8002870:	b004      	add	sp, #16
 8002872:	bd80      	pop	{r7, pc}
 8002874:	fffffefe 	.word	0xfffffefe

08002878 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002884:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	0018      	movs	r0, r3
 800288a:	f7ff fdcf 	bl	800242c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800288e:	46c0      	nop			; (mov r8, r8)
 8002890:	46bd      	mov	sp, r7
 8002892:	b004      	add	sp, #16
 8002894:	bd80      	pop	{r7, pc}

08002896 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b084      	sub	sp, #16
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028a8:	2240      	movs	r2, #64	; 0x40
 80028aa:	431a      	orrs	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b4:	2204      	movs	r2, #4
 80028b6:	431a      	orrs	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	0018      	movs	r0, r3
 80028c0:	f7ff fdbc 	bl	800243c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028c4:	46c0      	nop			; (mov r8, r8)
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b004      	add	sp, #16
 80028ca:	bd80      	pop	{r7, pc}

080028cc <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80028d4:	4b0b      	ldr	r3, [pc, #44]	; (8002904 <ADC_DelayMicroSecond+0x38>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	490b      	ldr	r1, [pc, #44]	; (8002908 <ADC_DelayMicroSecond+0x3c>)
 80028da:	0018      	movs	r0, r3
 80028dc:	f7fd fc26 	bl	800012c <__udivsi3>
 80028e0:	0003      	movs	r3, r0
 80028e2:	001a      	movs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4353      	muls	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 80028ea:	e002      	b.n	80028f2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	3b01      	subs	r3, #1
 80028f0:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1f9      	bne.n	80028ec <ADC_DelayMicroSecond+0x20>
  }
}
 80028f8:	46c0      	nop			; (mov r8, r8)
 80028fa:	46c0      	nop			; (mov r8, r8)
 80028fc:	46bd      	mov	sp, r7
 80028fe:	b004      	add	sp, #16
 8002900:	bd80      	pop	{r7, pc}
 8002902:	46c0      	nop			; (mov r8, r8)
 8002904:	20000000 	.word	0x20000000
 8002908:	000f4240 	.word	0x000f4240

0800290c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	0002      	movs	r2, r0
 8002914:	1dfb      	adds	r3, r7, #7
 8002916:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002918:	1dfb      	adds	r3, r7, #7
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	2b7f      	cmp	r3, #127	; 0x7f
 800291e:	d809      	bhi.n	8002934 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002920:	1dfb      	adds	r3, r7, #7
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	001a      	movs	r2, r3
 8002926:	231f      	movs	r3, #31
 8002928:	401a      	ands	r2, r3
 800292a:	4b04      	ldr	r3, [pc, #16]	; (800293c <__NVIC_EnableIRQ+0x30>)
 800292c:	2101      	movs	r1, #1
 800292e:	4091      	lsls	r1, r2
 8002930:	000a      	movs	r2, r1
 8002932:	601a      	str	r2, [r3, #0]
  }
}
 8002934:	46c0      	nop			; (mov r8, r8)
 8002936:	46bd      	mov	sp, r7
 8002938:	b002      	add	sp, #8
 800293a:	bd80      	pop	{r7, pc}
 800293c:	e000e100 	.word	0xe000e100

08002940 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002940:	b590      	push	{r4, r7, lr}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	0002      	movs	r2, r0
 8002948:	6039      	str	r1, [r7, #0]
 800294a:	1dfb      	adds	r3, r7, #7
 800294c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800294e:	1dfb      	adds	r3, r7, #7
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	2b7f      	cmp	r3, #127	; 0x7f
 8002954:	d828      	bhi.n	80029a8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002956:	4a2f      	ldr	r2, [pc, #188]	; (8002a14 <__NVIC_SetPriority+0xd4>)
 8002958:	1dfb      	adds	r3, r7, #7
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	b25b      	sxtb	r3, r3
 800295e:	089b      	lsrs	r3, r3, #2
 8002960:	33c0      	adds	r3, #192	; 0xc0
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	589b      	ldr	r3, [r3, r2]
 8002966:	1dfa      	adds	r2, r7, #7
 8002968:	7812      	ldrb	r2, [r2, #0]
 800296a:	0011      	movs	r1, r2
 800296c:	2203      	movs	r2, #3
 800296e:	400a      	ands	r2, r1
 8002970:	00d2      	lsls	r2, r2, #3
 8002972:	21ff      	movs	r1, #255	; 0xff
 8002974:	4091      	lsls	r1, r2
 8002976:	000a      	movs	r2, r1
 8002978:	43d2      	mvns	r2, r2
 800297a:	401a      	ands	r2, r3
 800297c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	019b      	lsls	r3, r3, #6
 8002982:	22ff      	movs	r2, #255	; 0xff
 8002984:	401a      	ands	r2, r3
 8002986:	1dfb      	adds	r3, r7, #7
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	0018      	movs	r0, r3
 800298c:	2303      	movs	r3, #3
 800298e:	4003      	ands	r3, r0
 8002990:	00db      	lsls	r3, r3, #3
 8002992:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002994:	481f      	ldr	r0, [pc, #124]	; (8002a14 <__NVIC_SetPriority+0xd4>)
 8002996:	1dfb      	adds	r3, r7, #7
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	b25b      	sxtb	r3, r3
 800299c:	089b      	lsrs	r3, r3, #2
 800299e:	430a      	orrs	r2, r1
 80029a0:	33c0      	adds	r3, #192	; 0xc0
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80029a6:	e031      	b.n	8002a0c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029a8:	4a1b      	ldr	r2, [pc, #108]	; (8002a18 <__NVIC_SetPriority+0xd8>)
 80029aa:	1dfb      	adds	r3, r7, #7
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	0019      	movs	r1, r3
 80029b0:	230f      	movs	r3, #15
 80029b2:	400b      	ands	r3, r1
 80029b4:	3b08      	subs	r3, #8
 80029b6:	089b      	lsrs	r3, r3, #2
 80029b8:	3306      	adds	r3, #6
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	18d3      	adds	r3, r2, r3
 80029be:	3304      	adds	r3, #4
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	1dfa      	adds	r2, r7, #7
 80029c4:	7812      	ldrb	r2, [r2, #0]
 80029c6:	0011      	movs	r1, r2
 80029c8:	2203      	movs	r2, #3
 80029ca:	400a      	ands	r2, r1
 80029cc:	00d2      	lsls	r2, r2, #3
 80029ce:	21ff      	movs	r1, #255	; 0xff
 80029d0:	4091      	lsls	r1, r2
 80029d2:	000a      	movs	r2, r1
 80029d4:	43d2      	mvns	r2, r2
 80029d6:	401a      	ands	r2, r3
 80029d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	019b      	lsls	r3, r3, #6
 80029de:	22ff      	movs	r2, #255	; 0xff
 80029e0:	401a      	ands	r2, r3
 80029e2:	1dfb      	adds	r3, r7, #7
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	0018      	movs	r0, r3
 80029e8:	2303      	movs	r3, #3
 80029ea:	4003      	ands	r3, r0
 80029ec:	00db      	lsls	r3, r3, #3
 80029ee:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029f0:	4809      	ldr	r0, [pc, #36]	; (8002a18 <__NVIC_SetPriority+0xd8>)
 80029f2:	1dfb      	adds	r3, r7, #7
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	001c      	movs	r4, r3
 80029f8:	230f      	movs	r3, #15
 80029fa:	4023      	ands	r3, r4
 80029fc:	3b08      	subs	r3, #8
 80029fe:	089b      	lsrs	r3, r3, #2
 8002a00:	430a      	orrs	r2, r1
 8002a02:	3306      	adds	r3, #6
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	18c3      	adds	r3, r0, r3
 8002a08:	3304      	adds	r3, #4
 8002a0a:	601a      	str	r2, [r3, #0]
}
 8002a0c:	46c0      	nop			; (mov r8, r8)
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	b003      	add	sp, #12
 8002a12:	bd90      	pop	{r4, r7, pc}
 8002a14:	e000e100 	.word	0xe000e100
 8002a18:	e000ed00 	.word	0xe000ed00

08002a1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	1e5a      	subs	r2, r3, #1
 8002a28:	2380      	movs	r3, #128	; 0x80
 8002a2a:	045b      	lsls	r3, r3, #17
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d301      	bcc.n	8002a34 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a30:	2301      	movs	r3, #1
 8002a32:	e010      	b.n	8002a56 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a34:	4b0a      	ldr	r3, [pc, #40]	; (8002a60 <SysTick_Config+0x44>)
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	3a01      	subs	r2, #1
 8002a3a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	425b      	negs	r3, r3
 8002a40:	2103      	movs	r1, #3
 8002a42:	0018      	movs	r0, r3
 8002a44:	f7ff ff7c 	bl	8002940 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a48:	4b05      	ldr	r3, [pc, #20]	; (8002a60 <SysTick_Config+0x44>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a4e:	4b04      	ldr	r3, [pc, #16]	; (8002a60 <SysTick_Config+0x44>)
 8002a50:	2207      	movs	r2, #7
 8002a52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	0018      	movs	r0, r3
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	b002      	add	sp, #8
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	46c0      	nop			; (mov r8, r8)
 8002a60:	e000e010 	.word	0xe000e010

08002a64 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	210f      	movs	r1, #15
 8002a70:	187b      	adds	r3, r7, r1
 8002a72:	1c02      	adds	r2, r0, #0
 8002a74:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002a76:	68ba      	ldr	r2, [r7, #8]
 8002a78:	187b      	adds	r3, r7, r1
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	b25b      	sxtb	r3, r3
 8002a7e:	0011      	movs	r1, r2
 8002a80:	0018      	movs	r0, r3
 8002a82:	f7ff ff5d 	bl	8002940 <__NVIC_SetPriority>
}
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	b004      	add	sp, #16
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b082      	sub	sp, #8
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	0002      	movs	r2, r0
 8002a96:	1dfb      	adds	r3, r7, #7
 8002a98:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a9a:	1dfb      	adds	r3, r7, #7
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	b25b      	sxtb	r3, r3
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f7ff ff33 	bl	800290c <__NVIC_EnableIRQ>
}
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	b002      	add	sp, #8
 8002aac:	bd80      	pop	{r7, pc}

08002aae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b082      	sub	sp, #8
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f7ff ffaf 	bl	8002a1c <SysTick_Config>
 8002abe:	0003      	movs	r3, r0
}
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	b002      	add	sp, #8
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e061      	b.n	8002b9e <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a32      	ldr	r2, [pc, #200]	; (8002ba8 <HAL_DMA_Init+0xe0>)
 8002ae0:	4694      	mov	ip, r2
 8002ae2:	4463      	add	r3, ip
 8002ae4:	2114      	movs	r1, #20
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	f7fd fb20 	bl	800012c <__udivsi3>
 8002aec:	0003      	movs	r3, r0
 8002aee:	009a      	lsls	r2, r3, #2
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a2d      	ldr	r2, [pc, #180]	; (8002bac <HAL_DMA_Init+0xe4>)
 8002af8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2225      	movs	r2, #37	; 0x25
 8002afe:	2102      	movs	r1, #2
 8002b00:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	4a28      	ldr	r2, [pc, #160]	; (8002bb0 <HAL_DMA_Init+0xe8>)
 8002b0e:	4013      	ands	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002b1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	691b      	ldr	r3, [r3, #16]
 8002b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68fa      	ldr	r2, [r7, #12]
 8002b46:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	01db      	lsls	r3, r3, #7
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d018      	beq.n	8002b86 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002b54:	4b17      	ldr	r3, [pc, #92]	; (8002bb4 <HAL_DMA_Init+0xec>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b5c:	211c      	movs	r1, #28
 8002b5e:	400b      	ands	r3, r1
 8002b60:	210f      	movs	r1, #15
 8002b62:	4099      	lsls	r1, r3
 8002b64:	000b      	movs	r3, r1
 8002b66:	43d9      	mvns	r1, r3
 8002b68:	4b12      	ldr	r3, [pc, #72]	; (8002bb4 <HAL_DMA_Init+0xec>)
 8002b6a:	400a      	ands	r2, r1
 8002b6c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002b6e:	4b11      	ldr	r3, [pc, #68]	; (8002bb4 <HAL_DMA_Init+0xec>)
 8002b70:	6819      	ldr	r1, [r3, #0]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7a:	201c      	movs	r0, #28
 8002b7c:	4003      	ands	r3, r0
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	4b0c      	ldr	r3, [pc, #48]	; (8002bb4 <HAL_DMA_Init+0xec>)
 8002b82:	430a      	orrs	r2, r1
 8002b84:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2225      	movs	r2, #37	; 0x25
 8002b90:	2101      	movs	r1, #1
 8002b92:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2224      	movs	r2, #36	; 0x24
 8002b98:	2100      	movs	r1, #0
 8002b9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	b004      	add	sp, #16
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	46c0      	nop			; (mov r8, r8)
 8002ba8:	bffdfff8 	.word	0xbffdfff8
 8002bac:	40020000 	.word	0x40020000
 8002bb0:	ffff800f 	.word	0xffff800f
 8002bb4:	400200a8 	.word	0x400200a8

08002bb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	607a      	str	r2, [r7, #4]
 8002bc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc6:	2317      	movs	r3, #23
 8002bc8:	18fb      	adds	r3, r7, r3
 8002bca:	2200      	movs	r2, #0
 8002bcc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2224      	movs	r2, #36	; 0x24
 8002bd2:	5c9b      	ldrb	r3, [r3, r2]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_DMA_Start_IT+0x24>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e04f      	b.n	8002c7c <HAL_DMA_Start_IT+0xc4>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2224      	movs	r2, #36	; 0x24
 8002be0:	2101      	movs	r1, #1
 8002be2:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2225      	movs	r2, #37	; 0x25
 8002be8:	5c9b      	ldrb	r3, [r3, r2]
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d13a      	bne.n	8002c66 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2225      	movs	r2, #37	; 0x25
 8002bf4:	2102      	movs	r1, #2
 8002bf6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2101      	movs	r1, #1
 8002c0a:	438a      	bics	r2, r1
 8002c0c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	68b9      	ldr	r1, [r7, #8]
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f000 f96a 	bl	8002eee <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d008      	beq.n	8002c34 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	210e      	movs	r1, #14
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	601a      	str	r2, [r3, #0]
 8002c32:	e00f      	b.n	8002c54 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2104      	movs	r1, #4
 8002c40:	438a      	bics	r2, r1
 8002c42:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	210a      	movs	r1, #10
 8002c50:	430a      	orrs	r2, r1
 8002c52:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2101      	movs	r1, #1
 8002c60:	430a      	orrs	r2, r1
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	e007      	b.n	8002c76 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2224      	movs	r2, #36	; 0x24
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002c6e:	2317      	movs	r3, #23
 8002c70:	18fb      	adds	r3, r7, r3
 8002c72:	2202      	movs	r2, #2
 8002c74:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8002c76:	2317      	movs	r3, #23
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	781b      	ldrb	r3, [r3, #0]
}
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	b006      	add	sp, #24
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c8c:	230f      	movs	r3, #15
 8002c8e:	18fb      	adds	r3, r7, r3
 8002c90:	2200      	movs	r2, #0
 8002c92:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2225      	movs	r2, #37	; 0x25
 8002c98:	5c9b      	ldrb	r3, [r3, r2]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d008      	beq.n	8002cb2 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2204      	movs	r2, #4
 8002ca4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2224      	movs	r2, #36	; 0x24
 8002caa:	2100      	movs	r1, #0
 8002cac:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e024      	b.n	8002cfc <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	210e      	movs	r1, #14
 8002cbe:	438a      	bics	r2, r1
 8002cc0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2101      	movs	r1, #1
 8002cce:	438a      	bics	r2, r1
 8002cd0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd6:	221c      	movs	r2, #28
 8002cd8:	401a      	ands	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	2101      	movs	r1, #1
 8002ce0:	4091      	lsls	r1, r2
 8002ce2:	000a      	movs	r2, r1
 8002ce4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2225      	movs	r2, #37	; 0x25
 8002cea:	2101      	movs	r1, #1
 8002cec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2224      	movs	r2, #36	; 0x24
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	5499      	strb	r1, [r3, r2]

    return status;
 8002cf6:	230f      	movs	r3, #15
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	781b      	ldrb	r3, [r3, #0]
  }
}
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	b004      	add	sp, #16
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d0c:	210f      	movs	r1, #15
 8002d0e:	187b      	adds	r3, r7, r1
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2225      	movs	r2, #37	; 0x25
 8002d18:	5c9b      	ldrb	r3, [r3, r2]
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d006      	beq.n	8002d2e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2204      	movs	r2, #4
 8002d24:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002d26:	187b      	adds	r3, r7, r1
 8002d28:	2201      	movs	r2, #1
 8002d2a:	701a      	strb	r2, [r3, #0]
 8002d2c:	e02a      	b.n	8002d84 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	210e      	movs	r1, #14
 8002d3a:	438a      	bics	r2, r1
 8002d3c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2101      	movs	r1, #1
 8002d4a:	438a      	bics	r2, r1
 8002d4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d52:	221c      	movs	r2, #28
 8002d54:	401a      	ands	r2, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	4091      	lsls	r1, r2
 8002d5e:	000a      	movs	r2, r1
 8002d60:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2225      	movs	r2, #37	; 0x25
 8002d66:	2101      	movs	r1, #1
 8002d68:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2224      	movs	r2, #36	; 0x24
 8002d6e:	2100      	movs	r1, #0
 8002d70:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d004      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	0010      	movs	r0, r2
 8002d82:	4798      	blx	r3
    }
  }
  return status;
 8002d84:	230f      	movs	r3, #15
 8002d86:	18fb      	adds	r3, r7, r3
 8002d88:	781b      	ldrb	r3, [r3, #0]
}
 8002d8a:	0018      	movs	r0, r3
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	b004      	add	sp, #16
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b084      	sub	sp, #16
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dae:	221c      	movs	r2, #28
 8002db0:	4013      	ands	r3, r2
 8002db2:	2204      	movs	r2, #4
 8002db4:	409a      	lsls	r2, r3
 8002db6:	0013      	movs	r3, r2
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4013      	ands	r3, r2
 8002dbc:	d026      	beq.n	8002e0c <HAL_DMA_IRQHandler+0x7a>
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2204      	movs	r2, #4
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	d022      	beq.n	8002e0c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2220      	movs	r2, #32
 8002dce:	4013      	ands	r3, r2
 8002dd0:	d107      	bne.n	8002de2 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2104      	movs	r1, #4
 8002dde:	438a      	bics	r2, r1
 8002de0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de6:	221c      	movs	r2, #28
 8002de8:	401a      	ands	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	2104      	movs	r1, #4
 8002df0:	4091      	lsls	r1, r2
 8002df2:	000a      	movs	r2, r1
 8002df4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d100      	bne.n	8002e00 <HAL_DMA_IRQHandler+0x6e>
 8002dfe:	e071      	b.n	8002ee4 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	0010      	movs	r0, r2
 8002e08:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8002e0a:	e06b      	b.n	8002ee4 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e10:	221c      	movs	r2, #28
 8002e12:	4013      	ands	r3, r2
 8002e14:	2202      	movs	r2, #2
 8002e16:	409a      	lsls	r2, r3
 8002e18:	0013      	movs	r3, r2
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d02d      	beq.n	8002e7c <HAL_DMA_IRQHandler+0xea>
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2202      	movs	r2, #2
 8002e24:	4013      	ands	r3, r2
 8002e26:	d029      	beq.n	8002e7c <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2220      	movs	r2, #32
 8002e30:	4013      	ands	r3, r2
 8002e32:	d10b      	bne.n	8002e4c <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	210a      	movs	r1, #10
 8002e40:	438a      	bics	r2, r1
 8002e42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2225      	movs	r2, #37	; 0x25
 8002e48:	2101      	movs	r1, #1
 8002e4a:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e50:	221c      	movs	r2, #28
 8002e52:	401a      	ands	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e58:	2102      	movs	r1, #2
 8002e5a:	4091      	lsls	r1, r2
 8002e5c:	000a      	movs	r2, r1
 8002e5e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2224      	movs	r2, #36	; 0x24
 8002e64:	2100      	movs	r1, #0
 8002e66:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d039      	beq.n	8002ee4 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	0010      	movs	r0, r2
 8002e78:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002e7a:	e033      	b.n	8002ee4 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e80:	221c      	movs	r2, #28
 8002e82:	4013      	ands	r3, r2
 8002e84:	2208      	movs	r2, #8
 8002e86:	409a      	lsls	r2, r3
 8002e88:	0013      	movs	r3, r2
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	d02a      	beq.n	8002ee6 <HAL_DMA_IRQHandler+0x154>
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2208      	movs	r2, #8
 8002e94:	4013      	ands	r3, r2
 8002e96:	d026      	beq.n	8002ee6 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	210e      	movs	r1, #14
 8002ea4:	438a      	bics	r2, r1
 8002ea6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eac:	221c      	movs	r2, #28
 8002eae:	401a      	ands	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	4091      	lsls	r1, r2
 8002eb8:	000a      	movs	r2, r1
 8002eba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2225      	movs	r2, #37	; 0x25
 8002ec6:	2101      	movs	r1, #1
 8002ec8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2224      	movs	r2, #36	; 0x24
 8002ece:	2100      	movs	r1, #0
 8002ed0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d005      	beq.n	8002ee6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	0010      	movs	r0, r2
 8002ee2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ee4:	46c0      	nop			; (mov r8, r8)
 8002ee6:	46c0      	nop			; (mov r8, r8)
}
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	b004      	add	sp, #16
 8002eec:	bd80      	pop	{r7, pc}

08002eee <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b084      	sub	sp, #16
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	60f8      	str	r0, [r7, #12]
 8002ef6:	60b9      	str	r1, [r7, #8]
 8002ef8:	607a      	str	r2, [r7, #4]
 8002efa:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f00:	221c      	movs	r2, #28
 8002f02:	401a      	ands	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f08:	2101      	movs	r1, #1
 8002f0a:	4091      	lsls	r1, r2
 8002f0c:	000a      	movs	r2, r1
 8002f0e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	2b10      	cmp	r3, #16
 8002f1e:	d108      	bne.n	8002f32 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f30:	e007      	b.n	8002f42 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	60da      	str	r2, [r3, #12]
}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b004      	add	sp, #16
 8002f48:	bd80      	pop	{r7, pc}
	...

08002f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002f62:	e14f      	b.n	8003204 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2101      	movs	r1, #1
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	4091      	lsls	r1, r2
 8002f6e:	000a      	movs	r2, r1
 8002f70:	4013      	ands	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d100      	bne.n	8002f7c <HAL_GPIO_Init+0x30>
 8002f7a:	e140      	b.n	80031fe <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2203      	movs	r2, #3
 8002f82:	4013      	ands	r3, r2
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d005      	beq.n	8002f94 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2203      	movs	r2, #3
 8002f8e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d130      	bne.n	8002ff6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	2203      	movs	r2, #3
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	0013      	movs	r3, r2
 8002fa4:	43da      	mvns	r2, r3
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	68da      	ldr	r2, [r3, #12]
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	409a      	lsls	r2, r3
 8002fb6:	0013      	movs	r3, r2
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	693a      	ldr	r2, [r7, #16]
 8002fc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fca:	2201      	movs	r2, #1
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	409a      	lsls	r2, r3
 8002fd0:	0013      	movs	r3, r2
 8002fd2:	43da      	mvns	r2, r3
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	091b      	lsrs	r3, r3, #4
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	401a      	ands	r2, r3
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	409a      	lsls	r2, r3
 8002fe8:	0013      	movs	r3, r2
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2203      	movs	r2, #3
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	d017      	beq.n	8003032 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	2203      	movs	r2, #3
 800300e:	409a      	lsls	r2, r3
 8003010:	0013      	movs	r3, r2
 8003012:	43da      	mvns	r2, r3
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	4013      	ands	r3, r2
 8003018:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	409a      	lsls	r2, r3
 8003024:	0013      	movs	r3, r2
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	4313      	orrs	r3, r2
 800302a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	2203      	movs	r2, #3
 8003038:	4013      	ands	r3, r2
 800303a:	2b02      	cmp	r3, #2
 800303c:	d123      	bne.n	8003086 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	08da      	lsrs	r2, r3, #3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	3208      	adds	r2, #8
 8003046:	0092      	lsls	r2, r2, #2
 8003048:	58d3      	ldr	r3, [r2, r3]
 800304a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	2207      	movs	r2, #7
 8003050:	4013      	ands	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	220f      	movs	r2, #15
 8003056:	409a      	lsls	r2, r3
 8003058:	0013      	movs	r3, r2
 800305a:	43da      	mvns	r2, r3
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	4013      	ands	r3, r2
 8003060:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	691a      	ldr	r2, [r3, #16]
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	2107      	movs	r1, #7
 800306a:	400b      	ands	r3, r1
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	409a      	lsls	r2, r3
 8003070:	0013      	movs	r3, r2
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	08da      	lsrs	r2, r3, #3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	3208      	adds	r2, #8
 8003080:	0092      	lsls	r2, r2, #2
 8003082:	6939      	ldr	r1, [r7, #16]
 8003084:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	2203      	movs	r2, #3
 8003092:	409a      	lsls	r2, r3
 8003094:	0013      	movs	r3, r2
 8003096:	43da      	mvns	r2, r3
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	4013      	ands	r3, r2
 800309c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2203      	movs	r2, #3
 80030a4:	401a      	ands	r2, r3
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	005b      	lsls	r3, r3, #1
 80030aa:	409a      	lsls	r2, r3
 80030ac:	0013      	movs	r3, r2
 80030ae:	693a      	ldr	r2, [r7, #16]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685a      	ldr	r2, [r3, #4]
 80030be:	23c0      	movs	r3, #192	; 0xc0
 80030c0:	029b      	lsls	r3, r3, #10
 80030c2:	4013      	ands	r3, r2
 80030c4:	d100      	bne.n	80030c8 <HAL_GPIO_Init+0x17c>
 80030c6:	e09a      	b.n	80031fe <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030c8:	4b54      	ldr	r3, [pc, #336]	; (800321c <HAL_GPIO_Init+0x2d0>)
 80030ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030cc:	4b53      	ldr	r3, [pc, #332]	; (800321c <HAL_GPIO_Init+0x2d0>)
 80030ce:	2101      	movs	r1, #1
 80030d0:	430a      	orrs	r2, r1
 80030d2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80030d4:	4a52      	ldr	r2, [pc, #328]	; (8003220 <HAL_GPIO_Init+0x2d4>)
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	089b      	lsrs	r3, r3, #2
 80030da:	3302      	adds	r3, #2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	589b      	ldr	r3, [r3, r2]
 80030e0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	2203      	movs	r2, #3
 80030e6:	4013      	ands	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	220f      	movs	r2, #15
 80030ec:	409a      	lsls	r2, r3
 80030ee:	0013      	movs	r3, r2
 80030f0:	43da      	mvns	r2, r3
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	4013      	ands	r3, r2
 80030f6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	23a0      	movs	r3, #160	; 0xa0
 80030fc:	05db      	lsls	r3, r3, #23
 80030fe:	429a      	cmp	r2, r3
 8003100:	d019      	beq.n	8003136 <HAL_GPIO_Init+0x1ea>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a47      	ldr	r2, [pc, #284]	; (8003224 <HAL_GPIO_Init+0x2d8>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d013      	beq.n	8003132 <HAL_GPIO_Init+0x1e6>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a46      	ldr	r2, [pc, #280]	; (8003228 <HAL_GPIO_Init+0x2dc>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d00d      	beq.n	800312e <HAL_GPIO_Init+0x1e2>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a45      	ldr	r2, [pc, #276]	; (800322c <HAL_GPIO_Init+0x2e0>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d007      	beq.n	800312a <HAL_GPIO_Init+0x1de>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a44      	ldr	r2, [pc, #272]	; (8003230 <HAL_GPIO_Init+0x2e4>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d101      	bne.n	8003126 <HAL_GPIO_Init+0x1da>
 8003122:	2305      	movs	r3, #5
 8003124:	e008      	b.n	8003138 <HAL_GPIO_Init+0x1ec>
 8003126:	2306      	movs	r3, #6
 8003128:	e006      	b.n	8003138 <HAL_GPIO_Init+0x1ec>
 800312a:	2303      	movs	r3, #3
 800312c:	e004      	b.n	8003138 <HAL_GPIO_Init+0x1ec>
 800312e:	2302      	movs	r3, #2
 8003130:	e002      	b.n	8003138 <HAL_GPIO_Init+0x1ec>
 8003132:	2301      	movs	r3, #1
 8003134:	e000      	b.n	8003138 <HAL_GPIO_Init+0x1ec>
 8003136:	2300      	movs	r3, #0
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	2103      	movs	r1, #3
 800313c:	400a      	ands	r2, r1
 800313e:	0092      	lsls	r2, r2, #2
 8003140:	4093      	lsls	r3, r2
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	4313      	orrs	r3, r2
 8003146:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003148:	4935      	ldr	r1, [pc, #212]	; (8003220 <HAL_GPIO_Init+0x2d4>)
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	089b      	lsrs	r3, r3, #2
 800314e:	3302      	adds	r3, #2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003156:	4b37      	ldr	r3, [pc, #220]	; (8003234 <HAL_GPIO_Init+0x2e8>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	43da      	mvns	r2, r3
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	4013      	ands	r3, r2
 8003164:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	2380      	movs	r3, #128	; 0x80
 800316c:	035b      	lsls	r3, r3, #13
 800316e:	4013      	ands	r3, r2
 8003170:	d003      	beq.n	800317a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	4313      	orrs	r3, r2
 8003178:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800317a:	4b2e      	ldr	r3, [pc, #184]	; (8003234 <HAL_GPIO_Init+0x2e8>)
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003180:	4b2c      	ldr	r3, [pc, #176]	; (8003234 <HAL_GPIO_Init+0x2e8>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	43da      	mvns	r2, r3
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	4013      	ands	r3, r2
 800318e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	2380      	movs	r3, #128	; 0x80
 8003196:	039b      	lsls	r3, r3, #14
 8003198:	4013      	ands	r3, r2
 800319a:	d003      	beq.n	80031a4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80031a4:	4b23      	ldr	r3, [pc, #140]	; (8003234 <HAL_GPIO_Init+0x2e8>)
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80031aa:	4b22      	ldr	r3, [pc, #136]	; (8003234 <HAL_GPIO_Init+0x2e8>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	43da      	mvns	r2, r3
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	4013      	ands	r3, r2
 80031b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	2380      	movs	r3, #128	; 0x80
 80031c0:	029b      	lsls	r3, r3, #10
 80031c2:	4013      	ands	r3, r2
 80031c4:	d003      	beq.n	80031ce <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80031ce:	4b19      	ldr	r3, [pc, #100]	; (8003234 <HAL_GPIO_Init+0x2e8>)
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031d4:	4b17      	ldr	r3, [pc, #92]	; (8003234 <HAL_GPIO_Init+0x2e8>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	43da      	mvns	r2, r3
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4013      	ands	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	2380      	movs	r3, #128	; 0x80
 80031ea:	025b      	lsls	r3, r3, #9
 80031ec:	4013      	ands	r3, r2
 80031ee:	d003      	beq.n	80031f8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	4313      	orrs	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80031f8:	4b0e      	ldr	r3, [pc, #56]	; (8003234 <HAL_GPIO_Init+0x2e8>)
 80031fa:	693a      	ldr	r2, [r7, #16]
 80031fc:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	3301      	adds	r3, #1
 8003202:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	40da      	lsrs	r2, r3
 800320c:	1e13      	subs	r3, r2, #0
 800320e:	d000      	beq.n	8003212 <HAL_GPIO_Init+0x2c6>
 8003210:	e6a8      	b.n	8002f64 <HAL_GPIO_Init+0x18>
  }
}
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	46c0      	nop			; (mov r8, r8)
 8003216:	46bd      	mov	sp, r7
 8003218:	b006      	add	sp, #24
 800321a:	bd80      	pop	{r7, pc}
 800321c:	40021000 	.word	0x40021000
 8003220:	40010000 	.word	0x40010000
 8003224:	50000400 	.word	0x50000400
 8003228:	50000800 	.word	0x50000800
 800322c:	50000c00 	.word	0x50000c00
 8003230:	50001c00 	.word	0x50001c00
 8003234:	40010400 	.word	0x40010400

08003238 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	0008      	movs	r0, r1
 8003242:	0011      	movs	r1, r2
 8003244:	1cbb      	adds	r3, r7, #2
 8003246:	1c02      	adds	r2, r0, #0
 8003248:	801a      	strh	r2, [r3, #0]
 800324a:	1c7b      	adds	r3, r7, #1
 800324c:	1c0a      	adds	r2, r1, #0
 800324e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003250:	1c7b      	adds	r3, r7, #1
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d004      	beq.n	8003262 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003258:	1cbb      	adds	r3, r7, #2
 800325a:	881a      	ldrh	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003260:	e003      	b.n	800326a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003262:	1cbb      	adds	r3, r7, #2
 8003264:	881a      	ldrh	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	629a      	str	r2, [r3, #40]	; 0x28
}
 800326a:	46c0      	nop			; (mov r8, r8)
 800326c:	46bd      	mov	sp, r7
 800326e:	b002      	add	sp, #8
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	0002      	movs	r2, r0
 800327c:	1dbb      	adds	r3, r7, #6
 800327e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003280:	4b09      	ldr	r3, [pc, #36]	; (80032a8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003282:	695b      	ldr	r3, [r3, #20]
 8003284:	1dba      	adds	r2, r7, #6
 8003286:	8812      	ldrh	r2, [r2, #0]
 8003288:	4013      	ands	r3, r2
 800328a:	d008      	beq.n	800329e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800328c:	4b06      	ldr	r3, [pc, #24]	; (80032a8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800328e:	1dba      	adds	r2, r7, #6
 8003290:	8812      	ldrh	r2, [r2, #0]
 8003292:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003294:	1dbb      	adds	r3, r7, #6
 8003296:	881b      	ldrh	r3, [r3, #0]
 8003298:	0018      	movs	r0, r3
 800329a:	f7fd f949 	bl	8000530 <HAL_GPIO_EXTI_Callback>
  }
}
 800329e:	46c0      	nop			; (mov r8, r8)
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b002      	add	sp, #8
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	46c0      	nop			; (mov r8, r8)
 80032a8:	40010400 	.word	0x40010400

080032ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e082      	b.n	80033c4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2241      	movs	r2, #65	; 0x41
 80032c2:	5c9b      	ldrb	r3, [r3, r2]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d107      	bne.n	80032da <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2240      	movs	r2, #64	; 0x40
 80032ce:	2100      	movs	r1, #0
 80032d0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	0018      	movs	r0, r3
 80032d6:	f7fe f803 	bl	80012e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2241      	movs	r2, #65	; 0x41
 80032de:	2124      	movs	r1, #36	; 0x24
 80032e0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2101      	movs	r1, #1
 80032ee:	438a      	bics	r2, r1
 80032f0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4934      	ldr	r1, [pc, #208]	; (80033cc <HAL_I2C_Init+0x120>)
 80032fc:	400a      	ands	r2, r1
 80032fe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4931      	ldr	r1, [pc, #196]	; (80033d0 <HAL_I2C_Init+0x124>)
 800330c:	400a      	ands	r2, r1
 800330e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d108      	bne.n	800332a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2180      	movs	r1, #128	; 0x80
 8003322:	0209      	lsls	r1, r1, #8
 8003324:	430a      	orrs	r2, r1
 8003326:	609a      	str	r2, [r3, #8]
 8003328:	e007      	b.n	800333a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2184      	movs	r1, #132	; 0x84
 8003334:	0209      	lsls	r1, r1, #8
 8003336:	430a      	orrs	r2, r1
 8003338:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	2b02      	cmp	r3, #2
 8003340:	d104      	bne.n	800334c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2280      	movs	r2, #128	; 0x80
 8003348:	0112      	lsls	r2, r2, #4
 800334a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	491f      	ldr	r1, [pc, #124]	; (80033d4 <HAL_I2C_Init+0x128>)
 8003358:	430a      	orrs	r2, r1
 800335a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	68da      	ldr	r2, [r3, #12]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	491a      	ldr	r1, [pc, #104]	; (80033d0 <HAL_I2C_Init+0x124>)
 8003368:	400a      	ands	r2, r1
 800336a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	691a      	ldr	r2, [r3, #16]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	431a      	orrs	r2, r3
 8003376:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69d9      	ldr	r1, [r3, #28]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1a      	ldr	r2, [r3, #32]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	430a      	orrs	r2, r1
 8003394:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2101      	movs	r1, #1
 80033a2:	430a      	orrs	r2, r1
 80033a4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2241      	movs	r2, #65	; 0x41
 80033b0:	2120      	movs	r1, #32
 80033b2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2242      	movs	r2, #66	; 0x42
 80033be:	2100      	movs	r1, #0
 80033c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	0018      	movs	r0, r3
 80033c6:	46bd      	mov	sp, r7
 80033c8:	b002      	add	sp, #8
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	f0ffffff 	.word	0xf0ffffff
 80033d0:	ffff7fff 	.word	0xffff7fff
 80033d4:	02008000 	.word	0x02008000

080033d8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80033d8:	b590      	push	{r4, r7, lr}
 80033da:	b089      	sub	sp, #36	; 0x24
 80033dc:	af02      	add	r7, sp, #8
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	0008      	movs	r0, r1
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	0019      	movs	r1, r3
 80033e6:	230a      	movs	r3, #10
 80033e8:	18fb      	adds	r3, r7, r3
 80033ea:	1c02      	adds	r2, r0, #0
 80033ec:	801a      	strh	r2, [r3, #0]
 80033ee:	2308      	movs	r3, #8
 80033f0:	18fb      	adds	r3, r7, r3
 80033f2:	1c0a      	adds	r2, r1, #0
 80033f4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2241      	movs	r2, #65	; 0x41
 80033fa:	5c9b      	ldrb	r3, [r3, r2]
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b20      	cmp	r3, #32
 8003400:	d000      	beq.n	8003404 <HAL_I2C_Master_Transmit+0x2c>
 8003402:	e0e7      	b.n	80035d4 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2240      	movs	r2, #64	; 0x40
 8003408:	5c9b      	ldrb	r3, [r3, r2]
 800340a:	2b01      	cmp	r3, #1
 800340c:	d101      	bne.n	8003412 <HAL_I2C_Master_Transmit+0x3a>
 800340e:	2302      	movs	r3, #2
 8003410:	e0e1      	b.n	80035d6 <HAL_I2C_Master_Transmit+0x1fe>
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2240      	movs	r2, #64	; 0x40
 8003416:	2101      	movs	r1, #1
 8003418:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800341a:	f7fe fd51 	bl	8001ec0 <HAL_GetTick>
 800341e:	0003      	movs	r3, r0
 8003420:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003422:	2380      	movs	r3, #128	; 0x80
 8003424:	0219      	lsls	r1, r3, #8
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	9300      	str	r3, [sp, #0]
 800342c:	2319      	movs	r3, #25
 800342e:	2201      	movs	r2, #1
 8003430:	f000 fa04 	bl	800383c <I2C_WaitOnFlagUntilTimeout>
 8003434:	1e03      	subs	r3, r0, #0
 8003436:	d001      	beq.n	800343c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e0cc      	b.n	80035d6 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2241      	movs	r2, #65	; 0x41
 8003440:	2121      	movs	r1, #33	; 0x21
 8003442:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2242      	movs	r2, #66	; 0x42
 8003448:	2110      	movs	r1, #16
 800344a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2208      	movs	r2, #8
 800345c:	18ba      	adds	r2, r7, r2
 800345e:	8812      	ldrh	r2, [r2, #0]
 8003460:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2200      	movs	r2, #0
 8003466:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346c:	b29b      	uxth	r3, r3
 800346e:	2bff      	cmp	r3, #255	; 0xff
 8003470:	d911      	bls.n	8003496 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	22ff      	movs	r2, #255	; 0xff
 8003476:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800347c:	b2da      	uxtb	r2, r3
 800347e:	2380      	movs	r3, #128	; 0x80
 8003480:	045c      	lsls	r4, r3, #17
 8003482:	230a      	movs	r3, #10
 8003484:	18fb      	adds	r3, r7, r3
 8003486:	8819      	ldrh	r1, [r3, #0]
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	4b55      	ldr	r3, [pc, #340]	; (80035e0 <HAL_I2C_Master_Transmit+0x208>)
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	0023      	movs	r3, r4
 8003490:	f000 fc2e 	bl	8003cf0 <I2C_TransferConfig>
 8003494:	e075      	b.n	8003582 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a4:	b2da      	uxtb	r2, r3
 80034a6:	2380      	movs	r3, #128	; 0x80
 80034a8:	049c      	lsls	r4, r3, #18
 80034aa:	230a      	movs	r3, #10
 80034ac:	18fb      	adds	r3, r7, r3
 80034ae:	8819      	ldrh	r1, [r3, #0]
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	4b4b      	ldr	r3, [pc, #300]	; (80035e0 <HAL_I2C_Master_Transmit+0x208>)
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	0023      	movs	r3, r4
 80034b8:	f000 fc1a 	bl	8003cf0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80034bc:	e061      	b.n	8003582 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	0018      	movs	r0, r3
 80034c6:	f000 fa07 	bl	80038d8 <I2C_WaitOnTXISFlagUntilTimeout>
 80034ca:	1e03      	subs	r3, r0, #0
 80034cc:	d001      	beq.n	80034d2 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e081      	b.n	80035d6 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d6:	781a      	ldrb	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e2:	1c5a      	adds	r2, r3, #1
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	3b01      	subs	r3, #1
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034fa:	3b01      	subs	r3, #1
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003506:	b29b      	uxth	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d03a      	beq.n	8003582 <HAL_I2C_Master_Transmit+0x1aa>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003510:	2b00      	cmp	r3, #0
 8003512:	d136      	bne.n	8003582 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003514:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	9300      	str	r3, [sp, #0]
 800351c:	0013      	movs	r3, r2
 800351e:	2200      	movs	r2, #0
 8003520:	2180      	movs	r1, #128	; 0x80
 8003522:	f000 f98b 	bl	800383c <I2C_WaitOnFlagUntilTimeout>
 8003526:	1e03      	subs	r3, r0, #0
 8003528:	d001      	beq.n	800352e <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e053      	b.n	80035d6 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003532:	b29b      	uxth	r3, r3
 8003534:	2bff      	cmp	r3, #255	; 0xff
 8003536:	d911      	bls.n	800355c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	22ff      	movs	r2, #255	; 0xff
 800353c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003542:	b2da      	uxtb	r2, r3
 8003544:	2380      	movs	r3, #128	; 0x80
 8003546:	045c      	lsls	r4, r3, #17
 8003548:	230a      	movs	r3, #10
 800354a:	18fb      	adds	r3, r7, r3
 800354c:	8819      	ldrh	r1, [r3, #0]
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	2300      	movs	r3, #0
 8003552:	9300      	str	r3, [sp, #0]
 8003554:	0023      	movs	r3, r4
 8003556:	f000 fbcb 	bl	8003cf0 <I2C_TransferConfig>
 800355a:	e012      	b.n	8003582 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003560:	b29a      	uxth	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800356a:	b2da      	uxtb	r2, r3
 800356c:	2380      	movs	r3, #128	; 0x80
 800356e:	049c      	lsls	r4, r3, #18
 8003570:	230a      	movs	r3, #10
 8003572:	18fb      	adds	r3, r7, r3
 8003574:	8819      	ldrh	r1, [r3, #0]
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	2300      	movs	r3, #0
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	0023      	movs	r3, r4
 800357e:	f000 fbb7 	bl	8003cf0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003586:	b29b      	uxth	r3, r3
 8003588:	2b00      	cmp	r3, #0
 800358a:	d198      	bne.n	80034be <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800358c:	697a      	ldr	r2, [r7, #20]
 800358e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	0018      	movs	r0, r3
 8003594:	f000 f9e6 	bl	8003964 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003598:	1e03      	subs	r3, r0, #0
 800359a:	d001      	beq.n	80035a0 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e01a      	b.n	80035d6 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2220      	movs	r2, #32
 80035a6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	490c      	ldr	r1, [pc, #48]	; (80035e4 <HAL_I2C_Master_Transmit+0x20c>)
 80035b4:	400a      	ands	r2, r1
 80035b6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2241      	movs	r2, #65	; 0x41
 80035bc:	2120      	movs	r1, #32
 80035be:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2242      	movs	r2, #66	; 0x42
 80035c4:	2100      	movs	r1, #0
 80035c6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2240      	movs	r2, #64	; 0x40
 80035cc:	2100      	movs	r1, #0
 80035ce:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80035d0:	2300      	movs	r3, #0
 80035d2:	e000      	b.n	80035d6 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80035d4:	2302      	movs	r3, #2
  }
}
 80035d6:	0018      	movs	r0, r3
 80035d8:	46bd      	mov	sp, r7
 80035da:	b007      	add	sp, #28
 80035dc:	bd90      	pop	{r4, r7, pc}
 80035de:	46c0      	nop			; (mov r8, r8)
 80035e0:	80002000 	.word	0x80002000
 80035e4:	fe00e800 	.word	0xfe00e800

080035e8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80035e8:	b590      	push	{r4, r7, lr}
 80035ea:	b089      	sub	sp, #36	; 0x24
 80035ec:	af02      	add	r7, sp, #8
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	0008      	movs	r0, r1
 80035f2:	607a      	str	r2, [r7, #4]
 80035f4:	0019      	movs	r1, r3
 80035f6:	230a      	movs	r3, #10
 80035f8:	18fb      	adds	r3, r7, r3
 80035fa:	1c02      	adds	r2, r0, #0
 80035fc:	801a      	strh	r2, [r3, #0]
 80035fe:	2308      	movs	r3, #8
 8003600:	18fb      	adds	r3, r7, r3
 8003602:	1c0a      	adds	r2, r1, #0
 8003604:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2241      	movs	r2, #65	; 0x41
 800360a:	5c9b      	ldrb	r3, [r3, r2]
 800360c:	b2db      	uxtb	r3, r3
 800360e:	2b20      	cmp	r3, #32
 8003610:	d000      	beq.n	8003614 <HAL_I2C_Master_Receive+0x2c>
 8003612:	e0e8      	b.n	80037e6 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2240      	movs	r2, #64	; 0x40
 8003618:	5c9b      	ldrb	r3, [r3, r2]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d101      	bne.n	8003622 <HAL_I2C_Master_Receive+0x3a>
 800361e:	2302      	movs	r3, #2
 8003620:	e0e2      	b.n	80037e8 <HAL_I2C_Master_Receive+0x200>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2240      	movs	r2, #64	; 0x40
 8003626:	2101      	movs	r1, #1
 8003628:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800362a:	f7fe fc49 	bl	8001ec0 <HAL_GetTick>
 800362e:	0003      	movs	r3, r0
 8003630:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003632:	2380      	movs	r3, #128	; 0x80
 8003634:	0219      	lsls	r1, r3, #8
 8003636:	68f8      	ldr	r0, [r7, #12]
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	2319      	movs	r3, #25
 800363e:	2201      	movs	r2, #1
 8003640:	f000 f8fc 	bl	800383c <I2C_WaitOnFlagUntilTimeout>
 8003644:	1e03      	subs	r3, r0, #0
 8003646:	d001      	beq.n	800364c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e0cd      	b.n	80037e8 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2241      	movs	r2, #65	; 0x41
 8003650:	2122      	movs	r1, #34	; 0x22
 8003652:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2242      	movs	r2, #66	; 0x42
 8003658:	2110      	movs	r1, #16
 800365a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2208      	movs	r2, #8
 800366c:	18ba      	adds	r2, r7, r2
 800366e:	8812      	ldrh	r2, [r2, #0]
 8003670:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800367c:	b29b      	uxth	r3, r3
 800367e:	2bff      	cmp	r3, #255	; 0xff
 8003680:	d911      	bls.n	80036a6 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	22ff      	movs	r2, #255	; 0xff
 8003686:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800368c:	b2da      	uxtb	r2, r3
 800368e:	2380      	movs	r3, #128	; 0x80
 8003690:	045c      	lsls	r4, r3, #17
 8003692:	230a      	movs	r3, #10
 8003694:	18fb      	adds	r3, r7, r3
 8003696:	8819      	ldrh	r1, [r3, #0]
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	4b55      	ldr	r3, [pc, #340]	; (80037f0 <HAL_I2C_Master_Receive+0x208>)
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	0023      	movs	r3, r4
 80036a0:	f000 fb26 	bl	8003cf0 <I2C_TransferConfig>
 80036a4:	e076      	b.n	8003794 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b4:	b2da      	uxtb	r2, r3
 80036b6:	2380      	movs	r3, #128	; 0x80
 80036b8:	049c      	lsls	r4, r3, #18
 80036ba:	230a      	movs	r3, #10
 80036bc:	18fb      	adds	r3, r7, r3
 80036be:	8819      	ldrh	r1, [r3, #0]
 80036c0:	68f8      	ldr	r0, [r7, #12]
 80036c2:	4b4b      	ldr	r3, [pc, #300]	; (80037f0 <HAL_I2C_Master_Receive+0x208>)
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	0023      	movs	r3, r4
 80036c8:	f000 fb12 	bl	8003cf0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80036cc:	e062      	b.n	8003794 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	0018      	movs	r0, r3
 80036d6:	f000 f989 	bl	80039ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80036da:	1e03      	subs	r3, r0, #0
 80036dc:	d001      	beq.n	80036e2 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e082      	b.n	80037e8 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ec:	b2d2      	uxtb	r2, r2
 80036ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036fe:	3b01      	subs	r3, #1
 8003700:	b29a      	uxth	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800370a:	b29b      	uxth	r3, r3
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003718:	b29b      	uxth	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d03a      	beq.n	8003794 <HAL_I2C_Master_Receive+0x1ac>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003722:	2b00      	cmp	r3, #0
 8003724:	d136      	bne.n	8003794 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003726:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	0013      	movs	r3, r2
 8003730:	2200      	movs	r2, #0
 8003732:	2180      	movs	r1, #128	; 0x80
 8003734:	f000 f882 	bl	800383c <I2C_WaitOnFlagUntilTimeout>
 8003738:	1e03      	subs	r3, r0, #0
 800373a:	d001      	beq.n	8003740 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e053      	b.n	80037e8 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003744:	b29b      	uxth	r3, r3
 8003746:	2bff      	cmp	r3, #255	; 0xff
 8003748:	d911      	bls.n	800376e <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	22ff      	movs	r2, #255	; 0xff
 800374e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003754:	b2da      	uxtb	r2, r3
 8003756:	2380      	movs	r3, #128	; 0x80
 8003758:	045c      	lsls	r4, r3, #17
 800375a:	230a      	movs	r3, #10
 800375c:	18fb      	adds	r3, r7, r3
 800375e:	8819      	ldrh	r1, [r3, #0]
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	2300      	movs	r3, #0
 8003764:	9300      	str	r3, [sp, #0]
 8003766:	0023      	movs	r3, r4
 8003768:	f000 fac2 	bl	8003cf0 <I2C_TransferConfig>
 800376c:	e012      	b.n	8003794 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003772:	b29a      	uxth	r2, r3
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377c:	b2da      	uxtb	r2, r3
 800377e:	2380      	movs	r3, #128	; 0x80
 8003780:	049c      	lsls	r4, r3, #18
 8003782:	230a      	movs	r3, #10
 8003784:	18fb      	adds	r3, r7, r3
 8003786:	8819      	ldrh	r1, [r3, #0]
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	2300      	movs	r3, #0
 800378c:	9300      	str	r3, [sp, #0]
 800378e:	0023      	movs	r3, r4
 8003790:	f000 faae 	bl	8003cf0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003798:	b29b      	uxth	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d197      	bne.n	80036ce <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	0018      	movs	r0, r3
 80037a6:	f000 f8dd 	bl	8003964 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037aa:	1e03      	subs	r3, r0, #0
 80037ac:	d001      	beq.n	80037b2 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e01a      	b.n	80037e8 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2220      	movs	r2, #32
 80037b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	490b      	ldr	r1, [pc, #44]	; (80037f4 <HAL_I2C_Master_Receive+0x20c>)
 80037c6:	400a      	ands	r2, r1
 80037c8:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2241      	movs	r2, #65	; 0x41
 80037ce:	2120      	movs	r1, #32
 80037d0:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2242      	movs	r2, #66	; 0x42
 80037d6:	2100      	movs	r1, #0
 80037d8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2240      	movs	r2, #64	; 0x40
 80037de:	2100      	movs	r1, #0
 80037e0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80037e2:	2300      	movs	r3, #0
 80037e4:	e000      	b.n	80037e8 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80037e6:	2302      	movs	r3, #2
  }
}
 80037e8:	0018      	movs	r0, r3
 80037ea:	46bd      	mov	sp, r7
 80037ec:	b007      	add	sp, #28
 80037ee:	bd90      	pop	{r4, r7, pc}
 80037f0:	80002400 	.word	0x80002400
 80037f4:	fe00e800 	.word	0xfe00e800

080037f8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	699b      	ldr	r3, [r3, #24]
 8003806:	2202      	movs	r2, #2
 8003808:	4013      	ands	r3, r2
 800380a:	2b02      	cmp	r3, #2
 800380c:	d103      	bne.n	8003816 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2200      	movs	r2, #0
 8003814:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	2201      	movs	r2, #1
 800381e:	4013      	ands	r3, r2
 8003820:	2b01      	cmp	r3, #1
 8003822:	d007      	beq.n	8003834 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2101      	movs	r1, #1
 8003830:	430a      	orrs	r2, r1
 8003832:	619a      	str	r2, [r3, #24]
  }
}
 8003834:	46c0      	nop			; (mov r8, r8)
 8003836:	46bd      	mov	sp, r7
 8003838:	b002      	add	sp, #8
 800383a:	bd80      	pop	{r7, pc}

0800383c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	603b      	str	r3, [r7, #0]
 8003848:	1dfb      	adds	r3, r7, #7
 800384a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800384c:	e030      	b.n	80038b0 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	3301      	adds	r3, #1
 8003852:	d02d      	beq.n	80038b0 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003854:	f7fe fb34 	bl	8001ec0 <HAL_GetTick>
 8003858:	0002      	movs	r2, r0
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	429a      	cmp	r2, r3
 8003862:	d302      	bcc.n	800386a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d122      	bne.n	80038b0 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	4013      	ands	r3, r2
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	425a      	negs	r2, r3
 800387a:	4153      	adcs	r3, r2
 800387c:	b2db      	uxtb	r3, r3
 800387e:	001a      	movs	r2, r3
 8003880:	1dfb      	adds	r3, r7, #7
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	429a      	cmp	r2, r3
 8003886:	d113      	bne.n	80038b0 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388c:	2220      	movs	r2, #32
 800388e:	431a      	orrs	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2241      	movs	r2, #65	; 0x41
 8003898:	2120      	movs	r1, #32
 800389a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2242      	movs	r2, #66	; 0x42
 80038a0:	2100      	movs	r1, #0
 80038a2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2240      	movs	r2, #64	; 0x40
 80038a8:	2100      	movs	r1, #0
 80038aa:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e00f      	b.n	80038d0 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	68ba      	ldr	r2, [r7, #8]
 80038b8:	4013      	ands	r3, r2
 80038ba:	68ba      	ldr	r2, [r7, #8]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	425a      	negs	r2, r3
 80038c0:	4153      	adcs	r3, r2
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	001a      	movs	r2, r3
 80038c6:	1dfb      	adds	r3, r7, #7
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d0bf      	beq.n	800384e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	0018      	movs	r0, r3
 80038d2:	46bd      	mov	sp, r7
 80038d4:	b004      	add	sp, #16
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038e4:	e032      	b.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	68b9      	ldr	r1, [r7, #8]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	0018      	movs	r0, r3
 80038ee:	f000 f8ff 	bl	8003af0 <I2C_IsErrorOccurred>
 80038f2:	1e03      	subs	r3, r0, #0
 80038f4:	d001      	beq.n	80038fa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e030      	b.n	800395c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	3301      	adds	r3, #1
 80038fe:	d025      	beq.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003900:	f7fe fade 	bl	8001ec0 <HAL_GetTick>
 8003904:	0002      	movs	r2, r0
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	429a      	cmp	r2, r3
 800390e:	d302      	bcc.n	8003916 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d11a      	bne.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	2202      	movs	r2, #2
 800391e:	4013      	ands	r3, r2
 8003920:	2b02      	cmp	r3, #2
 8003922:	d013      	beq.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003928:	2220      	movs	r2, #32
 800392a:	431a      	orrs	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2241      	movs	r2, #65	; 0x41
 8003934:	2120      	movs	r1, #32
 8003936:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2242      	movs	r2, #66	; 0x42
 800393c:	2100      	movs	r1, #0
 800393e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2240      	movs	r2, #64	; 0x40
 8003944:	2100      	movs	r1, #0
 8003946:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e007      	b.n	800395c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	2202      	movs	r2, #2
 8003954:	4013      	ands	r3, r2
 8003956:	2b02      	cmp	r3, #2
 8003958:	d1c5      	bne.n	80038e6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	0018      	movs	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	b004      	add	sp, #16
 8003962:	bd80      	pop	{r7, pc}

08003964 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003970:	e02f      	b.n	80039d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	0018      	movs	r0, r3
 800397a:	f000 f8b9 	bl	8003af0 <I2C_IsErrorOccurred>
 800397e:	1e03      	subs	r3, r0, #0
 8003980:	d001      	beq.n	8003986 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e02d      	b.n	80039e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003986:	f7fe fa9b 	bl	8001ec0 <HAL_GetTick>
 800398a:	0002      	movs	r2, r0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	429a      	cmp	r2, r3
 8003994:	d302      	bcc.n	800399c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d11a      	bne.n	80039d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	2220      	movs	r2, #32
 80039a4:	4013      	ands	r3, r2
 80039a6:	2b20      	cmp	r3, #32
 80039a8:	d013      	beq.n	80039d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ae:	2220      	movs	r2, #32
 80039b0:	431a      	orrs	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2241      	movs	r2, #65	; 0x41
 80039ba:	2120      	movs	r1, #32
 80039bc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2242      	movs	r2, #66	; 0x42
 80039c2:	2100      	movs	r1, #0
 80039c4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2240      	movs	r2, #64	; 0x40
 80039ca:	2100      	movs	r1, #0
 80039cc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e007      	b.n	80039e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	699b      	ldr	r3, [r3, #24]
 80039d8:	2220      	movs	r2, #32
 80039da:	4013      	ands	r3, r2
 80039dc:	2b20      	cmp	r3, #32
 80039de:	d1c8      	bne.n	8003972 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	0018      	movs	r0, r3
 80039e4:	46bd      	mov	sp, r7
 80039e6:	b004      	add	sp, #16
 80039e8:	bd80      	pop	{r7, pc}
	...

080039ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039f8:	e06b      	b.n	8003ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	68b9      	ldr	r1, [r7, #8]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	0018      	movs	r0, r3
 8003a02:	f000 f875 	bl	8003af0 <I2C_IsErrorOccurred>
 8003a06:	1e03      	subs	r3, r0, #0
 8003a08:	d001      	beq.n	8003a0e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e069      	b.n	8003ae2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	2220      	movs	r2, #32
 8003a16:	4013      	ands	r3, r2
 8003a18:	2b20      	cmp	r3, #32
 8003a1a:	d138      	bne.n	8003a8e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	2204      	movs	r2, #4
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b04      	cmp	r3, #4
 8003a28:	d105      	bne.n	8003a36 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003a32:	2300      	movs	r3, #0
 8003a34:	e055      	b.n	8003ae2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	699b      	ldr	r3, [r3, #24]
 8003a3c:	2210      	movs	r2, #16
 8003a3e:	4013      	ands	r3, r2
 8003a40:	2b10      	cmp	r3, #16
 8003a42:	d107      	bne.n	8003a54 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2210      	movs	r2, #16
 8003a4a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2204      	movs	r2, #4
 8003a50:	645a      	str	r2, [r3, #68]	; 0x44
 8003a52:	e002      	b.n	8003a5a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	491f      	ldr	r1, [pc, #124]	; (8003aec <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8003a6e:	400a      	ands	r2, r1
 8003a70:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2241      	movs	r2, #65	; 0x41
 8003a76:	2120      	movs	r1, #32
 8003a78:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2242      	movs	r2, #66	; 0x42
 8003a7e:	2100      	movs	r1, #0
 8003a80:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2240      	movs	r2, #64	; 0x40
 8003a86:	2100      	movs	r1, #0
 8003a88:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e029      	b.n	8003ae2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a8e:	f7fe fa17 	bl	8001ec0 <HAL_GetTick>
 8003a92:	0002      	movs	r2, r0
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	68ba      	ldr	r2, [r7, #8]
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d302      	bcc.n	8003aa4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d116      	bne.n	8003ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	2204      	movs	r2, #4
 8003aac:	4013      	ands	r3, r2
 8003aae:	2b04      	cmp	r3, #4
 8003ab0:	d00f      	beq.n	8003ad2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab6:	2220      	movs	r2, #32
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2241      	movs	r2, #65	; 0x41
 8003ac2:	2120      	movs	r1, #32
 8003ac4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2240      	movs	r2, #64	; 0x40
 8003aca:	2100      	movs	r1, #0
 8003acc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e007      	b.n	8003ae2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	2204      	movs	r2, #4
 8003ada:	4013      	ands	r3, r2
 8003adc:	2b04      	cmp	r3, #4
 8003ade:	d18c      	bne.n	80039fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	b004      	add	sp, #16
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	46c0      	nop			; (mov r8, r8)
 8003aec:	fe00e800 	.word	0xfe00e800

08003af0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003af0:	b590      	push	{r4, r7, lr}
 8003af2:	b08b      	sub	sp, #44	; 0x2c
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003afc:	2327      	movs	r3, #39	; 0x27
 8003afe:	18fb      	adds	r3, r7, r3
 8003b00:	2200      	movs	r2, #0
 8003b02:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	2210      	movs	r2, #16
 8003b18:	4013      	ands	r3, r2
 8003b1a:	d100      	bne.n	8003b1e <I2C_IsErrorOccurred+0x2e>
 8003b1c:	e082      	b.n	8003c24 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2210      	movs	r2, #16
 8003b24:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b26:	e060      	b.n	8003bea <I2C_IsErrorOccurred+0xfa>
 8003b28:	2427      	movs	r4, #39	; 0x27
 8003b2a:	193b      	adds	r3, r7, r4
 8003b2c:	193a      	adds	r2, r7, r4
 8003b2e:	7812      	ldrb	r2, [r2, #0]
 8003b30:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	3301      	adds	r3, #1
 8003b36:	d058      	beq.n	8003bea <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b38:	f7fe f9c2 	bl	8001ec0 <HAL_GetTick>
 8003b3c:	0002      	movs	r2, r0
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d306      	bcc.n	8003b56 <I2C_IsErrorOccurred+0x66>
 8003b48:	193b      	adds	r3, r7, r4
 8003b4a:	193a      	adds	r2, r7, r4
 8003b4c:	7812      	ldrb	r2, [r2, #0]
 8003b4e:	701a      	strb	r2, [r3, #0]
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d149      	bne.n	8003bea <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	2380      	movs	r3, #128	; 0x80
 8003b5e:	01db      	lsls	r3, r3, #7
 8003b60:	4013      	ands	r3, r2
 8003b62:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003b64:	2013      	movs	r0, #19
 8003b66:	183b      	adds	r3, r7, r0
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	2142      	movs	r1, #66	; 0x42
 8003b6c:	5c52      	ldrb	r2, [r2, r1]
 8003b6e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699a      	ldr	r2, [r3, #24]
 8003b76:	2380      	movs	r3, #128	; 0x80
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	401a      	ands	r2, r3
 8003b7c:	2380      	movs	r3, #128	; 0x80
 8003b7e:	021b      	lsls	r3, r3, #8
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d126      	bne.n	8003bd2 <I2C_IsErrorOccurred+0xe2>
 8003b84:	697a      	ldr	r2, [r7, #20]
 8003b86:	2380      	movs	r3, #128	; 0x80
 8003b88:	01db      	lsls	r3, r3, #7
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d021      	beq.n	8003bd2 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8003b8e:	183b      	adds	r3, r7, r0
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	2b20      	cmp	r3, #32
 8003b94:	d01d      	beq.n	8003bd2 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2180      	movs	r1, #128	; 0x80
 8003ba2:	01c9      	lsls	r1, r1, #7
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003ba8:	f7fe f98a 	bl	8001ec0 <HAL_GetTick>
 8003bac:	0003      	movs	r3, r0
 8003bae:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bb0:	e00f      	b.n	8003bd2 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003bb2:	f7fe f985 	bl	8001ec0 <HAL_GetTick>
 8003bb6:	0002      	movs	r2, r0
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	2b19      	cmp	r3, #25
 8003bbe:	d908      	bls.n	8003bd2 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003bc0:	6a3b      	ldr	r3, [r7, #32]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003bc8:	2327      	movs	r3, #39	; 0x27
 8003bca:	18fb      	adds	r3, r7, r3
 8003bcc:	2201      	movs	r2, #1
 8003bce:	701a      	strb	r2, [r3, #0]

              break;
 8003bd0:	e00b      	b.n	8003bea <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	4013      	ands	r3, r2
 8003bdc:	2127      	movs	r1, #39	; 0x27
 8003bde:	187a      	adds	r2, r7, r1
 8003be0:	1879      	adds	r1, r7, r1
 8003be2:	7809      	ldrb	r1, [r1, #0]
 8003be4:	7011      	strb	r1, [r2, #0]
 8003be6:	2b20      	cmp	r3, #32
 8003be8:	d1e3      	bne.n	8003bb2 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	2220      	movs	r2, #32
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	2b20      	cmp	r3, #32
 8003bf6:	d004      	beq.n	8003c02 <I2C_IsErrorOccurred+0x112>
 8003bf8:	2327      	movs	r3, #39	; 0x27
 8003bfa:	18fb      	adds	r3, r7, r3
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d092      	beq.n	8003b28 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003c02:	2327      	movs	r3, #39	; 0x27
 8003c04:	18fb      	adds	r3, r7, r3
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d103      	bne.n	8003c14 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2220      	movs	r2, #32
 8003c12:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003c14:	6a3b      	ldr	r3, [r7, #32]
 8003c16:	2204      	movs	r2, #4
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003c1c:	2327      	movs	r3, #39	; 0x27
 8003c1e:	18fb      	adds	r3, r7, r3
 8003c20:	2201      	movs	r2, #1
 8003c22:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	2380      	movs	r3, #128	; 0x80
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	4013      	ands	r3, r2
 8003c34:	d00c      	beq.n	8003c50 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003c36:	6a3b      	ldr	r3, [r7, #32]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2280      	movs	r2, #128	; 0x80
 8003c44:	0052      	lsls	r2, r2, #1
 8003c46:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c48:	2327      	movs	r3, #39	; 0x27
 8003c4a:	18fb      	adds	r3, r7, r3
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	2380      	movs	r3, #128	; 0x80
 8003c54:	00db      	lsls	r3, r3, #3
 8003c56:	4013      	ands	r3, r2
 8003c58:	d00c      	beq.n	8003c74 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003c5a:	6a3b      	ldr	r3, [r7, #32]
 8003c5c:	2208      	movs	r2, #8
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2280      	movs	r2, #128	; 0x80
 8003c68:	00d2      	lsls	r2, r2, #3
 8003c6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c6c:	2327      	movs	r3, #39	; 0x27
 8003c6e:	18fb      	adds	r3, r7, r3
 8003c70:	2201      	movs	r2, #1
 8003c72:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	2380      	movs	r3, #128	; 0x80
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	d00c      	beq.n	8003c98 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003c7e:	6a3b      	ldr	r3, [r7, #32]
 8003c80:	2202      	movs	r2, #2
 8003c82:	4313      	orrs	r3, r2
 8003c84:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2280      	movs	r2, #128	; 0x80
 8003c8c:	0092      	lsls	r2, r2, #2
 8003c8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c90:	2327      	movs	r3, #39	; 0x27
 8003c92:	18fb      	adds	r3, r7, r3
 8003c94:	2201      	movs	r2, #1
 8003c96:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003c98:	2327      	movs	r3, #39	; 0x27
 8003c9a:	18fb      	adds	r3, r7, r3
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d01d      	beq.n	8003cde <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	f7ff fda7 	bl	80037f8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	490d      	ldr	r1, [pc, #52]	; (8003cec <I2C_IsErrorOccurred+0x1fc>)
 8003cb6:	400a      	ands	r2, r1
 8003cb8:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	431a      	orrs	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2241      	movs	r2, #65	; 0x41
 8003cca:	2120      	movs	r1, #32
 8003ccc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2242      	movs	r2, #66	; 0x42
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2240      	movs	r2, #64	; 0x40
 8003cda:	2100      	movs	r1, #0
 8003cdc:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003cde:	2327      	movs	r3, #39	; 0x27
 8003ce0:	18fb      	adds	r3, r7, r3
 8003ce2:	781b      	ldrb	r3, [r3, #0]
}
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	b00b      	add	sp, #44	; 0x2c
 8003cea:	bd90      	pop	{r4, r7, pc}
 8003cec:	fe00e800 	.word	0xfe00e800

08003cf0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003cf0:	b590      	push	{r4, r7, lr}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	0008      	movs	r0, r1
 8003cfa:	0011      	movs	r1, r2
 8003cfc:	607b      	str	r3, [r7, #4]
 8003cfe:	240a      	movs	r4, #10
 8003d00:	193b      	adds	r3, r7, r4
 8003d02:	1c02      	adds	r2, r0, #0
 8003d04:	801a      	strh	r2, [r3, #0]
 8003d06:	2009      	movs	r0, #9
 8003d08:	183b      	adds	r3, r7, r0
 8003d0a:	1c0a      	adds	r2, r1, #0
 8003d0c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d0e:	193b      	adds	r3, r7, r4
 8003d10:	881b      	ldrh	r3, [r3, #0]
 8003d12:	059b      	lsls	r3, r3, #22
 8003d14:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d16:	183b      	adds	r3, r7, r0
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	0419      	lsls	r1, r3, #16
 8003d1c:	23ff      	movs	r3, #255	; 0xff
 8003d1e:	041b      	lsls	r3, r3, #16
 8003d20:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d22:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	085b      	lsrs	r3, r3, #1
 8003d30:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d3a:	0d51      	lsrs	r1, r2, #21
 8003d3c:	2280      	movs	r2, #128	; 0x80
 8003d3e:	00d2      	lsls	r2, r2, #3
 8003d40:	400a      	ands	r2, r1
 8003d42:	4907      	ldr	r1, [pc, #28]	; (8003d60 <I2C_TransferConfig+0x70>)
 8003d44:	430a      	orrs	r2, r1
 8003d46:	43d2      	mvns	r2, r2
 8003d48:	401a      	ands	r2, r3
 8003d4a:	0011      	movs	r1, r2
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	697a      	ldr	r2, [r7, #20]
 8003d52:	430a      	orrs	r2, r1
 8003d54:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003d56:	46c0      	nop			; (mov r8, r8)
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	b007      	add	sp, #28
 8003d5c:	bd90      	pop	{r4, r7, pc}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	03ff63ff 	.word	0x03ff63ff

08003d64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2241      	movs	r2, #65	; 0x41
 8003d72:	5c9b      	ldrb	r3, [r3, r2]
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	2b20      	cmp	r3, #32
 8003d78:	d138      	bne.n	8003dec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2240      	movs	r2, #64	; 0x40
 8003d7e:	5c9b      	ldrb	r3, [r3, r2]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d101      	bne.n	8003d88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d84:	2302      	movs	r3, #2
 8003d86:	e032      	b.n	8003dee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2240      	movs	r2, #64	; 0x40
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2241      	movs	r2, #65	; 0x41
 8003d94:	2124      	movs	r1, #36	; 0x24
 8003d96:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2101      	movs	r1, #1
 8003da4:	438a      	bics	r2, r1
 8003da6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4911      	ldr	r1, [pc, #68]	; (8003df8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003db4:	400a      	ands	r2, r1
 8003db6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6819      	ldr	r1, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2241      	movs	r2, #65	; 0x41
 8003ddc:	2120      	movs	r1, #32
 8003dde:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2240      	movs	r2, #64	; 0x40
 8003de4:	2100      	movs	r1, #0
 8003de6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	e000      	b.n	8003dee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dec:	2302      	movs	r3, #2
  }
}
 8003dee:	0018      	movs	r0, r3
 8003df0:	46bd      	mov	sp, r7
 8003df2:	b002      	add	sp, #8
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	46c0      	nop			; (mov r8, r8)
 8003df8:	ffffefff 	.word	0xffffefff

08003dfc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2241      	movs	r2, #65	; 0x41
 8003e0a:	5c9b      	ldrb	r3, [r3, r2]
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b20      	cmp	r3, #32
 8003e10:	d139      	bne.n	8003e86 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2240      	movs	r2, #64	; 0x40
 8003e16:	5c9b      	ldrb	r3, [r3, r2]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d101      	bne.n	8003e20 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	e033      	b.n	8003e88 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2240      	movs	r2, #64	; 0x40
 8003e24:	2101      	movs	r1, #1
 8003e26:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2241      	movs	r2, #65	; 0x41
 8003e2c:	2124      	movs	r1, #36	; 0x24
 8003e2e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	438a      	bics	r2, r1
 8003e3e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	4a11      	ldr	r2, [pc, #68]	; (8003e90 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	021b      	lsls	r3, r3, #8
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2101      	movs	r1, #1
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2241      	movs	r2, #65	; 0x41
 8003e76:	2120      	movs	r1, #32
 8003e78:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2240      	movs	r2, #64	; 0x40
 8003e7e:	2100      	movs	r1, #0
 8003e80:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e82:	2300      	movs	r3, #0
 8003e84:	e000      	b.n	8003e88 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e86:	2302      	movs	r3, #2
  }
}
 8003e88:	0018      	movs	r0, r3
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	b004      	add	sp, #16
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	fffff0ff 	.word	0xfffff0ff

08003e94 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b086      	sub	sp, #24
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	000a      	movs	r2, r1
 8003e9e:	1cfb      	adds	r3, r7, #3
 8003ea0:	701a      	strb	r2, [r3, #0]
   uint32_t tmpreg = 0U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8003ea6:	4b23      	ldr	r3, [pc, #140]	; (8003f34 <HAL_PWR_EnterSLEEPMode+0xa0>)
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	2380      	movs	r3, #128	; 0x80
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	4013      	ands	r3, r2
 8003eb0:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8003eb2:	4b21      	ldr	r3, [pc, #132]	; (8003f38 <HAL_PWR_EnterSLEEPMode+0xa4>)
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	4013      	ands	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d008      	beq.n	8003ed4 <HAL_PWR_EnterSLEEPMode+0x40>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d005      	beq.n	8003ed4 <HAL_PWR_EnterSLEEPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8003ec8:	4b1a      	ldr	r3, [pc, #104]	; (8003f34 <HAL_PWR_EnterSLEEPMode+0xa0>)
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	4b19      	ldr	r3, [pc, #100]	; (8003f34 <HAL_PWR_EnterSLEEPMode+0xa0>)
 8003ece:	491b      	ldr	r1, [pc, #108]	; (8003f3c <HAL_PWR_EnterSLEEPMode+0xa8>)
 8003ed0:	400a      	ands	r2, r1
 8003ed2:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003ed4:	4b17      	ldr	r3, [pc, #92]	; (8003f34 <HAL_PWR_EnterSLEEPMode+0xa0>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	617b      	str	r3, [r7, #20]

  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	2203      	movs	r2, #3
 8003ede:	4393      	bics	r3, r2
 8003ee0:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8003eea:	4b12      	ldr	r3, [pc, #72]	; (8003f34 <HAL_PWR_EnterSLEEPMode+0xa0>)
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	601a      	str	r2, [r3, #0]
  
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8003ef0:	4b13      	ldr	r3, [pc, #76]	; (8003f40 <HAL_PWR_EnterSLEEPMode+0xac>)
 8003ef2:	691a      	ldr	r2, [r3, #16]
 8003ef4:	4b12      	ldr	r3, [pc, #72]	; (8003f40 <HAL_PWR_EnterSLEEPMode+0xac>)
 8003ef6:	2104      	movs	r1, #4
 8003ef8:	438a      	bics	r2, r1
 8003efa:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003efc:	1cfb      	adds	r3, r7, #3
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d101      	bne.n	8003f08 <HAL_PWR_EnterSLEEPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003f04:	bf30      	wfi
 8003f06:	e002      	b.n	8003f0e <HAL_PWR_EnterSLEEPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003f08:	bf40      	sev
    __WFE();
 8003f0a:	bf20      	wfe
    __WFE();
 8003f0c:	bf20      	wfe
  }

  if((ulpbit != 0) && (vrefinbit != 0))
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d009      	beq.n	8003f28 <HAL_PWR_EnterSLEEPMode+0x94>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d006      	beq.n	8003f28 <HAL_PWR_EnterSLEEPMode+0x94>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8003f1a:	4b06      	ldr	r3, [pc, #24]	; (8003f34 <HAL_PWR_EnterSLEEPMode+0xa0>)
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	4b05      	ldr	r3, [pc, #20]	; (8003f34 <HAL_PWR_EnterSLEEPMode+0xa0>)
 8003f20:	2180      	movs	r1, #128	; 0x80
 8003f22:	0089      	lsls	r1, r1, #2
 8003f24:	430a      	orrs	r2, r1
 8003f26:	601a      	str	r2, [r3, #0]
  }

  /* Additional NOP to ensure all pending instructions are flushed before entering low power mode */
  __NOP();
 8003f28:	46c0      	nop			; (mov r8, r8)

}
 8003f2a:	46c0      	nop			; (mov r8, r8)
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	b006      	add	sp, #24
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	46c0      	nop			; (mov r8, r8)
 8003f34:	40007000 	.word	0x40007000
 8003f38:	40010000 	.word	0x40010000
 8003f3c:	fffffdff 	.word	0xfffffdff
 8003f40:	e000ed00 	.word	0xe000ed00

08003f44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f44:	b5b0      	push	{r4, r5, r7, lr}
 8003f46:	b08a      	sub	sp, #40	; 0x28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d102      	bne.n	8003f58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	f000 fbaf 	bl	80046b6 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f58:	4bcf      	ldr	r3, [pc, #828]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	220c      	movs	r2, #12
 8003f5e:	4013      	ands	r3, r2
 8003f60:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f62:	4bcd      	ldr	r3, [pc, #820]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003f64:	68da      	ldr	r2, [r3, #12]
 8003f66:	2380      	movs	r3, #128	; 0x80
 8003f68:	025b      	lsls	r3, r3, #9
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2201      	movs	r2, #1
 8003f74:	4013      	ands	r3, r2
 8003f76:	d100      	bne.n	8003f7a <HAL_RCC_OscConfig+0x36>
 8003f78:	e07e      	b.n	8004078 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f7a:	6a3b      	ldr	r3, [r7, #32]
 8003f7c:	2b08      	cmp	r3, #8
 8003f7e:	d007      	beq.n	8003f90 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003f80:	6a3b      	ldr	r3, [r7, #32]
 8003f82:	2b0c      	cmp	r3, #12
 8003f84:	d112      	bne.n	8003fac <HAL_RCC_OscConfig+0x68>
 8003f86:	69fa      	ldr	r2, [r7, #28]
 8003f88:	2380      	movs	r3, #128	; 0x80
 8003f8a:	025b      	lsls	r3, r3, #9
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d10d      	bne.n	8003fac <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f90:	4bc1      	ldr	r3, [pc, #772]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	2380      	movs	r3, #128	; 0x80
 8003f96:	029b      	lsls	r3, r3, #10
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d100      	bne.n	8003f9e <HAL_RCC_OscConfig+0x5a>
 8003f9c:	e06b      	b.n	8004076 <HAL_RCC_OscConfig+0x132>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d167      	bne.n	8004076 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	f000 fb85 	bl	80046b6 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685a      	ldr	r2, [r3, #4]
 8003fb0:	2380      	movs	r3, #128	; 0x80
 8003fb2:	025b      	lsls	r3, r3, #9
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d107      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x84>
 8003fb8:	4bb7      	ldr	r3, [pc, #732]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	4bb6      	ldr	r3, [pc, #728]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003fbe:	2180      	movs	r1, #128	; 0x80
 8003fc0:	0249      	lsls	r1, r1, #9
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e027      	b.n	8004018 <HAL_RCC_OscConfig+0xd4>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685a      	ldr	r2, [r3, #4]
 8003fcc:	23a0      	movs	r3, #160	; 0xa0
 8003fce:	02db      	lsls	r3, r3, #11
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d10e      	bne.n	8003ff2 <HAL_RCC_OscConfig+0xae>
 8003fd4:	4bb0      	ldr	r3, [pc, #704]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	4baf      	ldr	r3, [pc, #700]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003fda:	2180      	movs	r1, #128	; 0x80
 8003fdc:	02c9      	lsls	r1, r1, #11
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	601a      	str	r2, [r3, #0]
 8003fe2:	4bad      	ldr	r3, [pc, #692]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	4bac      	ldr	r3, [pc, #688]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003fe8:	2180      	movs	r1, #128	; 0x80
 8003fea:	0249      	lsls	r1, r1, #9
 8003fec:	430a      	orrs	r2, r1
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	e012      	b.n	8004018 <HAL_RCC_OscConfig+0xd4>
 8003ff2:	4ba9      	ldr	r3, [pc, #676]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	4ba8      	ldr	r3, [pc, #672]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8003ff8:	49a8      	ldr	r1, [pc, #672]	; (800429c <HAL_RCC_OscConfig+0x358>)
 8003ffa:	400a      	ands	r2, r1
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	4ba6      	ldr	r3, [pc, #664]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	2380      	movs	r3, #128	; 0x80
 8004004:	025b      	lsls	r3, r3, #9
 8004006:	4013      	ands	r3, r2
 8004008:	60fb      	str	r3, [r7, #12]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	4ba2      	ldr	r3, [pc, #648]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	4ba1      	ldr	r3, [pc, #644]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004012:	49a3      	ldr	r1, [pc, #652]	; (80042a0 <HAL_RCC_OscConfig+0x35c>)
 8004014:	400a      	ands	r2, r1
 8004016:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d015      	beq.n	800404c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004020:	f7fd ff4e 	bl	8001ec0 <HAL_GetTick>
 8004024:	0003      	movs	r3, r0
 8004026:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004028:	e009      	b.n	800403e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800402a:	f7fd ff49 	bl	8001ec0 <HAL_GetTick>
 800402e:	0002      	movs	r2, r0
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	2b64      	cmp	r3, #100	; 0x64
 8004036:	d902      	bls.n	800403e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	f000 fb3c 	bl	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800403e:	4b96      	ldr	r3, [pc, #600]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	2380      	movs	r3, #128	; 0x80
 8004044:	029b      	lsls	r3, r3, #10
 8004046:	4013      	ands	r3, r2
 8004048:	d0ef      	beq.n	800402a <HAL_RCC_OscConfig+0xe6>
 800404a:	e015      	b.n	8004078 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404c:	f7fd ff38 	bl	8001ec0 <HAL_GetTick>
 8004050:	0003      	movs	r3, r0
 8004052:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004054:	e008      	b.n	8004068 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004056:	f7fd ff33 	bl	8001ec0 <HAL_GetTick>
 800405a:	0002      	movs	r2, r0
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b64      	cmp	r3, #100	; 0x64
 8004062:	d901      	bls.n	8004068 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e326      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004068:	4b8b      	ldr	r3, [pc, #556]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	2380      	movs	r3, #128	; 0x80
 800406e:	029b      	lsls	r3, r3, #10
 8004070:	4013      	ands	r3, r2
 8004072:	d1f0      	bne.n	8004056 <HAL_RCC_OscConfig+0x112>
 8004074:	e000      	b.n	8004078 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004076:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2202      	movs	r2, #2
 800407e:	4013      	ands	r3, r2
 8004080:	d100      	bne.n	8004084 <HAL_RCC_OscConfig+0x140>
 8004082:	e08b      	b.n	800419c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800408a:	6a3b      	ldr	r3, [r7, #32]
 800408c:	2b04      	cmp	r3, #4
 800408e:	d005      	beq.n	800409c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	2b0c      	cmp	r3, #12
 8004094:	d13e      	bne.n	8004114 <HAL_RCC_OscConfig+0x1d0>
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d13b      	bne.n	8004114 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800409c:	4b7e      	ldr	r3, [pc, #504]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2204      	movs	r2, #4
 80040a2:	4013      	ands	r3, r2
 80040a4:	d004      	beq.n	80040b0 <HAL_RCC_OscConfig+0x16c>
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e302      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b0:	4b79      	ldr	r3, [pc, #484]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	4a7b      	ldr	r2, [pc, #492]	; (80042a4 <HAL_RCC_OscConfig+0x360>)
 80040b6:	4013      	ands	r3, r2
 80040b8:	0019      	movs	r1, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	021a      	lsls	r2, r3, #8
 80040c0:	4b75      	ldr	r3, [pc, #468]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80040c2:	430a      	orrs	r2, r1
 80040c4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80040c6:	4b74      	ldr	r3, [pc, #464]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2209      	movs	r2, #9
 80040cc:	4393      	bics	r3, r2
 80040ce:	0019      	movs	r1, r3
 80040d0:	4b71      	ldr	r3, [pc, #452]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	430a      	orrs	r2, r1
 80040d6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040d8:	f000 fc40 	bl	800495c <HAL_RCC_GetSysClockFreq>
 80040dc:	0001      	movs	r1, r0
 80040de:	4b6e      	ldr	r3, [pc, #440]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	091b      	lsrs	r3, r3, #4
 80040e4:	220f      	movs	r2, #15
 80040e6:	4013      	ands	r3, r2
 80040e8:	4a6f      	ldr	r2, [pc, #444]	; (80042a8 <HAL_RCC_OscConfig+0x364>)
 80040ea:	5cd3      	ldrb	r3, [r2, r3]
 80040ec:	000a      	movs	r2, r1
 80040ee:	40da      	lsrs	r2, r3
 80040f0:	4b6e      	ldr	r3, [pc, #440]	; (80042ac <HAL_RCC_OscConfig+0x368>)
 80040f2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80040f4:	4b6e      	ldr	r3, [pc, #440]	; (80042b0 <HAL_RCC_OscConfig+0x36c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2513      	movs	r5, #19
 80040fa:	197c      	adds	r4, r7, r5
 80040fc:	0018      	movs	r0, r3
 80040fe:	f7fd fe99 	bl	8001e34 <HAL_InitTick>
 8004102:	0003      	movs	r3, r0
 8004104:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004106:	197b      	adds	r3, r7, r5
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d046      	beq.n	800419c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800410e:	197b      	adds	r3, r7, r5
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	e2d0      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d027      	beq.n	800416a <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800411a:	4b5f      	ldr	r3, [pc, #380]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2209      	movs	r2, #9
 8004120:	4393      	bics	r3, r2
 8004122:	0019      	movs	r1, r3
 8004124:	4b5c      	ldr	r3, [pc, #368]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	430a      	orrs	r2, r1
 800412a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800412c:	f7fd fec8 	bl	8001ec0 <HAL_GetTick>
 8004130:	0003      	movs	r3, r0
 8004132:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004134:	e008      	b.n	8004148 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004136:	f7fd fec3 	bl	8001ec0 <HAL_GetTick>
 800413a:	0002      	movs	r2, r0
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d901      	bls.n	8004148 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e2b6      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004148:	4b53      	ldr	r3, [pc, #332]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2204      	movs	r2, #4
 800414e:	4013      	ands	r3, r2
 8004150:	d0f1      	beq.n	8004136 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004152:	4b51      	ldr	r3, [pc, #324]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	4a53      	ldr	r2, [pc, #332]	; (80042a4 <HAL_RCC_OscConfig+0x360>)
 8004158:	4013      	ands	r3, r2
 800415a:	0019      	movs	r1, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	021a      	lsls	r2, r3, #8
 8004162:	4b4d      	ldr	r3, [pc, #308]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004164:	430a      	orrs	r2, r1
 8004166:	605a      	str	r2, [r3, #4]
 8004168:	e018      	b.n	800419c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800416a:	4b4b      	ldr	r3, [pc, #300]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	4b4a      	ldr	r3, [pc, #296]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004170:	2101      	movs	r1, #1
 8004172:	438a      	bics	r2, r1
 8004174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004176:	f7fd fea3 	bl	8001ec0 <HAL_GetTick>
 800417a:	0003      	movs	r3, r0
 800417c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800417e:	e008      	b.n	8004192 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004180:	f7fd fe9e 	bl	8001ec0 <HAL_GetTick>
 8004184:	0002      	movs	r2, r0
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b02      	cmp	r3, #2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e291      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004192:	4b41      	ldr	r3, [pc, #260]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2204      	movs	r2, #4
 8004198:	4013      	ands	r3, r2
 800419a:	d1f1      	bne.n	8004180 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2210      	movs	r2, #16
 80041a2:	4013      	ands	r3, r2
 80041a4:	d100      	bne.n	80041a8 <HAL_RCC_OscConfig+0x264>
 80041a6:	e0a1      	b.n	80042ec <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d140      	bne.n	8004230 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041ae:	4b3a      	ldr	r3, [pc, #232]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	2380      	movs	r3, #128	; 0x80
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4013      	ands	r3, r2
 80041b8:	d005      	beq.n	80041c6 <HAL_RCC_OscConfig+0x282>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e277      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041c6:	4b34      	ldr	r3, [pc, #208]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	4a3a      	ldr	r2, [pc, #232]	; (80042b4 <HAL_RCC_OscConfig+0x370>)
 80041cc:	4013      	ands	r3, r2
 80041ce:	0019      	movs	r1, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041d4:	4b30      	ldr	r3, [pc, #192]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80041d6:	430a      	orrs	r2, r1
 80041d8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041da:	4b2f      	ldr	r3, [pc, #188]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	021b      	lsls	r3, r3, #8
 80041e0:	0a19      	lsrs	r1, r3, #8
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a1b      	ldr	r3, [r3, #32]
 80041e6:	061a      	lsls	r2, r3, #24
 80041e8:	4b2b      	ldr	r3, [pc, #172]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80041ea:	430a      	orrs	r2, r1
 80041ec:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f2:	0b5b      	lsrs	r3, r3, #13
 80041f4:	3301      	adds	r3, #1
 80041f6:	2280      	movs	r2, #128	; 0x80
 80041f8:	0212      	lsls	r2, r2, #8
 80041fa:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80041fc:	4b26      	ldr	r3, [pc, #152]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	091b      	lsrs	r3, r3, #4
 8004202:	210f      	movs	r1, #15
 8004204:	400b      	ands	r3, r1
 8004206:	4928      	ldr	r1, [pc, #160]	; (80042a8 <HAL_RCC_OscConfig+0x364>)
 8004208:	5ccb      	ldrb	r3, [r1, r3]
 800420a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800420c:	4b27      	ldr	r3, [pc, #156]	; (80042ac <HAL_RCC_OscConfig+0x368>)
 800420e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004210:	4b27      	ldr	r3, [pc, #156]	; (80042b0 <HAL_RCC_OscConfig+0x36c>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2513      	movs	r5, #19
 8004216:	197c      	adds	r4, r7, r5
 8004218:	0018      	movs	r0, r3
 800421a:	f7fd fe0b 	bl	8001e34 <HAL_InitTick>
 800421e:	0003      	movs	r3, r0
 8004220:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004222:	197b      	adds	r3, r7, r5
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d060      	beq.n	80042ec <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800422a:	197b      	adds	r3, r7, r5
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	e242      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d03f      	beq.n	80042b8 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004238:	4b17      	ldr	r3, [pc, #92]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	4b16      	ldr	r3, [pc, #88]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 800423e:	2180      	movs	r1, #128	; 0x80
 8004240:	0049      	lsls	r1, r1, #1
 8004242:	430a      	orrs	r2, r1
 8004244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004246:	f7fd fe3b 	bl	8001ec0 <HAL_GetTick>
 800424a:	0003      	movs	r3, r0
 800424c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800424e:	e008      	b.n	8004262 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004250:	f7fd fe36 	bl	8001ec0 <HAL_GetTick>
 8004254:	0002      	movs	r2, r0
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b02      	cmp	r3, #2
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e229      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004262:	4b0d      	ldr	r3, [pc, #52]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	2380      	movs	r3, #128	; 0x80
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4013      	ands	r3, r2
 800426c:	d0f0      	beq.n	8004250 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800426e:	4b0a      	ldr	r3, [pc, #40]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	4a10      	ldr	r2, [pc, #64]	; (80042b4 <HAL_RCC_OscConfig+0x370>)
 8004274:	4013      	ands	r3, r2
 8004276:	0019      	movs	r1, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800427c:	4b06      	ldr	r3, [pc, #24]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 800427e:	430a      	orrs	r2, r1
 8004280:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004282:	4b05      	ldr	r3, [pc, #20]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	021b      	lsls	r3, r3, #8
 8004288:	0a19      	lsrs	r1, r3, #8
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	061a      	lsls	r2, r3, #24
 8004290:	4b01      	ldr	r3, [pc, #4]	; (8004298 <HAL_RCC_OscConfig+0x354>)
 8004292:	430a      	orrs	r2, r1
 8004294:	605a      	str	r2, [r3, #4]
 8004296:	e029      	b.n	80042ec <HAL_RCC_OscConfig+0x3a8>
 8004298:	40021000 	.word	0x40021000
 800429c:	fffeffff 	.word	0xfffeffff
 80042a0:	fffbffff 	.word	0xfffbffff
 80042a4:	ffffe0ff 	.word	0xffffe0ff
 80042a8:	0800bdb4 	.word	0x0800bdb4
 80042ac:	20000000 	.word	0x20000000
 80042b0:	20000008 	.word	0x20000008
 80042b4:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80042b8:	4bbd      	ldr	r3, [pc, #756]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	4bbc      	ldr	r3, [pc, #752]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80042be:	49bd      	ldr	r1, [pc, #756]	; (80045b4 <HAL_RCC_OscConfig+0x670>)
 80042c0:	400a      	ands	r2, r1
 80042c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c4:	f7fd fdfc 	bl	8001ec0 <HAL_GetTick>
 80042c8:	0003      	movs	r3, r0
 80042ca:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80042cc:	e008      	b.n	80042e0 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042ce:	f7fd fdf7 	bl	8001ec0 <HAL_GetTick>
 80042d2:	0002      	movs	r2, r0
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d901      	bls.n	80042e0 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e1ea      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80042e0:	4bb3      	ldr	r3, [pc, #716]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	2380      	movs	r3, #128	; 0x80
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4013      	ands	r3, r2
 80042ea:	d1f0      	bne.n	80042ce <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2208      	movs	r2, #8
 80042f2:	4013      	ands	r3, r2
 80042f4:	d036      	beq.n	8004364 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d019      	beq.n	8004332 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042fe:	4bac      	ldr	r3, [pc, #688]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004300:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004302:	4bab      	ldr	r3, [pc, #684]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004304:	2101      	movs	r1, #1
 8004306:	430a      	orrs	r2, r1
 8004308:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800430a:	f7fd fdd9 	bl	8001ec0 <HAL_GetTick>
 800430e:	0003      	movs	r3, r0
 8004310:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004314:	f7fd fdd4 	bl	8001ec0 <HAL_GetTick>
 8004318:	0002      	movs	r2, r0
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e1c7      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004326:	4ba2      	ldr	r3, [pc, #648]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800432a:	2202      	movs	r2, #2
 800432c:	4013      	ands	r3, r2
 800432e:	d0f1      	beq.n	8004314 <HAL_RCC_OscConfig+0x3d0>
 8004330:	e018      	b.n	8004364 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004332:	4b9f      	ldr	r3, [pc, #636]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004334:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004336:	4b9e      	ldr	r3, [pc, #632]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004338:	2101      	movs	r1, #1
 800433a:	438a      	bics	r2, r1
 800433c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433e:	f7fd fdbf 	bl	8001ec0 <HAL_GetTick>
 8004342:	0003      	movs	r3, r0
 8004344:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004346:	e008      	b.n	800435a <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004348:	f7fd fdba 	bl	8001ec0 <HAL_GetTick>
 800434c:	0002      	movs	r2, r0
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e1ad      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800435a:	4b95      	ldr	r3, [pc, #596]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 800435c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800435e:	2202      	movs	r2, #2
 8004360:	4013      	ands	r3, r2
 8004362:	d1f1      	bne.n	8004348 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2204      	movs	r2, #4
 800436a:	4013      	ands	r3, r2
 800436c:	d100      	bne.n	8004370 <HAL_RCC_OscConfig+0x42c>
 800436e:	e0ae      	b.n	80044ce <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004370:	2027      	movs	r0, #39	; 0x27
 8004372:	183b      	adds	r3, r7, r0
 8004374:	2200      	movs	r2, #0
 8004376:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004378:	4b8d      	ldr	r3, [pc, #564]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 800437a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800437c:	2380      	movs	r3, #128	; 0x80
 800437e:	055b      	lsls	r3, r3, #21
 8004380:	4013      	ands	r3, r2
 8004382:	d109      	bne.n	8004398 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004384:	4b8a      	ldr	r3, [pc, #552]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004386:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004388:	4b89      	ldr	r3, [pc, #548]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 800438a:	2180      	movs	r1, #128	; 0x80
 800438c:	0549      	lsls	r1, r1, #21
 800438e:	430a      	orrs	r2, r1
 8004390:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004392:	183b      	adds	r3, r7, r0
 8004394:	2201      	movs	r2, #1
 8004396:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004398:	4b87      	ldr	r3, [pc, #540]	; (80045b8 <HAL_RCC_OscConfig+0x674>)
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	2380      	movs	r3, #128	; 0x80
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	4013      	ands	r3, r2
 80043a2:	d11a      	bne.n	80043da <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043a4:	4b84      	ldr	r3, [pc, #528]	; (80045b8 <HAL_RCC_OscConfig+0x674>)
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	4b83      	ldr	r3, [pc, #524]	; (80045b8 <HAL_RCC_OscConfig+0x674>)
 80043aa:	2180      	movs	r1, #128	; 0x80
 80043ac:	0049      	lsls	r1, r1, #1
 80043ae:	430a      	orrs	r2, r1
 80043b0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043b2:	f7fd fd85 	bl	8001ec0 <HAL_GetTick>
 80043b6:	0003      	movs	r3, r0
 80043b8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043bc:	f7fd fd80 	bl	8001ec0 <HAL_GetTick>
 80043c0:	0002      	movs	r2, r0
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b64      	cmp	r3, #100	; 0x64
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e173      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043ce:	4b7a      	ldr	r3, [pc, #488]	; (80045b8 <HAL_RCC_OscConfig+0x674>)
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	2380      	movs	r3, #128	; 0x80
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	4013      	ands	r3, r2
 80043d8:	d0f0      	beq.n	80043bc <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689a      	ldr	r2, [r3, #8]
 80043de:	2380      	movs	r3, #128	; 0x80
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d107      	bne.n	80043f6 <HAL_RCC_OscConfig+0x4b2>
 80043e6:	4b72      	ldr	r3, [pc, #456]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80043e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80043ea:	4b71      	ldr	r3, [pc, #452]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80043ec:	2180      	movs	r1, #128	; 0x80
 80043ee:	0049      	lsls	r1, r1, #1
 80043f0:	430a      	orrs	r2, r1
 80043f2:	651a      	str	r2, [r3, #80]	; 0x50
 80043f4:	e031      	b.n	800445a <HAL_RCC_OscConfig+0x516>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10c      	bne.n	8004418 <HAL_RCC_OscConfig+0x4d4>
 80043fe:	4b6c      	ldr	r3, [pc, #432]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004400:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004402:	4b6b      	ldr	r3, [pc, #428]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004404:	496b      	ldr	r1, [pc, #428]	; (80045b4 <HAL_RCC_OscConfig+0x670>)
 8004406:	400a      	ands	r2, r1
 8004408:	651a      	str	r2, [r3, #80]	; 0x50
 800440a:	4b69      	ldr	r3, [pc, #420]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 800440c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800440e:	4b68      	ldr	r3, [pc, #416]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004410:	496a      	ldr	r1, [pc, #424]	; (80045bc <HAL_RCC_OscConfig+0x678>)
 8004412:	400a      	ands	r2, r1
 8004414:	651a      	str	r2, [r3, #80]	; 0x50
 8004416:	e020      	b.n	800445a <HAL_RCC_OscConfig+0x516>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	23a0      	movs	r3, #160	; 0xa0
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	429a      	cmp	r2, r3
 8004422:	d10e      	bne.n	8004442 <HAL_RCC_OscConfig+0x4fe>
 8004424:	4b62      	ldr	r3, [pc, #392]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004426:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004428:	4b61      	ldr	r3, [pc, #388]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 800442a:	2180      	movs	r1, #128	; 0x80
 800442c:	00c9      	lsls	r1, r1, #3
 800442e:	430a      	orrs	r2, r1
 8004430:	651a      	str	r2, [r3, #80]	; 0x50
 8004432:	4b5f      	ldr	r3, [pc, #380]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004434:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004436:	4b5e      	ldr	r3, [pc, #376]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004438:	2180      	movs	r1, #128	; 0x80
 800443a:	0049      	lsls	r1, r1, #1
 800443c:	430a      	orrs	r2, r1
 800443e:	651a      	str	r2, [r3, #80]	; 0x50
 8004440:	e00b      	b.n	800445a <HAL_RCC_OscConfig+0x516>
 8004442:	4b5b      	ldr	r3, [pc, #364]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004444:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004446:	4b5a      	ldr	r3, [pc, #360]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004448:	495a      	ldr	r1, [pc, #360]	; (80045b4 <HAL_RCC_OscConfig+0x670>)
 800444a:	400a      	ands	r2, r1
 800444c:	651a      	str	r2, [r3, #80]	; 0x50
 800444e:	4b58      	ldr	r3, [pc, #352]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004450:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004452:	4b57      	ldr	r3, [pc, #348]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004454:	4959      	ldr	r1, [pc, #356]	; (80045bc <HAL_RCC_OscConfig+0x678>)
 8004456:	400a      	ands	r2, r1
 8004458:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d015      	beq.n	800448e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004462:	f7fd fd2d 	bl	8001ec0 <HAL_GetTick>
 8004466:	0003      	movs	r3, r0
 8004468:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800446a:	e009      	b.n	8004480 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800446c:	f7fd fd28 	bl	8001ec0 <HAL_GetTick>
 8004470:	0002      	movs	r2, r0
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	4a52      	ldr	r2, [pc, #328]	; (80045c0 <HAL_RCC_OscConfig+0x67c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e11a      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004480:	4b4b      	ldr	r3, [pc, #300]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004482:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004484:	2380      	movs	r3, #128	; 0x80
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4013      	ands	r3, r2
 800448a:	d0ef      	beq.n	800446c <HAL_RCC_OscConfig+0x528>
 800448c:	e014      	b.n	80044b8 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800448e:	f7fd fd17 	bl	8001ec0 <HAL_GetTick>
 8004492:	0003      	movs	r3, r0
 8004494:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004496:	e009      	b.n	80044ac <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004498:	f7fd fd12 	bl	8001ec0 <HAL_GetTick>
 800449c:	0002      	movs	r2, r0
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	4a47      	ldr	r2, [pc, #284]	; (80045c0 <HAL_RCC_OscConfig+0x67c>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e104      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80044ac:	4b40      	ldr	r3, [pc, #256]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80044ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80044b0:	2380      	movs	r3, #128	; 0x80
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	4013      	ands	r3, r2
 80044b6:	d1ef      	bne.n	8004498 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044b8:	2327      	movs	r3, #39	; 0x27
 80044ba:	18fb      	adds	r3, r7, r3
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d105      	bne.n	80044ce <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044c2:	4b3b      	ldr	r3, [pc, #236]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80044c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044c6:	4b3a      	ldr	r3, [pc, #232]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80044c8:	493e      	ldr	r1, [pc, #248]	; (80045c4 <HAL_RCC_OscConfig+0x680>)
 80044ca:	400a      	ands	r2, r1
 80044cc:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2220      	movs	r2, #32
 80044d4:	4013      	ands	r3, r2
 80044d6:	d049      	beq.n	800456c <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d026      	beq.n	800452e <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80044e0:	4b33      	ldr	r3, [pc, #204]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	4b32      	ldr	r3, [pc, #200]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80044e6:	2101      	movs	r1, #1
 80044e8:	430a      	orrs	r2, r1
 80044ea:	609a      	str	r2, [r3, #8]
 80044ec:	4b30      	ldr	r3, [pc, #192]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80044ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044f0:	4b2f      	ldr	r3, [pc, #188]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 80044f2:	2101      	movs	r1, #1
 80044f4:	430a      	orrs	r2, r1
 80044f6:	635a      	str	r2, [r3, #52]	; 0x34
 80044f8:	4b33      	ldr	r3, [pc, #204]	; (80045c8 <HAL_RCC_OscConfig+0x684>)
 80044fa:	6a1a      	ldr	r2, [r3, #32]
 80044fc:	4b32      	ldr	r3, [pc, #200]	; (80045c8 <HAL_RCC_OscConfig+0x684>)
 80044fe:	2180      	movs	r1, #128	; 0x80
 8004500:	0189      	lsls	r1, r1, #6
 8004502:	430a      	orrs	r2, r1
 8004504:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004506:	f7fd fcdb 	bl	8001ec0 <HAL_GetTick>
 800450a:	0003      	movs	r3, r0
 800450c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004510:	f7fd fcd6 	bl	8001ec0 <HAL_GetTick>
 8004514:	0002      	movs	r2, r0
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b02      	cmp	r3, #2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e0c9      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004522:	4b23      	ldr	r3, [pc, #140]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	2202      	movs	r2, #2
 8004528:	4013      	ands	r3, r2
 800452a:	d0f1      	beq.n	8004510 <HAL_RCC_OscConfig+0x5cc>
 800452c:	e01e      	b.n	800456c <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800452e:	4b20      	ldr	r3, [pc, #128]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	4b1f      	ldr	r3, [pc, #124]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004534:	2101      	movs	r1, #1
 8004536:	438a      	bics	r2, r1
 8004538:	609a      	str	r2, [r3, #8]
 800453a:	4b23      	ldr	r3, [pc, #140]	; (80045c8 <HAL_RCC_OscConfig+0x684>)
 800453c:	6a1a      	ldr	r2, [r3, #32]
 800453e:	4b22      	ldr	r3, [pc, #136]	; (80045c8 <HAL_RCC_OscConfig+0x684>)
 8004540:	4922      	ldr	r1, [pc, #136]	; (80045cc <HAL_RCC_OscConfig+0x688>)
 8004542:	400a      	ands	r2, r1
 8004544:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004546:	f7fd fcbb 	bl	8001ec0 <HAL_GetTick>
 800454a:	0003      	movs	r3, r0
 800454c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004550:	f7fd fcb6 	bl	8001ec0 <HAL_GetTick>
 8004554:	0002      	movs	r2, r0
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b02      	cmp	r3, #2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e0a9      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004562:	4b13      	ldr	r3, [pc, #76]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	2202      	movs	r2, #2
 8004568:	4013      	ands	r3, r2
 800456a:	d1f1      	bne.n	8004550 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004570:	2b00      	cmp	r3, #0
 8004572:	d100      	bne.n	8004576 <HAL_RCC_OscConfig+0x632>
 8004574:	e09e      	b.n	80046b4 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004576:	6a3b      	ldr	r3, [r7, #32]
 8004578:	2b0c      	cmp	r3, #12
 800457a:	d100      	bne.n	800457e <HAL_RCC_OscConfig+0x63a>
 800457c:	e077      	b.n	800466e <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004582:	2b02      	cmp	r3, #2
 8004584:	d158      	bne.n	8004638 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004586:	4b0a      	ldr	r3, [pc, #40]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	4b09      	ldr	r3, [pc, #36]	; (80045b0 <HAL_RCC_OscConfig+0x66c>)
 800458c:	4910      	ldr	r1, [pc, #64]	; (80045d0 <HAL_RCC_OscConfig+0x68c>)
 800458e:	400a      	ands	r2, r1
 8004590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004592:	f7fd fc95 	bl	8001ec0 <HAL_GetTick>
 8004596:	0003      	movs	r3, r0
 8004598:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800459a:	e01b      	b.n	80045d4 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800459c:	f7fd fc90 	bl	8001ec0 <HAL_GetTick>
 80045a0:	0002      	movs	r2, r0
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d914      	bls.n	80045d4 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e083      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
 80045ae:	46c0      	nop			; (mov r8, r8)
 80045b0:	40021000 	.word	0x40021000
 80045b4:	fffffeff 	.word	0xfffffeff
 80045b8:	40007000 	.word	0x40007000
 80045bc:	fffffbff 	.word	0xfffffbff
 80045c0:	00001388 	.word	0x00001388
 80045c4:	efffffff 	.word	0xefffffff
 80045c8:	40010000 	.word	0x40010000
 80045cc:	ffffdfff 	.word	0xffffdfff
 80045d0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80045d4:	4b3a      	ldr	r3, [pc, #232]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	2380      	movs	r3, #128	; 0x80
 80045da:	049b      	lsls	r3, r3, #18
 80045dc:	4013      	ands	r3, r2
 80045de:	d1dd      	bne.n	800459c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045e0:	4b37      	ldr	r3, [pc, #220]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	4a37      	ldr	r2, [pc, #220]	; (80046c4 <HAL_RCC_OscConfig+0x780>)
 80045e6:	4013      	ands	r3, r2
 80045e8:	0019      	movs	r1, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f2:	431a      	orrs	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f8:	431a      	orrs	r2, r3
 80045fa:	4b31      	ldr	r3, [pc, #196]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 80045fc:	430a      	orrs	r2, r1
 80045fe:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004600:	4b2f      	ldr	r3, [pc, #188]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	4b2e      	ldr	r3, [pc, #184]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 8004606:	2180      	movs	r1, #128	; 0x80
 8004608:	0449      	lsls	r1, r1, #17
 800460a:	430a      	orrs	r2, r1
 800460c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800460e:	f7fd fc57 	bl	8001ec0 <HAL_GetTick>
 8004612:	0003      	movs	r3, r0
 8004614:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004618:	f7fd fc52 	bl	8001ec0 <HAL_GetTick>
 800461c:	0002      	movs	r2, r0
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e045      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800462a:	4b25      	ldr	r3, [pc, #148]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	2380      	movs	r3, #128	; 0x80
 8004630:	049b      	lsls	r3, r3, #18
 8004632:	4013      	ands	r3, r2
 8004634:	d0f0      	beq.n	8004618 <HAL_RCC_OscConfig+0x6d4>
 8004636:	e03d      	b.n	80046b4 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004638:	4b21      	ldr	r3, [pc, #132]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	4b20      	ldr	r3, [pc, #128]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 800463e:	4922      	ldr	r1, [pc, #136]	; (80046c8 <HAL_RCC_OscConfig+0x784>)
 8004640:	400a      	ands	r2, r1
 8004642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004644:	f7fd fc3c 	bl	8001ec0 <HAL_GetTick>
 8004648:	0003      	movs	r3, r0
 800464a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800464c:	e008      	b.n	8004660 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800464e:	f7fd fc37 	bl	8001ec0 <HAL_GetTick>
 8004652:	0002      	movs	r2, r0
 8004654:	69bb      	ldr	r3, [r7, #24]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b02      	cmp	r3, #2
 800465a:	d901      	bls.n	8004660 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e02a      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004660:	4b17      	ldr	r3, [pc, #92]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	2380      	movs	r3, #128	; 0x80
 8004666:	049b      	lsls	r3, r3, #18
 8004668:	4013      	ands	r3, r2
 800466a:	d1f0      	bne.n	800464e <HAL_RCC_OscConfig+0x70a>
 800466c:	e022      	b.n	80046b4 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004672:	2b01      	cmp	r3, #1
 8004674:	d101      	bne.n	800467a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e01d      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800467a:	4b11      	ldr	r3, [pc, #68]	; (80046c0 <HAL_RCC_OscConfig+0x77c>)
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004680:	69fa      	ldr	r2, [r7, #28]
 8004682:	2380      	movs	r3, #128	; 0x80
 8004684:	025b      	lsls	r3, r3, #9
 8004686:	401a      	ands	r2, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468c:	429a      	cmp	r2, r3
 800468e:	d10f      	bne.n	80046b0 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004690:	69fa      	ldr	r2, [r7, #28]
 8004692:	23f0      	movs	r3, #240	; 0xf0
 8004694:	039b      	lsls	r3, r3, #14
 8004696:	401a      	ands	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800469c:	429a      	cmp	r2, r3
 800469e:	d107      	bne.n	80046b0 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80046a0:	69fa      	ldr	r2, [r7, #28]
 80046a2:	23c0      	movs	r3, #192	; 0xc0
 80046a4:	041b      	lsls	r3, r3, #16
 80046a6:	401a      	ands	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d001      	beq.n	80046b4 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e000      	b.n	80046b6 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	0018      	movs	r0, r3
 80046b8:	46bd      	mov	sp, r7
 80046ba:	b00a      	add	sp, #40	; 0x28
 80046bc:	bdb0      	pop	{r4, r5, r7, pc}
 80046be:	46c0      	nop			; (mov r8, r8)
 80046c0:	40021000 	.word	0x40021000
 80046c4:	ff02ffff 	.word	0xff02ffff
 80046c8:	feffffff 	.word	0xfeffffff

080046cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046cc:	b5b0      	push	{r4, r5, r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d101      	bne.n	80046e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e128      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046e0:	4b96      	ldr	r3, [pc, #600]	; (800493c <HAL_RCC_ClockConfig+0x270>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2201      	movs	r2, #1
 80046e6:	4013      	ands	r3, r2
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d91e      	bls.n	800472c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ee:	4b93      	ldr	r3, [pc, #588]	; (800493c <HAL_RCC_ClockConfig+0x270>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2201      	movs	r2, #1
 80046f4:	4393      	bics	r3, r2
 80046f6:	0019      	movs	r1, r3
 80046f8:	4b90      	ldr	r3, [pc, #576]	; (800493c <HAL_RCC_ClockConfig+0x270>)
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	430a      	orrs	r2, r1
 80046fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004700:	f7fd fbde 	bl	8001ec0 <HAL_GetTick>
 8004704:	0003      	movs	r3, r0
 8004706:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004708:	e009      	b.n	800471e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800470a:	f7fd fbd9 	bl	8001ec0 <HAL_GetTick>
 800470e:	0002      	movs	r2, r0
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	4a8a      	ldr	r2, [pc, #552]	; (8004940 <HAL_RCC_ClockConfig+0x274>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d901      	bls.n	800471e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e109      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800471e:	4b87      	ldr	r3, [pc, #540]	; (800493c <HAL_RCC_ClockConfig+0x270>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2201      	movs	r2, #1
 8004724:	4013      	ands	r3, r2
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d1ee      	bne.n	800470a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2202      	movs	r2, #2
 8004732:	4013      	ands	r3, r2
 8004734:	d009      	beq.n	800474a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004736:	4b83      	ldr	r3, [pc, #524]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	22f0      	movs	r2, #240	; 0xf0
 800473c:	4393      	bics	r3, r2
 800473e:	0019      	movs	r1, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	4b7f      	ldr	r3, [pc, #508]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 8004746:	430a      	orrs	r2, r1
 8004748:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2201      	movs	r2, #1
 8004750:	4013      	ands	r3, r2
 8004752:	d100      	bne.n	8004756 <HAL_RCC_ClockConfig+0x8a>
 8004754:	e089      	b.n	800486a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	2b02      	cmp	r3, #2
 800475c:	d107      	bne.n	800476e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800475e:	4b79      	ldr	r3, [pc, #484]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	2380      	movs	r3, #128	; 0x80
 8004764:	029b      	lsls	r3, r3, #10
 8004766:	4013      	ands	r3, r2
 8004768:	d120      	bne.n	80047ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e0e1      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	2b03      	cmp	r3, #3
 8004774:	d107      	bne.n	8004786 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004776:	4b73      	ldr	r3, [pc, #460]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	2380      	movs	r3, #128	; 0x80
 800477c:	049b      	lsls	r3, r3, #18
 800477e:	4013      	ands	r3, r2
 8004780:	d114      	bne.n	80047ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e0d5      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d106      	bne.n	800479c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800478e:	4b6d      	ldr	r3, [pc, #436]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2204      	movs	r2, #4
 8004794:	4013      	ands	r3, r2
 8004796:	d109      	bne.n	80047ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e0ca      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800479c:	4b69      	ldr	r3, [pc, #420]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	2380      	movs	r3, #128	; 0x80
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	4013      	ands	r3, r2
 80047a6:	d101      	bne.n	80047ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e0c2      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047ac:	4b65      	ldr	r3, [pc, #404]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	2203      	movs	r2, #3
 80047b2:	4393      	bics	r3, r2
 80047b4:	0019      	movs	r1, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	685a      	ldr	r2, [r3, #4]
 80047ba:	4b62      	ldr	r3, [pc, #392]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 80047bc:	430a      	orrs	r2, r1
 80047be:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047c0:	f7fd fb7e 	bl	8001ec0 <HAL_GetTick>
 80047c4:	0003      	movs	r3, r0
 80047c6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d111      	bne.n	80047f4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80047d0:	e009      	b.n	80047e6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d2:	f7fd fb75 	bl	8001ec0 <HAL_GetTick>
 80047d6:	0002      	movs	r2, r0
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	4a58      	ldr	r2, [pc, #352]	; (8004940 <HAL_RCC_ClockConfig+0x274>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d901      	bls.n	80047e6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e0a5      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80047e6:	4b57      	ldr	r3, [pc, #348]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	220c      	movs	r2, #12
 80047ec:	4013      	ands	r3, r2
 80047ee:	2b08      	cmp	r3, #8
 80047f0:	d1ef      	bne.n	80047d2 <HAL_RCC_ClockConfig+0x106>
 80047f2:	e03a      	b.n	800486a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	2b03      	cmp	r3, #3
 80047fa:	d111      	bne.n	8004820 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047fc:	e009      	b.n	8004812 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047fe:	f7fd fb5f 	bl	8001ec0 <HAL_GetTick>
 8004802:	0002      	movs	r2, r0
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	4a4d      	ldr	r2, [pc, #308]	; (8004940 <HAL_RCC_ClockConfig+0x274>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d901      	bls.n	8004812 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e08f      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004812:	4b4c      	ldr	r3, [pc, #304]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	220c      	movs	r2, #12
 8004818:	4013      	ands	r3, r2
 800481a:	2b0c      	cmp	r3, #12
 800481c:	d1ef      	bne.n	80047fe <HAL_RCC_ClockConfig+0x132>
 800481e:	e024      	b.n	800486a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	2b01      	cmp	r3, #1
 8004826:	d11b      	bne.n	8004860 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004828:	e009      	b.n	800483e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800482a:	f7fd fb49 	bl	8001ec0 <HAL_GetTick>
 800482e:	0002      	movs	r2, r0
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	4a42      	ldr	r2, [pc, #264]	; (8004940 <HAL_RCC_ClockConfig+0x274>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d901      	bls.n	800483e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e079      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800483e:	4b41      	ldr	r3, [pc, #260]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	220c      	movs	r2, #12
 8004844:	4013      	ands	r3, r2
 8004846:	2b04      	cmp	r3, #4
 8004848:	d1ef      	bne.n	800482a <HAL_RCC_ClockConfig+0x15e>
 800484a:	e00e      	b.n	800486a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800484c:	f7fd fb38 	bl	8001ec0 <HAL_GetTick>
 8004850:	0002      	movs	r2, r0
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	4a3a      	ldr	r2, [pc, #232]	; (8004940 <HAL_RCC_ClockConfig+0x274>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d901      	bls.n	8004860 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e068      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004860:	4b38      	ldr	r3, [pc, #224]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	220c      	movs	r2, #12
 8004866:	4013      	ands	r3, r2
 8004868:	d1f0      	bne.n	800484c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800486a:	4b34      	ldr	r3, [pc, #208]	; (800493c <HAL_RCC_ClockConfig+0x270>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2201      	movs	r2, #1
 8004870:	4013      	ands	r3, r2
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	429a      	cmp	r2, r3
 8004876:	d21e      	bcs.n	80048b6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004878:	4b30      	ldr	r3, [pc, #192]	; (800493c <HAL_RCC_ClockConfig+0x270>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2201      	movs	r2, #1
 800487e:	4393      	bics	r3, r2
 8004880:	0019      	movs	r1, r3
 8004882:	4b2e      	ldr	r3, [pc, #184]	; (800493c <HAL_RCC_ClockConfig+0x270>)
 8004884:	683a      	ldr	r2, [r7, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800488a:	f7fd fb19 	bl	8001ec0 <HAL_GetTick>
 800488e:	0003      	movs	r3, r0
 8004890:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004892:	e009      	b.n	80048a8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004894:	f7fd fb14 	bl	8001ec0 <HAL_GetTick>
 8004898:	0002      	movs	r2, r0
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	4a28      	ldr	r2, [pc, #160]	; (8004940 <HAL_RCC_ClockConfig+0x274>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d901      	bls.n	80048a8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e044      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a8:	4b24      	ldr	r3, [pc, #144]	; (800493c <HAL_RCC_ClockConfig+0x270>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2201      	movs	r2, #1
 80048ae:	4013      	ands	r3, r2
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d1ee      	bne.n	8004894 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2204      	movs	r2, #4
 80048bc:	4013      	ands	r3, r2
 80048be:	d009      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048c0:	4b20      	ldr	r3, [pc, #128]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4a20      	ldr	r2, [pc, #128]	; (8004948 <HAL_RCC_ClockConfig+0x27c>)
 80048c6:	4013      	ands	r3, r2
 80048c8:	0019      	movs	r1, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68da      	ldr	r2, [r3, #12]
 80048ce:	4b1d      	ldr	r3, [pc, #116]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 80048d0:	430a      	orrs	r2, r1
 80048d2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2208      	movs	r2, #8
 80048da:	4013      	ands	r3, r2
 80048dc:	d00a      	beq.n	80048f4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80048de:	4b19      	ldr	r3, [pc, #100]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	4a1a      	ldr	r2, [pc, #104]	; (800494c <HAL_RCC_ClockConfig+0x280>)
 80048e4:	4013      	ands	r3, r2
 80048e6:	0019      	movs	r1, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	00da      	lsls	r2, r3, #3
 80048ee:	4b15      	ldr	r3, [pc, #84]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 80048f0:	430a      	orrs	r2, r1
 80048f2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048f4:	f000 f832 	bl	800495c <HAL_RCC_GetSysClockFreq>
 80048f8:	0001      	movs	r1, r0
 80048fa:	4b12      	ldr	r3, [pc, #72]	; (8004944 <HAL_RCC_ClockConfig+0x278>)
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	091b      	lsrs	r3, r3, #4
 8004900:	220f      	movs	r2, #15
 8004902:	4013      	ands	r3, r2
 8004904:	4a12      	ldr	r2, [pc, #72]	; (8004950 <HAL_RCC_ClockConfig+0x284>)
 8004906:	5cd3      	ldrb	r3, [r2, r3]
 8004908:	000a      	movs	r2, r1
 800490a:	40da      	lsrs	r2, r3
 800490c:	4b11      	ldr	r3, [pc, #68]	; (8004954 <HAL_RCC_ClockConfig+0x288>)
 800490e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004910:	4b11      	ldr	r3, [pc, #68]	; (8004958 <HAL_RCC_ClockConfig+0x28c>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	250b      	movs	r5, #11
 8004916:	197c      	adds	r4, r7, r5
 8004918:	0018      	movs	r0, r3
 800491a:	f7fd fa8b 	bl	8001e34 <HAL_InitTick>
 800491e:	0003      	movs	r3, r0
 8004920:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004922:	197b      	adds	r3, r7, r5
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d002      	beq.n	8004930 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800492a:	197b      	adds	r3, r7, r5
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	e000      	b.n	8004932 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	0018      	movs	r0, r3
 8004934:	46bd      	mov	sp, r7
 8004936:	b004      	add	sp, #16
 8004938:	bdb0      	pop	{r4, r5, r7, pc}
 800493a:	46c0      	nop			; (mov r8, r8)
 800493c:	40022000 	.word	0x40022000
 8004940:	00001388 	.word	0x00001388
 8004944:	40021000 	.word	0x40021000
 8004948:	fffff8ff 	.word	0xfffff8ff
 800494c:	ffffc7ff 	.word	0xffffc7ff
 8004950:	0800bdb4 	.word	0x0800bdb4
 8004954:	20000000 	.word	0x20000000
 8004958:	20000008 	.word	0x20000008

0800495c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800495c:	b5b0      	push	{r4, r5, r7, lr}
 800495e:	b08e      	sub	sp, #56	; 0x38
 8004960:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004962:	4b4c      	ldr	r3, [pc, #304]	; (8004a94 <HAL_RCC_GetSysClockFreq+0x138>)
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004968:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800496a:	230c      	movs	r3, #12
 800496c:	4013      	ands	r3, r2
 800496e:	2b0c      	cmp	r3, #12
 8004970:	d014      	beq.n	800499c <HAL_RCC_GetSysClockFreq+0x40>
 8004972:	d900      	bls.n	8004976 <HAL_RCC_GetSysClockFreq+0x1a>
 8004974:	e07b      	b.n	8004a6e <HAL_RCC_GetSysClockFreq+0x112>
 8004976:	2b04      	cmp	r3, #4
 8004978:	d002      	beq.n	8004980 <HAL_RCC_GetSysClockFreq+0x24>
 800497a:	2b08      	cmp	r3, #8
 800497c:	d00b      	beq.n	8004996 <HAL_RCC_GetSysClockFreq+0x3a>
 800497e:	e076      	b.n	8004a6e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004980:	4b44      	ldr	r3, [pc, #272]	; (8004a94 <HAL_RCC_GetSysClockFreq+0x138>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2210      	movs	r2, #16
 8004986:	4013      	ands	r3, r2
 8004988:	d002      	beq.n	8004990 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800498a:	4b43      	ldr	r3, [pc, #268]	; (8004a98 <HAL_RCC_GetSysClockFreq+0x13c>)
 800498c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800498e:	e07c      	b.n	8004a8a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8004990:	4b42      	ldr	r3, [pc, #264]	; (8004a9c <HAL_RCC_GetSysClockFreq+0x140>)
 8004992:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004994:	e079      	b.n	8004a8a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004996:	4b42      	ldr	r3, [pc, #264]	; (8004aa0 <HAL_RCC_GetSysClockFreq+0x144>)
 8004998:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800499a:	e076      	b.n	8004a8a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800499c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800499e:	0c9a      	lsrs	r2, r3, #18
 80049a0:	230f      	movs	r3, #15
 80049a2:	401a      	ands	r2, r3
 80049a4:	4b3f      	ldr	r3, [pc, #252]	; (8004aa4 <HAL_RCC_GetSysClockFreq+0x148>)
 80049a6:	5c9b      	ldrb	r3, [r3, r2]
 80049a8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80049aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049ac:	0d9a      	lsrs	r2, r3, #22
 80049ae:	2303      	movs	r3, #3
 80049b0:	4013      	ands	r3, r2
 80049b2:	3301      	adds	r3, #1
 80049b4:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049b6:	4b37      	ldr	r3, [pc, #220]	; (8004a94 <HAL_RCC_GetSysClockFreq+0x138>)
 80049b8:	68da      	ldr	r2, [r3, #12]
 80049ba:	2380      	movs	r3, #128	; 0x80
 80049bc:	025b      	lsls	r3, r3, #9
 80049be:	4013      	ands	r3, r2
 80049c0:	d01a      	beq.n	80049f8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80049c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c4:	61bb      	str	r3, [r7, #24]
 80049c6:	2300      	movs	r3, #0
 80049c8:	61fb      	str	r3, [r7, #28]
 80049ca:	4a35      	ldr	r2, [pc, #212]	; (8004aa0 <HAL_RCC_GetSysClockFreq+0x144>)
 80049cc:	2300      	movs	r3, #0
 80049ce:	69b8      	ldr	r0, [r7, #24]
 80049d0:	69f9      	ldr	r1, [r7, #28]
 80049d2:	f7fb fc57 	bl	8000284 <__aeabi_lmul>
 80049d6:	0002      	movs	r2, r0
 80049d8:	000b      	movs	r3, r1
 80049da:	0010      	movs	r0, r2
 80049dc:	0019      	movs	r1, r3
 80049de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e0:	613b      	str	r3, [r7, #16]
 80049e2:	2300      	movs	r3, #0
 80049e4:	617b      	str	r3, [r7, #20]
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f7fb fc2b 	bl	8000244 <__aeabi_uldivmod>
 80049ee:	0002      	movs	r2, r0
 80049f0:	000b      	movs	r3, r1
 80049f2:	0013      	movs	r3, r2
 80049f4:	637b      	str	r3, [r7, #52]	; 0x34
 80049f6:	e037      	b.n	8004a68 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80049f8:	4b26      	ldr	r3, [pc, #152]	; (8004a94 <HAL_RCC_GetSysClockFreq+0x138>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2210      	movs	r2, #16
 80049fe:	4013      	ands	r3, r2
 8004a00:	d01a      	beq.n	8004a38 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8004a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a04:	60bb      	str	r3, [r7, #8]
 8004a06:	2300      	movs	r3, #0
 8004a08:	60fb      	str	r3, [r7, #12]
 8004a0a:	4a23      	ldr	r2, [pc, #140]	; (8004a98 <HAL_RCC_GetSysClockFreq+0x13c>)
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	68b8      	ldr	r0, [r7, #8]
 8004a10:	68f9      	ldr	r1, [r7, #12]
 8004a12:	f7fb fc37 	bl	8000284 <__aeabi_lmul>
 8004a16:	0002      	movs	r2, r0
 8004a18:	000b      	movs	r3, r1
 8004a1a:	0010      	movs	r0, r2
 8004a1c:	0019      	movs	r1, r3
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a20:	603b      	str	r3, [r7, #0]
 8004a22:	2300      	movs	r3, #0
 8004a24:	607b      	str	r3, [r7, #4]
 8004a26:	683a      	ldr	r2, [r7, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f7fb fc0b 	bl	8000244 <__aeabi_uldivmod>
 8004a2e:	0002      	movs	r2, r0
 8004a30:	000b      	movs	r3, r1
 8004a32:	0013      	movs	r3, r2
 8004a34:	637b      	str	r3, [r7, #52]	; 0x34
 8004a36:	e017      	b.n	8004a68 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a3a:	0018      	movs	r0, r3
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	0019      	movs	r1, r3
 8004a40:	4a16      	ldr	r2, [pc, #88]	; (8004a9c <HAL_RCC_GetSysClockFreq+0x140>)
 8004a42:	2300      	movs	r3, #0
 8004a44:	f7fb fc1e 	bl	8000284 <__aeabi_lmul>
 8004a48:	0002      	movs	r2, r0
 8004a4a:	000b      	movs	r3, r1
 8004a4c:	0010      	movs	r0, r2
 8004a4e:	0019      	movs	r1, r3
 8004a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a52:	001c      	movs	r4, r3
 8004a54:	2300      	movs	r3, #0
 8004a56:	001d      	movs	r5, r3
 8004a58:	0022      	movs	r2, r4
 8004a5a:	002b      	movs	r3, r5
 8004a5c:	f7fb fbf2 	bl	8000244 <__aeabi_uldivmod>
 8004a60:	0002      	movs	r2, r0
 8004a62:	000b      	movs	r3, r1
 8004a64:	0013      	movs	r3, r2
 8004a66:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8004a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a6a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004a6c:	e00d      	b.n	8004a8a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004a6e:	4b09      	ldr	r3, [pc, #36]	; (8004a94 <HAL_RCC_GetSysClockFreq+0x138>)
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	0b5b      	lsrs	r3, r3, #13
 8004a74:	2207      	movs	r2, #7
 8004a76:	4013      	ands	r3, r2
 8004a78:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004a7a:	6a3b      	ldr	r3, [r7, #32]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	2280      	movs	r2, #128	; 0x80
 8004a80:	0212      	lsls	r2, r2, #8
 8004a82:	409a      	lsls	r2, r3
 8004a84:	0013      	movs	r3, r2
 8004a86:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004a88:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	b00e      	add	sp, #56	; 0x38
 8004a92:	bdb0      	pop	{r4, r5, r7, pc}
 8004a94:	40021000 	.word	0x40021000
 8004a98:	003d0900 	.word	0x003d0900
 8004a9c:	00f42400 	.word	0x00f42400
 8004aa0:	007a1200 	.word	0x007a1200
 8004aa4:	0800bdcc 	.word	0x0800bdcc

08004aa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004aac:	4b02      	ldr	r3, [pc, #8]	; (8004ab8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004aae:	681b      	ldr	r3, [r3, #0]
}
 8004ab0:	0018      	movs	r0, r3
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	46c0      	nop			; (mov r8, r8)
 8004ab8:	20000000 	.word	0x20000000

08004abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ac0:	f7ff fff2 	bl	8004aa8 <HAL_RCC_GetHCLKFreq>
 8004ac4:	0001      	movs	r1, r0
 8004ac6:	4b06      	ldr	r3, [pc, #24]	; (8004ae0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	0a1b      	lsrs	r3, r3, #8
 8004acc:	2207      	movs	r2, #7
 8004ace:	4013      	ands	r3, r2
 8004ad0:	4a04      	ldr	r2, [pc, #16]	; (8004ae4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ad2:	5cd3      	ldrb	r3, [r2, r3]
 8004ad4:	40d9      	lsrs	r1, r3
 8004ad6:	000b      	movs	r3, r1
}
 8004ad8:	0018      	movs	r0, r3
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	46c0      	nop			; (mov r8, r8)
 8004ae0:	40021000 	.word	0x40021000
 8004ae4:	0800bdc4 	.word	0x0800bdc4

08004ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004aec:	f7ff ffdc 	bl	8004aa8 <HAL_RCC_GetHCLKFreq>
 8004af0:	0001      	movs	r1, r0
 8004af2:	4b06      	ldr	r3, [pc, #24]	; (8004b0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	0adb      	lsrs	r3, r3, #11
 8004af8:	2207      	movs	r2, #7
 8004afa:	4013      	ands	r3, r2
 8004afc:	4a04      	ldr	r2, [pc, #16]	; (8004b10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004afe:	5cd3      	ldrb	r3, [r2, r3]
 8004b00:	40d9      	lsrs	r1, r3
 8004b02:	000b      	movs	r3, r1
}
 8004b04:	0018      	movs	r0, r3
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	46c0      	nop			; (mov r8, r8)
 8004b0c:	40021000 	.word	0x40021000
 8004b10:	0800bdc4 	.word	0x0800bdc4

08004b14 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8004b1c:	2317      	movs	r3, #23
 8004b1e:	18fb      	adds	r3, r7, r3
 8004b20:	2200      	movs	r2, #0
 8004b22:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2220      	movs	r2, #32
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	d106      	bne.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	2380      	movs	r3, #128	; 0x80
 8004b34:	011b      	lsls	r3, r3, #4
 8004b36:	4013      	ands	r3, r2
 8004b38:	d100      	bne.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x28>
 8004b3a:	e104      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b3c:	4bb1      	ldr	r3, [pc, #708]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004b3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b40:	2380      	movs	r3, #128	; 0x80
 8004b42:	055b      	lsls	r3, r3, #21
 8004b44:	4013      	ands	r3, r2
 8004b46:	d10a      	bne.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b48:	4bae      	ldr	r3, [pc, #696]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004b4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b4c:	4bad      	ldr	r3, [pc, #692]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004b4e:	2180      	movs	r1, #128	; 0x80
 8004b50:	0549      	lsls	r1, r1, #21
 8004b52:	430a      	orrs	r2, r1
 8004b54:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004b56:	2317      	movs	r3, #23
 8004b58:	18fb      	adds	r3, r7, r3
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b5e:	4baa      	ldr	r3, [pc, #680]	; (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	2380      	movs	r3, #128	; 0x80
 8004b64:	005b      	lsls	r3, r3, #1
 8004b66:	4013      	ands	r3, r2
 8004b68:	d11a      	bne.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b6a:	4ba7      	ldr	r3, [pc, #668]	; (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	4ba6      	ldr	r3, [pc, #664]	; (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b70:	2180      	movs	r1, #128	; 0x80
 8004b72:	0049      	lsls	r1, r1, #1
 8004b74:	430a      	orrs	r2, r1
 8004b76:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b78:	f7fd f9a2 	bl	8001ec0 <HAL_GetTick>
 8004b7c:	0003      	movs	r3, r0
 8004b7e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b80:	e008      	b.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b82:	f7fd f99d 	bl	8001ec0 <HAL_GetTick>
 8004b86:	0002      	movs	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b64      	cmp	r3, #100	; 0x64
 8004b8e:	d901      	bls.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e133      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b94:	4b9c      	ldr	r3, [pc, #624]	; (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	2380      	movs	r3, #128	; 0x80
 8004b9a:	005b      	lsls	r3, r3, #1
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	d0f0      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004ba0:	4b98      	ldr	r3, [pc, #608]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	23c0      	movs	r3, #192	; 0xc0
 8004ba6:	039b      	lsls	r3, r3, #14
 8004ba8:	4013      	ands	r3, r2
 8004baa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685a      	ldr	r2, [r3, #4]
 8004bb0:	23c0      	movs	r3, #192	; 0xc0
 8004bb2:	039b      	lsls	r3, r3, #14
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d107      	bne.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	689a      	ldr	r2, [r3, #8]
 8004bc0:	23c0      	movs	r3, #192	; 0xc0
 8004bc2:	039b      	lsls	r3, r3, #14
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	68fa      	ldr	r2, [r7, #12]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d013      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685a      	ldr	r2, [r3, #4]
 8004bd0:	23c0      	movs	r3, #192	; 0xc0
 8004bd2:	029b      	lsls	r3, r3, #10
 8004bd4:	401a      	ands	r2, r3
 8004bd6:	23c0      	movs	r3, #192	; 0xc0
 8004bd8:	029b      	lsls	r3, r3, #10
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d10a      	bne.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004bde:	4b89      	ldr	r3, [pc, #548]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	2380      	movs	r3, #128	; 0x80
 8004be4:	029b      	lsls	r3, r3, #10
 8004be6:	401a      	ands	r2, r3
 8004be8:	2380      	movs	r3, #128	; 0x80
 8004bea:	029b      	lsls	r3, r3, #10
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d101      	bne.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e103      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004bf4:	4b83      	ldr	r3, [pc, #524]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004bf6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004bf8:	23c0      	movs	r3, #192	; 0xc0
 8004bfa:	029b      	lsls	r3, r3, #10
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d049      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685a      	ldr	r2, [r3, #4]
 8004c0a:	23c0      	movs	r3, #192	; 0xc0
 8004c0c:	029b      	lsls	r3, r3, #10
 8004c0e:	4013      	ands	r3, r2
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d004      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2220      	movs	r2, #32
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	d10d      	bne.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	23c0      	movs	r3, #192	; 0xc0
 8004c26:	029b      	lsls	r3, r3, #10
 8004c28:	4013      	ands	r3, r2
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d034      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	2380      	movs	r3, #128	; 0x80
 8004c36:	011b      	lsls	r3, r3, #4
 8004c38:	4013      	ands	r3, r2
 8004c3a:	d02e      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004c3c:	4b71      	ldr	r3, [pc, #452]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c40:	4a72      	ldr	r2, [pc, #456]	; (8004e0c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8004c42:	4013      	ands	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c46:	4b6f      	ldr	r3, [pc, #444]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c4a:	4b6e      	ldr	r3, [pc, #440]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c4c:	2180      	movs	r1, #128	; 0x80
 8004c4e:	0309      	lsls	r1, r1, #12
 8004c50:	430a      	orrs	r2, r1
 8004c52:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c54:	4b6b      	ldr	r3, [pc, #428]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c56:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c58:	4b6a      	ldr	r3, [pc, #424]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c5a:	496d      	ldr	r1, [pc, #436]	; (8004e10 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8004c5c:	400a      	ands	r2, r1
 8004c5e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004c60:	4b68      	ldr	r3, [pc, #416]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	2380      	movs	r3, #128	; 0x80
 8004c6a:	005b      	lsls	r3, r3, #1
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d014      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c70:	f7fd f926 	bl	8001ec0 <HAL_GetTick>
 8004c74:	0003      	movs	r3, r0
 8004c76:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c78:	e009      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c7a:	f7fd f921 	bl	8001ec0 <HAL_GetTick>
 8004c7e:	0002      	movs	r2, r0
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	4a63      	ldr	r2, [pc, #396]	; (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d901      	bls.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e0b6      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004c8e:	4b5d      	ldr	r3, [pc, #372]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004c92:	2380      	movs	r3, #128	; 0x80
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	4013      	ands	r3, r2
 8004c98:	d0ef      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	2380      	movs	r3, #128	; 0x80
 8004ca0:	011b      	lsls	r3, r3, #4
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	d01f      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	689a      	ldr	r2, [r3, #8]
 8004caa:	23c0      	movs	r3, #192	; 0xc0
 8004cac:	029b      	lsls	r3, r3, #10
 8004cae:	401a      	ands	r2, r3
 8004cb0:	23c0      	movs	r3, #192	; 0xc0
 8004cb2:	029b      	lsls	r3, r3, #10
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d10c      	bne.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004cb8:	4b52      	ldr	r3, [pc, #328]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a56      	ldr	r2, [pc, #344]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	0019      	movs	r1, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	689a      	ldr	r2, [r3, #8]
 8004cc6:	23c0      	movs	r3, #192	; 0xc0
 8004cc8:	039b      	lsls	r3, r3, #14
 8004cca:	401a      	ands	r2, r3
 8004ccc:	4b4d      	ldr	r3, [pc, #308]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	601a      	str	r2, [r3, #0]
 8004cd2:	4b4c      	ldr	r3, [pc, #304]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004cd4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	689a      	ldr	r2, [r3, #8]
 8004cda:	23c0      	movs	r3, #192	; 0xc0
 8004cdc:	029b      	lsls	r3, r3, #10
 8004cde:	401a      	ands	r2, r3
 8004ce0:	4b48      	ldr	r3, [pc, #288]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2220      	movs	r2, #32
 8004cec:	4013      	ands	r3, r2
 8004cee:	d01f      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	23c0      	movs	r3, #192	; 0xc0
 8004cf6:	029b      	lsls	r3, r3, #10
 8004cf8:	401a      	ands	r2, r3
 8004cfa:	23c0      	movs	r3, #192	; 0xc0
 8004cfc:	029b      	lsls	r3, r3, #10
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d10c      	bne.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x208>
 8004d02:	4b40      	ldr	r3, [pc, #256]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a44      	ldr	r2, [pc, #272]	; (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d08:	4013      	ands	r3, r2
 8004d0a:	0019      	movs	r1, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	23c0      	movs	r3, #192	; 0xc0
 8004d12:	039b      	lsls	r3, r3, #14
 8004d14:	401a      	ands	r2, r3
 8004d16:	4b3b      	ldr	r3, [pc, #236]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	601a      	str	r2, [r3, #0]
 8004d1c:	4b39      	ldr	r3, [pc, #228]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d1e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685a      	ldr	r2, [r3, #4]
 8004d24:	23c0      	movs	r3, #192	; 0xc0
 8004d26:	029b      	lsls	r3, r3, #10
 8004d28:	401a      	ands	r2, r3
 8004d2a:	4b36      	ldr	r3, [pc, #216]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004d30:	2317      	movs	r3, #23
 8004d32:	18fb      	adds	r3, r7, r3
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d105      	bne.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d3a:	4b32      	ldr	r3, [pc, #200]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d3e:	4b31      	ldr	r3, [pc, #196]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d40:	4936      	ldr	r1, [pc, #216]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004d42:	400a      	ands	r2, r1
 8004d44:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	d009      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d50:	4b2c      	ldr	r3, [pc, #176]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d54:	2203      	movs	r2, #3
 8004d56:	4393      	bics	r3, r2
 8004d58:	0019      	movs	r1, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68da      	ldr	r2, [r3, #12]
 8004d5e:	4b29      	ldr	r3, [pc, #164]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d60:	430a      	orrs	r2, r1
 8004d62:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2202      	movs	r2, #2
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	d009      	beq.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d6e:	4b25      	ldr	r3, [pc, #148]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d72:	220c      	movs	r2, #12
 8004d74:	4393      	bics	r3, r2
 8004d76:	0019      	movs	r1, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	4b21      	ldr	r3, [pc, #132]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2204      	movs	r2, #4
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d009      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d8c:	4b1d      	ldr	r3, [pc, #116]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d90:	4a23      	ldr	r2, [pc, #140]	; (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8004d92:	4013      	ands	r3, r2
 8004d94:	0019      	movs	r1, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	695a      	ldr	r2, [r3, #20]
 8004d9a:	4b1a      	ldr	r3, [pc, #104]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2208      	movs	r2, #8
 8004da6:	4013      	ands	r3, r2
 8004da8:	d009      	beq.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004daa:	4b16      	ldr	r3, [pc, #88]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dae:	4a1d      	ldr	r2, [pc, #116]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004db0:	4013      	ands	r3, r2
 8004db2:	0019      	movs	r1, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	699a      	ldr	r2, [r3, #24]
 8004db8:	4b12      	ldr	r3, [pc, #72]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2240      	movs	r2, #64	; 0x40
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	d009      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004dc8:	4b0e      	ldr	r3, [pc, #56]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dcc:	4a16      	ldr	r2, [pc, #88]	; (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004dce:	4013      	ands	r3, r2
 8004dd0:	0019      	movs	r1, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a1a      	ldr	r2, [r3, #32]
 8004dd6:	4b0b      	ldr	r3, [pc, #44]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2280      	movs	r2, #128	; 0x80
 8004de2:	4013      	ands	r3, r2
 8004de4:	d009      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004de6:	4b07      	ldr	r3, [pc, #28]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dea:	4a10      	ldr	r2, [pc, #64]	; (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8004dec:	4013      	ands	r3, r2
 8004dee:	0019      	movs	r1, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	69da      	ldr	r2, [r3, #28]
 8004df4:	4b03      	ldr	r3, [pc, #12]	; (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004df6:	430a      	orrs	r2, r1
 8004df8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	0018      	movs	r0, r3
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b006      	add	sp, #24
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	40021000 	.word	0x40021000
 8004e08:	40007000 	.word	0x40007000
 8004e0c:	fffcffff 	.word	0xfffcffff
 8004e10:	fff7ffff 	.word	0xfff7ffff
 8004e14:	00001388 	.word	0x00001388
 8004e18:	ffcfffff 	.word	0xffcfffff
 8004e1c:	efffffff 	.word	0xefffffff
 8004e20:	fffff3ff 	.word	0xfffff3ff
 8004e24:	ffffcfff 	.word	0xffffcfff
 8004e28:	fbffffff 	.word	0xfbffffff
 8004e2c:	fff3ffff 	.word	0xfff3ffff

08004e30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e083      	b.n	8004f4a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d109      	bne.n	8004e5e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685a      	ldr	r2, [r3, #4]
 8004e4e:	2382      	movs	r3, #130	; 0x82
 8004e50:	005b      	lsls	r3, r3, #1
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d009      	beq.n	8004e6a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	61da      	str	r2, [r3, #28]
 8004e5c:	e005      	b.n	8004e6a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2251      	movs	r2, #81	; 0x51
 8004e74:	5c9b      	ldrb	r3, [r3, r2]
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d107      	bne.n	8004e8c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2250      	movs	r2, #80	; 0x50
 8004e80:	2100      	movs	r1, #0
 8004e82:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	0018      	movs	r0, r3
 8004e88:	f7fc fa6e 	bl	8001368 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2251      	movs	r2, #81	; 0x51
 8004e90:	2102      	movs	r1, #2
 8004e92:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2140      	movs	r1, #64	; 0x40
 8004ea0:	438a      	bics	r2, r1
 8004ea2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685a      	ldr	r2, [r3, #4]
 8004ea8:	2382      	movs	r3, #130	; 0x82
 8004eaa:	005b      	lsls	r3, r3, #1
 8004eac:	401a      	ands	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6899      	ldr	r1, [r3, #8]
 8004eb2:	2384      	movs	r3, #132	; 0x84
 8004eb4:	021b      	lsls	r3, r3, #8
 8004eb6:	400b      	ands	r3, r1
 8004eb8:	431a      	orrs	r2, r3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	68d9      	ldr	r1, [r3, #12]
 8004ebe:	2380      	movs	r3, #128	; 0x80
 8004ec0:	011b      	lsls	r3, r3, #4
 8004ec2:	400b      	ands	r3, r1
 8004ec4:	431a      	orrs	r2, r3
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	2102      	movs	r1, #2
 8004ecc:	400b      	ands	r3, r1
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	695b      	ldr	r3, [r3, #20]
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	400b      	ands	r3, r1
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6999      	ldr	r1, [r3, #24]
 8004ede:	2380      	movs	r3, #128	; 0x80
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	400b      	ands	r3, r1
 8004ee4:	431a      	orrs	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	69db      	ldr	r3, [r3, #28]
 8004eea:	2138      	movs	r1, #56	; 0x38
 8004eec:	400b      	ands	r3, r1
 8004eee:	431a      	orrs	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	2180      	movs	r1, #128	; 0x80
 8004ef6:	400b      	ands	r3, r1
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	0011      	movs	r1, r2
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f00:	2380      	movs	r3, #128	; 0x80
 8004f02:	019b      	lsls	r3, r3, #6
 8004f04:	401a      	ands	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	0c1b      	lsrs	r3, r3, #16
 8004f14:	2204      	movs	r2, #4
 8004f16:	4013      	ands	r3, r2
 8004f18:	0019      	movs	r1, r3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1e:	2210      	movs	r2, #16
 8004f20:	401a      	ands	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69da      	ldr	r2, [r3, #28]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4907      	ldr	r1, [pc, #28]	; (8004f54 <HAL_SPI_Init+0x124>)
 8004f36:	400a      	ands	r2, r1
 8004f38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2251      	movs	r2, #81	; 0x51
 8004f44:	2101      	movs	r1, #1
 8004f46:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	0018      	movs	r0, r3
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	b002      	add	sp, #8
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	46c0      	nop			; (mov r8, r8)
 8004f54:	fffff7ff 	.word	0xfffff7ff

08004f58 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b088      	sub	sp, #32
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	603b      	str	r3, [r7, #0]
 8004f64:	1dbb      	adds	r3, r7, #6
 8004f66:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004f68:	231f      	movs	r3, #31
 8004f6a:	18fb      	adds	r3, r7, r3
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2250      	movs	r2, #80	; 0x50
 8004f74:	5c9b      	ldrb	r3, [r3, r2]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d101      	bne.n	8004f7e <HAL_SPI_Transmit+0x26>
 8004f7a:	2302      	movs	r3, #2
 8004f7c:	e145      	b.n	800520a <HAL_SPI_Transmit+0x2b2>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2250      	movs	r2, #80	; 0x50
 8004f82:	2101      	movs	r1, #1
 8004f84:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f86:	f7fc ff9b 	bl	8001ec0 <HAL_GetTick>
 8004f8a:	0003      	movs	r3, r0
 8004f8c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004f8e:	2316      	movs	r3, #22
 8004f90:	18fb      	adds	r3, r7, r3
 8004f92:	1dba      	adds	r2, r7, #6
 8004f94:	8812      	ldrh	r2, [r2, #0]
 8004f96:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2251      	movs	r2, #81	; 0x51
 8004f9c:	5c9b      	ldrb	r3, [r3, r2]
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d004      	beq.n	8004fae <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004fa4:	231f      	movs	r3, #31
 8004fa6:	18fb      	adds	r3, r7, r3
 8004fa8:	2202      	movs	r2, #2
 8004faa:	701a      	strb	r2, [r3, #0]
    goto error;
 8004fac:	e126      	b.n	80051fc <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d003      	beq.n	8004fbc <HAL_SPI_Transmit+0x64>
 8004fb4:	1dbb      	adds	r3, r7, #6
 8004fb6:	881b      	ldrh	r3, [r3, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d104      	bne.n	8004fc6 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004fbc:	231f      	movs	r3, #31
 8004fbe:	18fb      	adds	r3, r7, r3
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	701a      	strb	r2, [r3, #0]
    goto error;
 8004fc4:	e11a      	b.n	80051fc <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2251      	movs	r2, #81	; 0x51
 8004fca:	2103      	movs	r1, #3
 8004fcc:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	1dba      	adds	r2, r7, #6
 8004fde:	8812      	ldrh	r2, [r2, #0]
 8004fe0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	1dba      	adds	r2, r7, #6
 8004fe6:	8812      	ldrh	r2, [r2, #0]
 8004fe8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	2380      	movs	r3, #128	; 0x80
 800500e:	021b      	lsls	r3, r3, #8
 8005010:	429a      	cmp	r2, r3
 8005012:	d110      	bne.n	8005036 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2140      	movs	r1, #64	; 0x40
 8005020:	438a      	bics	r2, r1
 8005022:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2180      	movs	r1, #128	; 0x80
 8005030:	01c9      	lsls	r1, r1, #7
 8005032:	430a      	orrs	r2, r1
 8005034:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2240      	movs	r2, #64	; 0x40
 800503e:	4013      	ands	r3, r2
 8005040:	2b40      	cmp	r3, #64	; 0x40
 8005042:	d007      	beq.n	8005054 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	2140      	movs	r1, #64	; 0x40
 8005050:	430a      	orrs	r2, r1
 8005052:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	68da      	ldr	r2, [r3, #12]
 8005058:	2380      	movs	r3, #128	; 0x80
 800505a:	011b      	lsls	r3, r3, #4
 800505c:	429a      	cmp	r2, r3
 800505e:	d152      	bne.n	8005106 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d004      	beq.n	8005072 <HAL_SPI_Transmit+0x11a>
 8005068:	2316      	movs	r3, #22
 800506a:	18fb      	adds	r3, r7, r3
 800506c:	881b      	ldrh	r3, [r3, #0]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d143      	bne.n	80050fa <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005076:	881a      	ldrh	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005082:	1c9a      	adds	r2, r3, #2
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800508c:	b29b      	uxth	r3, r3
 800508e:	3b01      	subs	r3, #1
 8005090:	b29a      	uxth	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005096:	e030      	b.n	80050fa <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	2202      	movs	r2, #2
 80050a0:	4013      	ands	r3, r2
 80050a2:	2b02      	cmp	r3, #2
 80050a4:	d112      	bne.n	80050cc <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050aa:	881a      	ldrh	r2, [r3, #0]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b6:	1c9a      	adds	r2, r3, #2
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	3b01      	subs	r3, #1
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	86da      	strh	r2, [r3, #54]	; 0x36
 80050ca:	e016      	b.n	80050fa <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050cc:	f7fc fef8 	bl	8001ec0 <HAL_GetTick>
 80050d0:	0002      	movs	r2, r0
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	683a      	ldr	r2, [r7, #0]
 80050d8:	429a      	cmp	r2, r3
 80050da:	d802      	bhi.n	80050e2 <HAL_SPI_Transmit+0x18a>
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	3301      	adds	r3, #1
 80050e0:	d102      	bne.n	80050e8 <HAL_SPI_Transmit+0x190>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d108      	bne.n	80050fa <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 80050e8:	231f      	movs	r3, #31
 80050ea:	18fb      	adds	r3, r7, r3
 80050ec:	2203      	movs	r2, #3
 80050ee:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2251      	movs	r2, #81	; 0x51
 80050f4:	2101      	movs	r1, #1
 80050f6:	5499      	strb	r1, [r3, r2]
          goto error;
 80050f8:	e080      	b.n	80051fc <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1c9      	bne.n	8005098 <HAL_SPI_Transmit+0x140>
 8005104:	e053      	b.n	80051ae <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d004      	beq.n	8005118 <HAL_SPI_Transmit+0x1c0>
 800510e:	2316      	movs	r3, #22
 8005110:	18fb      	adds	r3, r7, r3
 8005112:	881b      	ldrh	r3, [r3, #0]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d145      	bne.n	80051a4 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	330c      	adds	r3, #12
 8005122:	7812      	ldrb	r2, [r2, #0]
 8005124:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512a:	1c5a      	adds	r2, r3, #1
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800513e:	e031      	b.n	80051a4 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	2202      	movs	r2, #2
 8005148:	4013      	ands	r3, r2
 800514a:	2b02      	cmp	r3, #2
 800514c:	d113      	bne.n	8005176 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	330c      	adds	r3, #12
 8005158:	7812      	ldrb	r2, [r2, #0]
 800515a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005160:	1c5a      	adds	r2, r3, #1
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800516a:	b29b      	uxth	r3, r3
 800516c:	3b01      	subs	r3, #1
 800516e:	b29a      	uxth	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	86da      	strh	r2, [r3, #54]	; 0x36
 8005174:	e016      	b.n	80051a4 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005176:	f7fc fea3 	bl	8001ec0 <HAL_GetTick>
 800517a:	0002      	movs	r2, r0
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	683a      	ldr	r2, [r7, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d802      	bhi.n	800518c <HAL_SPI_Transmit+0x234>
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	3301      	adds	r3, #1
 800518a:	d102      	bne.n	8005192 <HAL_SPI_Transmit+0x23a>
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d108      	bne.n	80051a4 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8005192:	231f      	movs	r3, #31
 8005194:	18fb      	adds	r3, r7, r3
 8005196:	2203      	movs	r2, #3
 8005198:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2251      	movs	r2, #81	; 0x51
 800519e:	2101      	movs	r1, #1
 80051a0:	5499      	strb	r1, [r3, r2]
          goto error;
 80051a2:	e02b      	b.n	80051fc <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051a8:	b29b      	uxth	r3, r3
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d1c8      	bne.n	8005140 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051ae:	69ba      	ldr	r2, [r7, #24]
 80051b0:	6839      	ldr	r1, [r7, #0]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	0018      	movs	r0, r3
 80051b6:	f001 f805 	bl	80061c4 <SPI_EndRxTxTransaction>
 80051ba:	1e03      	subs	r3, r0, #0
 80051bc:	d002      	beq.n	80051c4 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2220      	movs	r2, #32
 80051c2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d10a      	bne.n	80051e2 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051cc:	2300      	movs	r3, #0
 80051ce:	613b      	str	r3, [r7, #16]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	613b      	str	r3, [r7, #16]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	613b      	str	r3, [r7, #16]
 80051e0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d004      	beq.n	80051f4 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 80051ea:	231f      	movs	r3, #31
 80051ec:	18fb      	adds	r3, r7, r3
 80051ee:	2201      	movs	r2, #1
 80051f0:	701a      	strb	r2, [r3, #0]
 80051f2:	e003      	b.n	80051fc <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2251      	movs	r2, #81	; 0x51
 80051f8:	2101      	movs	r1, #1
 80051fa:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2250      	movs	r2, #80	; 0x50
 8005200:	2100      	movs	r1, #0
 8005202:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005204:	231f      	movs	r3, #31
 8005206:	18fb      	adds	r3, r7, r3
 8005208:	781b      	ldrb	r3, [r3, #0]
}
 800520a:	0018      	movs	r0, r3
 800520c:	46bd      	mov	sp, r7
 800520e:	b008      	add	sp, #32
 8005210:	bd80      	pop	{r7, pc}
	...

08005214 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005214:	b590      	push	{r4, r7, lr}
 8005216:	b089      	sub	sp, #36	; 0x24
 8005218:	af02      	add	r7, sp, #8
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	603b      	str	r3, [r7, #0]
 8005220:	1dbb      	adds	r3, r7, #6
 8005222:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005224:	2117      	movs	r1, #23
 8005226:	187b      	adds	r3, r7, r1
 8005228:	2200      	movs	r2, #0
 800522a:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2251      	movs	r2, #81	; 0x51
 8005230:	5c9b      	ldrb	r3, [r3, r2]
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b01      	cmp	r3, #1
 8005236:	d003      	beq.n	8005240 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8005238:	187b      	adds	r3, r7, r1
 800523a:	2202      	movs	r2, #2
 800523c:	701a      	strb	r2, [r3, #0]
    goto error;
 800523e:	e109      	b.n	8005454 <HAL_SPI_Receive+0x240>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	2382      	movs	r3, #130	; 0x82
 8005246:	005b      	lsls	r3, r3, #1
 8005248:	429a      	cmp	r2, r3
 800524a:	d113      	bne.n	8005274 <HAL_SPI_Receive+0x60>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10f      	bne.n	8005274 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2251      	movs	r2, #81	; 0x51
 8005258:	2104      	movs	r1, #4
 800525a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800525c:	1dbb      	adds	r3, r7, #6
 800525e:	881c      	ldrh	r4, [r3, #0]
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	68b9      	ldr	r1, [r7, #8]
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	9300      	str	r3, [sp, #0]
 800526a:	0023      	movs	r3, r4
 800526c:	f000 f900 	bl	8005470 <HAL_SPI_TransmitReceive>
 8005270:	0003      	movs	r3, r0
 8005272:	e0f6      	b.n	8005462 <HAL_SPI_Receive+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2250      	movs	r2, #80	; 0x50
 8005278:	5c9b      	ldrb	r3, [r3, r2]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d101      	bne.n	8005282 <HAL_SPI_Receive+0x6e>
 800527e:	2302      	movs	r3, #2
 8005280:	e0ef      	b.n	8005462 <HAL_SPI_Receive+0x24e>
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2250      	movs	r2, #80	; 0x50
 8005286:	2101      	movs	r1, #1
 8005288:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800528a:	f7fc fe19 	bl	8001ec0 <HAL_GetTick>
 800528e:	0003      	movs	r3, r0
 8005290:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d003      	beq.n	80052a0 <HAL_SPI_Receive+0x8c>
 8005298:	1dbb      	adds	r3, r7, #6
 800529a:	881b      	ldrh	r3, [r3, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d104      	bne.n	80052aa <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 80052a0:	2317      	movs	r3, #23
 80052a2:	18fb      	adds	r3, r7, r3
 80052a4:	2201      	movs	r2, #1
 80052a6:	701a      	strb	r2, [r3, #0]
    goto error;
 80052a8:	e0d4      	b.n	8005454 <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2251      	movs	r2, #81	; 0x51
 80052ae:	2104      	movs	r1, #4
 80052b0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	1dba      	adds	r2, r7, #6
 80052c2:	8812      	ldrh	r2, [r2, #0]
 80052c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	1dba      	adds	r2, r7, #6
 80052ca:	8812      	ldrh	r2, [r2, #0]
 80052cc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2200      	movs	r2, #0
 80052de:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	689a      	ldr	r2, [r3, #8]
 80052f0:	2380      	movs	r3, #128	; 0x80
 80052f2:	021b      	lsls	r3, r3, #8
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d10f      	bne.n	8005318 <HAL_SPI_Receive+0x104>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	2140      	movs	r1, #64	; 0x40
 8005304:	438a      	bics	r2, r1
 8005306:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4956      	ldr	r1, [pc, #344]	; (800546c <HAL_SPI_Receive+0x258>)
 8005314:	400a      	ands	r2, r1
 8005316:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2240      	movs	r2, #64	; 0x40
 8005320:	4013      	ands	r3, r2
 8005322:	2b40      	cmp	r3, #64	; 0x40
 8005324:	d007      	beq.n	8005336 <HAL_SPI_Receive+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2140      	movs	r1, #64	; 0x40
 8005332:	430a      	orrs	r2, r1
 8005334:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d000      	beq.n	8005340 <HAL_SPI_Receive+0x12c>
 800533e:	e06c      	b.n	800541a <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005340:	e033      	b.n	80053aa <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	2201      	movs	r2, #1
 800534a:	4013      	ands	r3, r2
 800534c:	2b01      	cmp	r3, #1
 800534e:	d115      	bne.n	800537c <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	330c      	adds	r3, #12
 8005356:	001a      	movs	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800535c:	7812      	ldrb	r2, [r2, #0]
 800535e:	b2d2      	uxtb	r2, r2
 8005360:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005366:	1c5a      	adds	r2, r3, #1
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005370:	b29b      	uxth	r3, r3
 8005372:	3b01      	subs	r3, #1
 8005374:	b29a      	uxth	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	87da      	strh	r2, [r3, #62]	; 0x3e
 800537a:	e016      	b.n	80053aa <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800537c:	f7fc fda0 	bl	8001ec0 <HAL_GetTick>
 8005380:	0002      	movs	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	683a      	ldr	r2, [r7, #0]
 8005388:	429a      	cmp	r2, r3
 800538a:	d802      	bhi.n	8005392 <HAL_SPI_Receive+0x17e>
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	3301      	adds	r3, #1
 8005390:	d102      	bne.n	8005398 <HAL_SPI_Receive+0x184>
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d108      	bne.n	80053aa <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8005398:	2317      	movs	r3, #23
 800539a:	18fb      	adds	r3, r7, r3
 800539c:	2203      	movs	r2, #3
 800539e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2251      	movs	r2, #81	; 0x51
 80053a4:	2101      	movs	r1, #1
 80053a6:	5499      	strb	r1, [r3, r2]
          goto error;
 80053a8:	e054      	b.n	8005454 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053ae:	b29b      	uxth	r3, r3
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d1c6      	bne.n	8005342 <HAL_SPI_Receive+0x12e>
 80053b4:	e036      	b.n	8005424 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	2201      	movs	r2, #1
 80053be:	4013      	ands	r3, r2
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d113      	bne.n	80053ec <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68da      	ldr	r2, [r3, #12]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ce:	b292      	uxth	r2, r2
 80053d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d6:	1c9a      	adds	r2, r3, #2
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053ea:	e016      	b.n	800541a <HAL_SPI_Receive+0x206>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053ec:	f7fc fd68 	bl	8001ec0 <HAL_GetTick>
 80053f0:	0002      	movs	r2, r0
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	683a      	ldr	r2, [r7, #0]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d802      	bhi.n	8005402 <HAL_SPI_Receive+0x1ee>
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	3301      	adds	r3, #1
 8005400:	d102      	bne.n	8005408 <HAL_SPI_Receive+0x1f4>
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d108      	bne.n	800541a <HAL_SPI_Receive+0x206>
        {
          errorcode = HAL_TIMEOUT;
 8005408:	2317      	movs	r3, #23
 800540a:	18fb      	adds	r3, r7, r3
 800540c:	2203      	movs	r2, #3
 800540e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2251      	movs	r2, #81	; 0x51
 8005414:	2101      	movs	r1, #1
 8005416:	5499      	strb	r1, [r3, r2]
          goto error;
 8005418:	e01c      	b.n	8005454 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800541e:	b29b      	uxth	r3, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1c8      	bne.n	80053b6 <HAL_SPI_Receive+0x1a2>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	6839      	ldr	r1, [r7, #0]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	0018      	movs	r0, r3
 800542c:	f000 fe60 	bl	80060f0 <SPI_EndRxTransaction>
 8005430:	1e03      	subs	r3, r0, #0
 8005432:	d002      	beq.n	800543a <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2220      	movs	r2, #32
 8005438:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800543e:	2b00      	cmp	r3, #0
 8005440:	d004      	beq.n	800544c <HAL_SPI_Receive+0x238>
  {
    errorcode = HAL_ERROR;
 8005442:	2317      	movs	r3, #23
 8005444:	18fb      	adds	r3, r7, r3
 8005446:	2201      	movs	r2, #1
 8005448:	701a      	strb	r2, [r3, #0]
 800544a:	e003      	b.n	8005454 <HAL_SPI_Receive+0x240>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2251      	movs	r2, #81	; 0x51
 8005450:	2101      	movs	r1, #1
 8005452:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2250      	movs	r2, #80	; 0x50
 8005458:	2100      	movs	r1, #0
 800545a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800545c:	2317      	movs	r3, #23
 800545e:	18fb      	adds	r3, r7, r3
 8005460:	781b      	ldrb	r3, [r3, #0]
}
 8005462:	0018      	movs	r0, r3
 8005464:	46bd      	mov	sp, r7
 8005466:	b007      	add	sp, #28
 8005468:	bd90      	pop	{r4, r7, pc}
 800546a:	46c0      	nop			; (mov r8, r8)
 800546c:	ffffbfff 	.word	0xffffbfff

08005470 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b08c      	sub	sp, #48	; 0x30
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
 800547c:	001a      	movs	r2, r3
 800547e:	1cbb      	adds	r3, r7, #2
 8005480:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005482:	2301      	movs	r3, #1
 8005484:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005486:	232b      	movs	r3, #43	; 0x2b
 8005488:	18fb      	adds	r3, r7, r3
 800548a:	2200      	movs	r2, #0
 800548c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2250      	movs	r2, #80	; 0x50
 8005492:	5c9b      	ldrb	r3, [r3, r2]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d101      	bne.n	800549c <HAL_SPI_TransmitReceive+0x2c>
 8005498:	2302      	movs	r3, #2
 800549a:	e1b0      	b.n	80057fe <HAL_SPI_TransmitReceive+0x38e>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2250      	movs	r2, #80	; 0x50
 80054a0:	2101      	movs	r1, #1
 80054a2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054a4:	f7fc fd0c 	bl	8001ec0 <HAL_GetTick>
 80054a8:	0003      	movs	r3, r0
 80054aa:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054ac:	2023      	movs	r0, #35	; 0x23
 80054ae:	183b      	adds	r3, r7, r0
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	2151      	movs	r1, #81	; 0x51
 80054b4:	5c52      	ldrb	r2, [r2, r1]
 80054b6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80054be:	231a      	movs	r3, #26
 80054c0:	18fb      	adds	r3, r7, r3
 80054c2:	1cba      	adds	r2, r7, #2
 80054c4:	8812      	ldrh	r2, [r2, #0]
 80054c6:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054c8:	183b      	adds	r3, r7, r0
 80054ca:	781b      	ldrb	r3, [r3, #0]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d011      	beq.n	80054f4 <HAL_SPI_TransmitReceive+0x84>
 80054d0:	69fa      	ldr	r2, [r7, #28]
 80054d2:	2382      	movs	r3, #130	; 0x82
 80054d4:	005b      	lsls	r3, r3, #1
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d107      	bne.n	80054ea <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d103      	bne.n	80054ea <HAL_SPI_TransmitReceive+0x7a>
 80054e2:	183b      	adds	r3, r7, r0
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	2b04      	cmp	r3, #4
 80054e8:	d004      	beq.n	80054f4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80054ea:	232b      	movs	r3, #43	; 0x2b
 80054ec:	18fb      	adds	r3, r7, r3
 80054ee:	2202      	movs	r2, #2
 80054f0:	701a      	strb	r2, [r3, #0]
    goto error;
 80054f2:	e17d      	b.n	80057f0 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d006      	beq.n	8005508 <HAL_SPI_TransmitReceive+0x98>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d003      	beq.n	8005508 <HAL_SPI_TransmitReceive+0x98>
 8005500:	1cbb      	adds	r3, r7, #2
 8005502:	881b      	ldrh	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d104      	bne.n	8005512 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8005508:	232b      	movs	r3, #43	; 0x2b
 800550a:	18fb      	adds	r3, r7, r3
 800550c:	2201      	movs	r2, #1
 800550e:	701a      	strb	r2, [r3, #0]
    goto error;
 8005510:	e16e      	b.n	80057f0 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2251      	movs	r2, #81	; 0x51
 8005516:	5c9b      	ldrb	r3, [r3, r2]
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b04      	cmp	r3, #4
 800551c:	d003      	beq.n	8005526 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2251      	movs	r2, #81	; 0x51
 8005522:	2105      	movs	r1, #5
 8005524:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2200      	movs	r2, #0
 800552a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	1cba      	adds	r2, r7, #2
 8005536:	8812      	ldrh	r2, [r2, #0]
 8005538:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	1cba      	adds	r2, r7, #2
 800553e:	8812      	ldrh	r2, [r2, #0]
 8005540:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	68ba      	ldr	r2, [r7, #8]
 8005546:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	1cba      	adds	r2, r7, #2
 800554c:	8812      	ldrh	r2, [r2, #0]
 800554e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	1cba      	adds	r2, r7, #2
 8005554:	8812      	ldrh	r2, [r2, #0]
 8005556:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2200      	movs	r2, #0
 800555c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2240      	movs	r2, #64	; 0x40
 800556c:	4013      	ands	r3, r2
 800556e:	2b40      	cmp	r3, #64	; 0x40
 8005570:	d007      	beq.n	8005582 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2140      	movs	r1, #64	; 0x40
 800557e:	430a      	orrs	r2, r1
 8005580:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	68da      	ldr	r2, [r3, #12]
 8005586:	2380      	movs	r3, #128	; 0x80
 8005588:	011b      	lsls	r3, r3, #4
 800558a:	429a      	cmp	r2, r3
 800558c:	d000      	beq.n	8005590 <HAL_SPI_TransmitReceive+0x120>
 800558e:	e07f      	b.n	8005690 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d005      	beq.n	80055a4 <HAL_SPI_TransmitReceive+0x134>
 8005598:	231a      	movs	r3, #26
 800559a:	18fb      	adds	r3, r7, r3
 800559c:	881b      	ldrh	r3, [r3, #0]
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d000      	beq.n	80055a4 <HAL_SPI_TransmitReceive+0x134>
 80055a2:	e06a      	b.n	800567a <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a8:	881a      	ldrh	r2, [r3, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b4:	1c9a      	adds	r2, r3, #2
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055be:	b29b      	uxth	r3, r3
 80055c0:	3b01      	subs	r3, #1
 80055c2:	b29a      	uxth	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055c8:	e057      	b.n	800567a <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	2202      	movs	r2, #2
 80055d2:	4013      	ands	r3, r2
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d11b      	bne.n	8005610 <HAL_SPI_TransmitReceive+0x1a0>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055dc:	b29b      	uxth	r3, r3
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d016      	beq.n	8005610 <HAL_SPI_TransmitReceive+0x1a0>
 80055e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d113      	bne.n	8005610 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ec:	881a      	ldrh	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f8:	1c9a      	adds	r2, r3, #2
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005602:	b29b      	uxth	r3, r3
 8005604:	3b01      	subs	r3, #1
 8005606:	b29a      	uxth	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800560c:	2300      	movs	r3, #0
 800560e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	2201      	movs	r2, #1
 8005618:	4013      	ands	r3, r2
 800561a:	2b01      	cmp	r3, #1
 800561c:	d119      	bne.n	8005652 <HAL_SPI_TransmitReceive+0x1e2>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005622:	b29b      	uxth	r3, r3
 8005624:	2b00      	cmp	r3, #0
 8005626:	d014      	beq.n	8005652 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68da      	ldr	r2, [r3, #12]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005632:	b292      	uxth	r2, r2
 8005634:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563a:	1c9a      	adds	r2, r3, #2
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005644:	b29b      	uxth	r3, r3
 8005646:	3b01      	subs	r3, #1
 8005648:	b29a      	uxth	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800564e:	2301      	movs	r3, #1
 8005650:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005652:	f7fc fc35 	bl	8001ec0 <HAL_GetTick>
 8005656:	0002      	movs	r2, r0
 8005658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800565e:	429a      	cmp	r2, r3
 8005660:	d80b      	bhi.n	800567a <HAL_SPI_TransmitReceive+0x20a>
 8005662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005664:	3301      	adds	r3, #1
 8005666:	d008      	beq.n	800567a <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 8005668:	232b      	movs	r3, #43	; 0x2b
 800566a:	18fb      	adds	r3, r7, r3
 800566c:	2203      	movs	r2, #3
 800566e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2251      	movs	r2, #81	; 0x51
 8005674:	2101      	movs	r1, #1
 8005676:	5499      	strb	r1, [r3, r2]
        goto error;
 8005678:	e0ba      	b.n	80057f0 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800567e:	b29b      	uxth	r3, r3
 8005680:	2b00      	cmp	r3, #0
 8005682:	d1a2      	bne.n	80055ca <HAL_SPI_TransmitReceive+0x15a>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005688:	b29b      	uxth	r3, r3
 800568a:	2b00      	cmp	r3, #0
 800568c:	d19d      	bne.n	80055ca <HAL_SPI_TransmitReceive+0x15a>
 800568e:	e083      	b.n	8005798 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d005      	beq.n	80056a4 <HAL_SPI_TransmitReceive+0x234>
 8005698:	231a      	movs	r3, #26
 800569a:	18fb      	adds	r3, r7, r3
 800569c:	881b      	ldrh	r3, [r3, #0]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d000      	beq.n	80056a4 <HAL_SPI_TransmitReceive+0x234>
 80056a2:	e06f      	b.n	8005784 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	330c      	adds	r3, #12
 80056ae:	7812      	ldrb	r2, [r2, #0]
 80056b0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b6:	1c5a      	adds	r2, r3, #1
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	3b01      	subs	r3, #1
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056ca:	e05b      	b.n	8005784 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	2202      	movs	r2, #2
 80056d4:	4013      	ands	r3, r2
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d11c      	bne.n	8005714 <HAL_SPI_TransmitReceive+0x2a4>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056de:	b29b      	uxth	r3, r3
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d017      	beq.n	8005714 <HAL_SPI_TransmitReceive+0x2a4>
 80056e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d114      	bne.n	8005714 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	330c      	adds	r3, #12
 80056f4:	7812      	ldrb	r2, [r2, #0]
 80056f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fc:	1c5a      	adds	r2, r3, #1
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005706:	b29b      	uxth	r3, r3
 8005708:	3b01      	subs	r3, #1
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	2201      	movs	r2, #1
 800571c:	4013      	ands	r3, r2
 800571e:	2b01      	cmp	r3, #1
 8005720:	d119      	bne.n	8005756 <HAL_SPI_TransmitReceive+0x2e6>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005726:	b29b      	uxth	r3, r3
 8005728:	2b00      	cmp	r3, #0
 800572a:	d014      	beq.n	8005756 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68da      	ldr	r2, [r3, #12]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005736:	b2d2      	uxtb	r2, r2
 8005738:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573e:	1c5a      	adds	r2, r3, #1
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005748:	b29b      	uxth	r3, r3
 800574a:	3b01      	subs	r3, #1
 800574c:	b29a      	uxth	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005752:	2301      	movs	r3, #1
 8005754:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005756:	f7fc fbb3 	bl	8001ec0 <HAL_GetTick>
 800575a:	0002      	movs	r2, r0
 800575c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005762:	429a      	cmp	r2, r3
 8005764:	d802      	bhi.n	800576c <HAL_SPI_TransmitReceive+0x2fc>
 8005766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005768:	3301      	adds	r3, #1
 800576a:	d102      	bne.n	8005772 <HAL_SPI_TransmitReceive+0x302>
 800576c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800576e:	2b00      	cmp	r3, #0
 8005770:	d108      	bne.n	8005784 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 8005772:	232b      	movs	r3, #43	; 0x2b
 8005774:	18fb      	adds	r3, r7, r3
 8005776:	2203      	movs	r2, #3
 8005778:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2251      	movs	r2, #81	; 0x51
 800577e:	2101      	movs	r1, #1
 8005780:	5499      	strb	r1, [r3, r2]
        goto error;
 8005782:	e035      	b.n	80057f0 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005788:	b29b      	uxth	r3, r3
 800578a:	2b00      	cmp	r3, #0
 800578c:	d19e      	bne.n	80056cc <HAL_SPI_TransmitReceive+0x25c>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005792:	b29b      	uxth	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	d199      	bne.n	80056cc <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800579a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	0018      	movs	r0, r3
 80057a0:	f000 fd10 	bl	80061c4 <SPI_EndRxTxTransaction>
 80057a4:	1e03      	subs	r3, r0, #0
 80057a6:	d007      	beq.n	80057b8 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 80057a8:	232b      	movs	r3, #43	; 0x2b
 80057aa:	18fb      	adds	r3, r7, r3
 80057ac:	2201      	movs	r2, #1
 80057ae:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2220      	movs	r2, #32
 80057b4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80057b6:	e01b      	b.n	80057f0 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d10a      	bne.n	80057d6 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057c0:	2300      	movs	r3, #0
 80057c2:	617b      	str	r3, [r7, #20]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	617b      	str	r3, [r7, #20]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	617b      	str	r3, [r7, #20]
 80057d4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d004      	beq.n	80057e8 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 80057de:	232b      	movs	r3, #43	; 0x2b
 80057e0:	18fb      	adds	r3, r7, r3
 80057e2:	2201      	movs	r2, #1
 80057e4:	701a      	strb	r2, [r3, #0]
 80057e6:	e003      	b.n	80057f0 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2251      	movs	r2, #81	; 0x51
 80057ec:	2101      	movs	r1, #1
 80057ee:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2250      	movs	r2, #80	; 0x50
 80057f4:	2100      	movs	r1, #0
 80057f6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80057f8:	232b      	movs	r3, #43	; 0x2b
 80057fa:	18fb      	adds	r3, r7, r3
 80057fc:	781b      	ldrb	r3, [r3, #0]
}
 80057fe:	0018      	movs	r0, r3
 8005800:	46bd      	mov	sp, r7
 8005802:	b00c      	add	sp, #48	; 0x30
 8005804:	bd80      	pop	{r7, pc}
	...

08005808 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	1dbb      	adds	r3, r7, #6
 8005814:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005816:	2117      	movs	r1, #23
 8005818:	187b      	adds	r3, r7, r1
 800581a:	2200      	movs	r2, #0
 800581c:	701a      	strb	r2, [r3, #0]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
  
  if (hspi->State != HAL_SPI_STATE_READY)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2251      	movs	r2, #81	; 0x51
 8005822:	5c9b      	ldrb	r3, [r3, r2]
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b01      	cmp	r3, #1
 8005828:	d003      	beq.n	8005832 <HAL_SPI_Receive_DMA+0x2a>
  {
    errorcode = HAL_BUSY;
 800582a:	187b      	adds	r3, r7, r1
 800582c:	2202      	movs	r2, #2
 800582e:	701a      	strb	r2, [r3, #0]
    goto error;
 8005830:	e0ab      	b.n	800598a <HAL_SPI_Receive_DMA+0x182>
  }
  
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d112      	bne.n	8005860 <HAL_SPI_Receive_DMA+0x58>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	2382      	movs	r3, #130	; 0x82
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	429a      	cmp	r2, r3
 8005844:	d10c      	bne.n	8005860 <HAL_SPI_Receive_DMA+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2251      	movs	r2, #81	; 0x51
 800584a:	2104      	movs	r1, #4
 800584c:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800584e:	1dbb      	adds	r3, r7, #6
 8005850:	881b      	ldrh	r3, [r3, #0]
 8005852:	68ba      	ldr	r2, [r7, #8]
 8005854:	68b9      	ldr	r1, [r7, #8]
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 f8aa 	bl	80059b0 <HAL_SPI_TransmitReceive_DMA>
 800585c:	0003      	movs	r3, r0
 800585e:	e09b      	b.n	8005998 <HAL_SPI_Receive_DMA+0x190>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2250      	movs	r2, #80	; 0x50
 8005864:	5c9b      	ldrb	r3, [r3, r2]
 8005866:	2b01      	cmp	r3, #1
 8005868:	d101      	bne.n	800586e <HAL_SPI_Receive_DMA+0x66>
 800586a:	2302      	movs	r3, #2
 800586c:	e094      	b.n	8005998 <HAL_SPI_Receive_DMA+0x190>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2250      	movs	r2, #80	; 0x50
 8005872:	2101      	movs	r1, #1
 8005874:	5499      	strb	r1, [r3, r2]

  if ((pData == NULL) || (Size == 0U))
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <HAL_SPI_Receive_DMA+0x7c>
 800587c:	1dbb      	adds	r3, r7, #6
 800587e:	881b      	ldrh	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d104      	bne.n	800588e <HAL_SPI_Receive_DMA+0x86>
  {
    errorcode = HAL_ERROR;
 8005884:	2317      	movs	r3, #23
 8005886:	18fb      	adds	r3, r7, r3
 8005888:	2201      	movs	r2, #1
 800588a:	701a      	strb	r2, [r3, #0]
    goto error;
 800588c:	e07d      	b.n	800598a <HAL_SPI_Receive_DMA+0x182>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2251      	movs	r2, #81	; 0x51
 8005892:	2104      	movs	r1, #4
 8005894:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2200      	movs	r2, #0
 800589a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	68ba      	ldr	r2, [r7, #8]
 80058a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	1dba      	adds	r2, r7, #6
 80058a6:	8812      	ldrh	r2, [r2, #0]
 80058a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	1dba      	adds	r2, r7, #6
 80058ae:	8812      	ldrh	r2, [r2, #0]
 80058b0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	689a      	ldr	r2, [r3, #8]
 80058ce:	2380      	movs	r3, #128	; 0x80
 80058d0:	021b      	lsls	r3, r3, #8
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d10f      	bne.n	80058f6 <HAL_SPI_Receive_DMA+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2140      	movs	r1, #64	; 0x40
 80058e2:	438a      	bics	r2, r1
 80058e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	492b      	ldr	r1, [pc, #172]	; (80059a0 <HAL_SPI_Receive_DMA+0x198>)
 80058f2:	400a      	ands	r2, r1
 80058f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058fa:	4a2a      	ldr	r2, [pc, #168]	; (80059a4 <HAL_SPI_Receive_DMA+0x19c>)
 80058fc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005902:	4a29      	ldr	r2, [pc, #164]	; (80059a8 <HAL_SPI_Receive_DMA+0x1a0>)
 8005904:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800590a:	4a28      	ldr	r2, [pc, #160]	; (80059ac <HAL_SPI_Receive_DMA+0x1a4>)
 800590c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005912:	2200      	movs	r2, #0
 8005914:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	330c      	adds	r3, #12
 8005920:	0019      	movs	r1, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005926:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800592c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800592e:	f7fd f943 	bl	8002bb8 <HAL_DMA_Start_IT>
 8005932:	1e03      	subs	r3, r0, #0
 8005934:	d00a      	beq.n	800594c <HAL_SPI_Receive_DMA+0x144>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800593a:	2210      	movs	r2, #16
 800593c:	431a      	orrs	r2, r3
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005942:	2317      	movs	r3, #23
 8005944:	18fb      	adds	r3, r7, r3
 8005946:	2201      	movs	r2, #1
 8005948:	701a      	strb	r2, [r3, #0]

    goto error;
 800594a:	e01e      	b.n	800598a <HAL_SPI_Receive_DMA+0x182>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2240      	movs	r2, #64	; 0x40
 8005954:	4013      	ands	r3, r2
 8005956:	2b40      	cmp	r3, #64	; 0x40
 8005958:	d007      	beq.n	800596a <HAL_SPI_Receive_DMA+0x162>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2140      	movs	r1, #64	; 0x40
 8005966:	430a      	orrs	r2, r1
 8005968:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2120      	movs	r1, #32
 8005976:	430a      	orrs	r2, r1
 8005978:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2101      	movs	r1, #1
 8005986:	430a      	orrs	r2, r1
 8005988:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2250      	movs	r2, #80	; 0x50
 800598e:	2100      	movs	r1, #0
 8005990:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005992:	2317      	movs	r3, #23
 8005994:	18fb      	adds	r3, r7, r3
 8005996:	781b      	ldrb	r3, [r3, #0]
}
 8005998:	0018      	movs	r0, r3
 800599a:	46bd      	mov	sp, r7
 800599c:	b006      	add	sp, #24
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	ffffbfff 	.word	0xffffbfff
 80059a4:	08005f2b 	.word	0x08005f2b
 80059a8:	08005de9 	.word	0x08005de9
 80059ac:	08005f67 	.word	0x08005f67

080059b0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b086      	sub	sp, #24
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	60b9      	str	r1, [r7, #8]
 80059ba:	607a      	str	r2, [r7, #4]
 80059bc:	001a      	movs	r2, r3
 80059be:	1cbb      	adds	r3, r7, #2
 80059c0:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80059c2:	2317      	movs	r3, #23
 80059c4:	18fb      	adds	r3, r7, r3
 80059c6:	2200      	movs	r2, #0
 80059c8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2250      	movs	r2, #80	; 0x50
 80059ce:	5c9b      	ldrb	r3, [r3, r2]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d101      	bne.n	80059d8 <HAL_SPI_TransmitReceive_DMA+0x28>
 80059d4:	2302      	movs	r3, #2
 80059d6:	e0ee      	b.n	8005bb6 <HAL_SPI_TransmitReceive_DMA+0x206>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2250      	movs	r2, #80	; 0x50
 80059dc:	2101      	movs	r1, #1
 80059de:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059e0:	2016      	movs	r0, #22
 80059e2:	183b      	adds	r3, r7, r0
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	2151      	movs	r1, #81	; 0x51
 80059e8:	5c52      	ldrb	r2, [r2, r1]
 80059ea:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80059f2:	0001      	movs	r1, r0
 80059f4:	187b      	adds	r3, r7, r1
 80059f6:	781b      	ldrb	r3, [r3, #0]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d011      	beq.n	8005a20 <HAL_SPI_TransmitReceive_DMA+0x70>
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	2382      	movs	r3, #130	; 0x82
 8005a00:	005b      	lsls	r3, r3, #1
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d107      	bne.n	8005a16 <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d103      	bne.n	8005a16 <HAL_SPI_TransmitReceive_DMA+0x66>
 8005a0e:	187b      	adds	r3, r7, r1
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	2b04      	cmp	r3, #4
 8005a14:	d004      	beq.n	8005a20 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 8005a16:	2317      	movs	r3, #23
 8005a18:	18fb      	adds	r3, r7, r3
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	701a      	strb	r2, [r3, #0]
    goto error;
 8005a1e:	e0c3      	b.n	8005ba8 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d006      	beq.n	8005a34 <HAL_SPI_TransmitReceive_DMA+0x84>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d003      	beq.n	8005a34 <HAL_SPI_TransmitReceive_DMA+0x84>
 8005a2c:	1cbb      	adds	r3, r7, #2
 8005a2e:	881b      	ldrh	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d104      	bne.n	8005a3e <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 8005a34:	2317      	movs	r3, #23
 8005a36:	18fb      	adds	r3, r7, r3
 8005a38:	2201      	movs	r2, #1
 8005a3a:	701a      	strb	r2, [r3, #0]
    goto error;
 8005a3c:	e0b4      	b.n	8005ba8 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2251      	movs	r2, #81	; 0x51
 8005a42:	5c9b      	ldrb	r3, [r3, r2]
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	d003      	beq.n	8005a52 <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2251      	movs	r2, #81	; 0x51
 8005a4e:	2105      	movs	r1, #5
 8005a50:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2200      	movs	r2, #0
 8005a56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	1cba      	adds	r2, r7, #2
 8005a62:	8812      	ldrh	r2, [r2, #0]
 8005a64:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	1cba      	adds	r2, r7, #2
 8005a6a:	8812      	ldrh	r2, [r2, #0]
 8005a6c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	1cba      	adds	r2, r7, #2
 8005a78:	8812      	ldrh	r2, [r2, #0]
 8005a7a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	1cba      	adds	r2, r7, #2
 8005a80:	8812      	ldrh	r2, [r2, #0]
 8005a82:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2251      	movs	r2, #81	; 0x51
 8005a94:	5c9b      	ldrb	r3, [r3, r2]
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	2b04      	cmp	r3, #4
 8005a9a:	d108      	bne.n	8005aae <HAL_SPI_TransmitReceive_DMA+0xfe>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aa0:	4a47      	ldr	r2, [pc, #284]	; (8005bc0 <HAL_SPI_TransmitReceive_DMA+0x210>)
 8005aa2:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aa8:	4a46      	ldr	r2, [pc, #280]	; (8005bc4 <HAL_SPI_TransmitReceive_DMA+0x214>)
 8005aaa:	62da      	str	r2, [r3, #44]	; 0x2c
 8005aac:	e007      	b.n	8005abe <HAL_SPI_TransmitReceive_DMA+0x10e>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ab2:	4a45      	ldr	r2, [pc, #276]	; (8005bc8 <HAL_SPI_TransmitReceive_DMA+0x218>)
 8005ab4:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aba:	4a44      	ldr	r2, [pc, #272]	; (8005bcc <HAL_SPI_TransmitReceive_DMA+0x21c>)
 8005abc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ac2:	4a43      	ldr	r2, [pc, #268]	; (8005bd0 <HAL_SPI_TransmitReceive_DMA+0x220>)
 8005ac4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aca:	2200      	movs	r2, #0
 8005acc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	330c      	adds	r3, #12
 8005ad8:	0019      	movs	r1, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ade:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005ae6:	f7fd f867 	bl	8002bb8 <HAL_DMA_Start_IT>
 8005aea:	1e03      	subs	r3, r0, #0
 8005aec:	d00a      	beq.n	8005b04 <HAL_SPI_TransmitReceive_DMA+0x154>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af2:	2210      	movs	r2, #16
 8005af4:	431a      	orrs	r2, r3
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005afa:	2317      	movs	r3, #23
 8005afc:	18fb      	adds	r3, r7, r3
 8005afe:	2201      	movs	r2, #1
 8005b00:	701a      	strb	r2, [r3, #0]

    goto error;
 8005b02:	e051      	b.n	8005ba8 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	685a      	ldr	r2, [r3, #4]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2101      	movs	r1, #1
 8005b10:	430a      	orrs	r2, r1
 8005b12:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b18:	2200      	movs	r2, #0
 8005b1a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b20:	2200      	movs	r2, #0
 8005b22:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b28:	2200      	movs	r2, #0
 8005b2a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b30:	2200      	movs	r2, #0
 8005b32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b3c:	0019      	movs	r1, r3
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	330c      	adds	r3, #12
 8005b44:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b4a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005b4c:	f7fd f834 	bl	8002bb8 <HAL_DMA_Start_IT>
 8005b50:	1e03      	subs	r3, r0, #0
 8005b52:	d00a      	beq.n	8005b6a <HAL_SPI_TransmitReceive_DMA+0x1ba>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b58:	2210      	movs	r2, #16
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005b60:	2317      	movs	r3, #23
 8005b62:	18fb      	adds	r3, r7, r3
 8005b64:	2201      	movs	r2, #1
 8005b66:	701a      	strb	r2, [r3, #0]

    goto error;
 8005b68:	e01e      	b.n	8005ba8 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2240      	movs	r2, #64	; 0x40
 8005b72:	4013      	ands	r3, r2
 8005b74:	2b40      	cmp	r3, #64	; 0x40
 8005b76:	d007      	beq.n	8005b88 <HAL_SPI_TransmitReceive_DMA+0x1d8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2140      	movs	r1, #64	; 0x40
 8005b84:	430a      	orrs	r2, r1
 8005b86:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	685a      	ldr	r2, [r3, #4]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2120      	movs	r1, #32
 8005b94:	430a      	orrs	r2, r1
 8005b96:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	685a      	ldr	r2, [r3, #4]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2102      	movs	r1, #2
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2250      	movs	r2, #80	; 0x50
 8005bac:	2100      	movs	r1, #0
 8005bae:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005bb0:	2317      	movs	r3, #23
 8005bb2:	18fb      	adds	r3, r7, r3
 8005bb4:	781b      	ldrb	r3, [r3, #0]
}
 8005bb6:	0018      	movs	r0, r3
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	b006      	add	sp, #24
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	46c0      	nop			; (mov r8, r8)
 8005bc0:	08005f2b 	.word	0x08005f2b
 8005bc4:	08005de9 	.word	0x08005de9
 8005bc8:	08005f49 	.word	0x08005f49
 8005bcc:	08005e97 	.word	0x08005e97
 8005bd0:	08005f67 	.word	0x08005f67

08005bd4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b088      	sub	sp, #32
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	2240      	movs	r2, #64	; 0x40
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	d10d      	bne.n	8005c10 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005bfa:	d009      	beq.n	8005c10 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	2240      	movs	r2, #64	; 0x40
 8005c00:	4013      	ands	r3, r2
 8005c02:	d005      	beq.n	8005c10 <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	0010      	movs	r0, r2
 8005c0c:	4798      	blx	r3
    return;
 8005c0e:	e0c5      	b.n	8005d9c <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	2202      	movs	r2, #2
 8005c14:	4013      	ands	r3, r2
 8005c16:	d009      	beq.n	8005c2c <HAL_SPI_IRQHandler+0x58>
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	2280      	movs	r2, #128	; 0x80
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	d005      	beq.n	8005c2c <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	0010      	movs	r0, r2
 8005c28:	4798      	blx	r3
    return;
 8005c2a:	e0b7      	b.n	8005d9c <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	2220      	movs	r2, #32
 8005c30:	4013      	ands	r3, r2
 8005c32:	d109      	bne.n	8005c48 <HAL_SPI_IRQHandler+0x74>
 8005c34:	69bb      	ldr	r3, [r7, #24]
 8005c36:	2240      	movs	r2, #64	; 0x40
 8005c38:	4013      	ands	r3, r2
 8005c3a:	d105      	bne.n	8005c48 <HAL_SPI_IRQHandler+0x74>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005c3c:	69ba      	ldr	r2, [r7, #24]
 8005c3e:	2380      	movs	r3, #128	; 0x80
 8005c40:	005b      	lsls	r3, r3, #1
 8005c42:	4013      	ands	r3, r2
 8005c44:	d100      	bne.n	8005c48 <HAL_SPI_IRQHandler+0x74>
 8005c46:	e0a9      	b.n	8005d9c <HAL_SPI_IRQHandler+0x1c8>
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	2220      	movs	r2, #32
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	d100      	bne.n	8005c52 <HAL_SPI_IRQHandler+0x7e>
 8005c50:	e0a4      	b.n	8005d9c <HAL_SPI_IRQHandler+0x1c8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	2240      	movs	r2, #64	; 0x40
 8005c56:	4013      	ands	r3, r2
 8005c58:	d023      	beq.n	8005ca2 <HAL_SPI_IRQHandler+0xce>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2251      	movs	r2, #81	; 0x51
 8005c5e:	5c9b      	ldrb	r3, [r3, r2]
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	2b03      	cmp	r3, #3
 8005c64:	d011      	beq.n	8005c8a <HAL_SPI_IRQHandler+0xb6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c6a:	2204      	movs	r2, #4
 8005c6c:	431a      	orrs	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c72:	2300      	movs	r3, #0
 8005c74:	617b      	str	r3, [r7, #20]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	617b      	str	r3, [r7, #20]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	617b      	str	r3, [r7, #20]
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	e00b      	b.n	8005ca2 <HAL_SPI_IRQHandler+0xce>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	613b      	str	r3, [r7, #16]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	613b      	str	r3, [r7, #16]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	613b      	str	r3, [r7, #16]
 8005c9e:	693b      	ldr	r3, [r7, #16]
        return;
 8005ca0:	e07c      	b.n	8005d9c <HAL_SPI_IRQHandler+0x1c8>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	2220      	movs	r2, #32
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	d014      	beq.n	8005cd4 <HAL_SPI_IRQHandler+0x100>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cae:	2201      	movs	r2, #1
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	60fb      	str	r3, [r7, #12]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	60fb      	str	r3, [r7, #12]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	2140      	movs	r1, #64	; 0x40
 8005cce:	438a      	bics	r2, r1
 8005cd0:	601a      	str	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	2380      	movs	r3, #128	; 0x80
 8005cd8:	005b      	lsls	r3, r3, #1
 8005cda:	4013      	ands	r3, r2
 8005cdc:	d00c      	beq.n	8005cf8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ce2:	2208      	movs	r2, #8
 8005ce4:	431a      	orrs	r2, r3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005cea:	2300      	movs	r3, #0
 8005cec:	60bb      	str	r3, [r7, #8]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	60bb      	str	r3, [r7, #8]
 8005cf6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d04c      	beq.n	8005d9a <HAL_SPI_IRQHandler+0x1c6>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	685a      	ldr	r2, [r3, #4]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	21e0      	movs	r1, #224	; 0xe0
 8005d0c:	438a      	bics	r2, r1
 8005d0e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2251      	movs	r2, #81	; 0x51
 8005d14:	2101      	movs	r1, #1
 8005d16:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005d18:	69fb      	ldr	r3, [r7, #28]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	4013      	ands	r3, r2
 8005d1e:	d103      	bne.n	8005d28 <HAL_SPI_IRQHandler+0x154>
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	2201      	movs	r2, #1
 8005d24:	4013      	ands	r3, r2
 8005d26:	d032      	beq.n	8005d8e <HAL_SPI_IRQHandler+0x1ba>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2103      	movs	r1, #3
 8005d34:	438a      	bics	r2, r1
 8005d36:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d010      	beq.n	8005d62 <HAL_SPI_IRQHandler+0x18e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d44:	4a17      	ldr	r2, [pc, #92]	; (8005da4 <HAL_SPI_IRQHandler+0x1d0>)
 8005d46:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d4c:	0018      	movs	r0, r3
 8005d4e:	f7fc ffd9 	bl	8002d04 <HAL_DMA_Abort_IT>
 8005d52:	1e03      	subs	r3, r0, #0
 8005d54:	d005      	beq.n	8005d62 <HAL_SPI_IRQHandler+0x18e>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d5a:	2240      	movs	r2, #64	; 0x40
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d016      	beq.n	8005d98 <HAL_SPI_IRQHandler+0x1c4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d6e:	4a0d      	ldr	r2, [pc, #52]	; (8005da4 <HAL_SPI_IRQHandler+0x1d0>)
 8005d70:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d76:	0018      	movs	r0, r3
 8005d78:	f7fc ffc4 	bl	8002d04 <HAL_DMA_Abort_IT>
 8005d7c:	1e03      	subs	r3, r0, #0
 8005d7e:	d00b      	beq.n	8005d98 <HAL_SPI_IRQHandler+0x1c4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d84:	2240      	movs	r2, #64	; 0x40
 8005d86:	431a      	orrs	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005d8c:	e004      	b.n	8005d98 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	0018      	movs	r0, r3
 8005d92:	f000 f821 	bl	8005dd8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005d96:	e000      	b.n	8005d9a <HAL_SPI_IRQHandler+0x1c6>
        if (hspi->hdmatx != NULL)
 8005d98:	46c0      	nop			; (mov r8, r8)
    return;
 8005d9a:	46c0      	nop			; (mov r8, r8)
  }
}
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	b008      	add	sp, #32
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	46c0      	nop			; (mov r8, r8)
 8005da4:	08005fa9 	.word	0x08005fa9

08005da8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005db0:	46c0      	nop			; (mov r8, r8)
 8005db2:	46bd      	mov	sp, r7
 8005db4:	b002      	add	sp, #8
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005dc0:	46c0      	nop			; (mov r8, r8)
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	b002      	add	sp, #8
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005dd0:	46c0      	nop			; (mov r8, r8)
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	b002      	add	sp, #8
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005de0:	46c0      	nop			; (mov r8, r8)
 8005de2:	46bd      	mov	sp, r7
 8005de4:	b002      	add	sp, #8
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005df6:	f7fc f863 	bl	8001ec0 <HAL_GetTick>
 8005dfa:	0003      	movs	r3, r0
 8005dfc:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2220      	movs	r2, #32
 8005e06:	4013      	ands	r3, r2
 8005e08:	2b20      	cmp	r3, #32
 8005e0a:	d03d      	beq.n	8005e88 <SPI_DMAReceiveCplt+0xa0>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685a      	ldr	r2, [r3, #4]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2120      	movs	r1, #32
 8005e18:	438a      	bics	r2, r1
 8005e1a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d10e      	bne.n	8005e42 <SPI_DMAReceiveCplt+0x5a>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	685a      	ldr	r2, [r3, #4]
 8005e28:	2382      	movs	r3, #130	; 0x82
 8005e2a:	005b      	lsls	r3, r3, #1
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d108      	bne.n	8005e42 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	685a      	ldr	r2, [r3, #4]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2103      	movs	r1, #3
 8005e3c:	438a      	bics	r2, r1
 8005e3e:	605a      	str	r2, [r3, #4]
 8005e40:	e007      	b.n	8005e52 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	685a      	ldr	r2, [r3, #4]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2101      	movs	r1, #1
 8005e4e:	438a      	bics	r2, r1
 8005e50:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005e52:	68ba      	ldr	r2, [r7, #8]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2164      	movs	r1, #100	; 0x64
 8005e58:	0018      	movs	r0, r3
 8005e5a:	f000 f949 	bl	80060f0 <SPI_EndRxTransaction>
 8005e5e:	1e03      	subs	r3, r0, #0
 8005e60:	d002      	beq.n	8005e68 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2220      	movs	r2, #32
 8005e66:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2251      	movs	r2, #81	; 0x51
 8005e72:	2101      	movs	r1, #1
 8005e74:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d004      	beq.n	8005e88 <SPI_DMAReceiveCplt+0xa0>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	0018      	movs	r0, r3
 8005e82:	f7ff ffa9 	bl	8005dd8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005e86:	e003      	b.n	8005e90 <SPI_DMAReceiveCplt+0xa8>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	0018      	movs	r0, r3
 8005e8c:	f7fb f98e 	bl	80011ac <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e90:	46bd      	mov	sp, r7
 8005e92:	b004      	add	sp, #16
 8005e94:	bd80      	pop	{r7, pc}

08005e96 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b084      	sub	sp, #16
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ea2:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ea4:	f7fc f80c 	bl	8001ec0 <HAL_GetTick>
 8005ea8:	0003      	movs	r3, r0
 8005eaa:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	2b20      	cmp	r3, #32
 8005eb8:	d030      	beq.n	8005f1c <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2120      	movs	r1, #32
 8005ec6:	438a      	bics	r2, r1
 8005ec8:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005eca:	68ba      	ldr	r2, [r7, #8]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2164      	movs	r1, #100	; 0x64
 8005ed0:	0018      	movs	r0, r3
 8005ed2:	f000 f977 	bl	80061c4 <SPI_EndRxTxTransaction>
 8005ed6:	1e03      	subs	r3, r0, #0
 8005ed8:	d005      	beq.n	8005ee6 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ede:	2220      	movs	r2, #32
 8005ee0:	431a      	orrs	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	685a      	ldr	r2, [r3, #4]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2103      	movs	r1, #3
 8005ef2:	438a      	bics	r2, r1
 8005ef4:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2251      	movs	r2, #81	; 0x51
 8005f06:	2101      	movs	r1, #1
 8005f08:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d004      	beq.n	8005f1c <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	0018      	movs	r0, r3
 8005f16:	f7ff ff5f 	bl	8005dd8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005f1a:	e003      	b.n	8005f24 <SPI_DMATransmitReceiveCplt+0x8e>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	0018      	movs	r0, r3
 8005f20:	f7ff ff42 	bl	8005da8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f24:	46bd      	mov	sp, r7
 8005f26:	b004      	add	sp, #16
 8005f28:	bd80      	pop	{r7, pc}

08005f2a <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	b084      	sub	sp, #16
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f36:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	0018      	movs	r0, r3
 8005f3c:	f7ff ff3c 	bl	8005db8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f40:	46c0      	nop			; (mov r8, r8)
 8005f42:	46bd      	mov	sp, r7
 8005f44:	b004      	add	sp, #16
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f54:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	0018      	movs	r0, r3
 8005f5a:	f7ff ff35 	bl	8005dc8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005f5e:	46c0      	nop			; (mov r8, r8)
 8005f60:	46bd      	mov	sp, r7
 8005f62:	b004      	add	sp, #16
 8005f64:	bd80      	pop	{r7, pc}

08005f66 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f66:	b580      	push	{r7, lr}
 8005f68:	b084      	sub	sp, #16
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f72:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685a      	ldr	r2, [r3, #4]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2103      	movs	r1, #3
 8005f80:	438a      	bics	r2, r1
 8005f82:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f88:	2210      	movs	r2, #16
 8005f8a:	431a      	orrs	r2, r3
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2251      	movs	r2, #81	; 0x51
 8005f94:	2101      	movs	r1, #1
 8005f96:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	0018      	movs	r0, r3
 8005f9c:	f7ff ff1c 	bl	8005dd8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005fa0:	46c0      	nop			; (mov r8, r8)
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	b004      	add	sp, #16
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fb4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	0018      	movs	r0, r3
 8005fc6:	f7ff ff07 	bl	8005dd8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005fca:	46c0      	nop			; (mov r8, r8)
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	b004      	add	sp, #16
 8005fd0:	bd80      	pop	{r7, pc}
	...

08005fd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b088      	sub	sp, #32
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	60f8      	str	r0, [r7, #12]
 8005fdc:	60b9      	str	r1, [r7, #8]
 8005fde:	603b      	str	r3, [r7, #0]
 8005fe0:	1dfb      	adds	r3, r7, #7
 8005fe2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005fe4:	f7fb ff6c 	bl	8001ec0 <HAL_GetTick>
 8005fe8:	0002      	movs	r2, r0
 8005fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fec:	1a9b      	subs	r3, r3, r2
 8005fee:	683a      	ldr	r2, [r7, #0]
 8005ff0:	18d3      	adds	r3, r2, r3
 8005ff2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ff4:	f7fb ff64 	bl	8001ec0 <HAL_GetTick>
 8005ff8:	0003      	movs	r3, r0
 8005ffa:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ffc:	4b3a      	ldr	r3, [pc, #232]	; (80060e8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	015b      	lsls	r3, r3, #5
 8006002:	0d1b      	lsrs	r3, r3, #20
 8006004:	69fa      	ldr	r2, [r7, #28]
 8006006:	4353      	muls	r3, r2
 8006008:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800600a:	e058      	b.n	80060be <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	3301      	adds	r3, #1
 8006010:	d055      	beq.n	80060be <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006012:	f7fb ff55 	bl	8001ec0 <HAL_GetTick>
 8006016:	0002      	movs	r2, r0
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	1ad3      	subs	r3, r2, r3
 800601c:	69fa      	ldr	r2, [r7, #28]
 800601e:	429a      	cmp	r2, r3
 8006020:	d902      	bls.n	8006028 <SPI_WaitFlagStateUntilTimeout+0x54>
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d142      	bne.n	80060ae <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	685a      	ldr	r2, [r3, #4]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	21e0      	movs	r1, #224	; 0xe0
 8006034:	438a      	bics	r2, r1
 8006036:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	685a      	ldr	r2, [r3, #4]
 800603c:	2382      	movs	r3, #130	; 0x82
 800603e:	005b      	lsls	r3, r3, #1
 8006040:	429a      	cmp	r2, r3
 8006042:	d113      	bne.n	800606c <SPI_WaitFlagStateUntilTimeout+0x98>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	689a      	ldr	r2, [r3, #8]
 8006048:	2380      	movs	r3, #128	; 0x80
 800604a:	021b      	lsls	r3, r3, #8
 800604c:	429a      	cmp	r2, r3
 800604e:	d005      	beq.n	800605c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	689a      	ldr	r2, [r3, #8]
 8006054:	2380      	movs	r3, #128	; 0x80
 8006056:	00db      	lsls	r3, r3, #3
 8006058:	429a      	cmp	r2, r3
 800605a:	d107      	bne.n	800606c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	2140      	movs	r1, #64	; 0x40
 8006068:	438a      	bics	r2, r1
 800606a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006070:	2380      	movs	r3, #128	; 0x80
 8006072:	019b      	lsls	r3, r3, #6
 8006074:	429a      	cmp	r2, r3
 8006076:	d110      	bne.n	800609a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	491a      	ldr	r1, [pc, #104]	; (80060ec <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006084:	400a      	ands	r2, r1
 8006086:	601a      	str	r2, [r3, #0]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2180      	movs	r1, #128	; 0x80
 8006094:	0189      	lsls	r1, r1, #6
 8006096:	430a      	orrs	r2, r1
 8006098:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2251      	movs	r2, #81	; 0x51
 800609e:	2101      	movs	r1, #1
 80060a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2250      	movs	r2, #80	; 0x50
 80060a6:	2100      	movs	r1, #0
 80060a8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80060aa:	2303      	movs	r3, #3
 80060ac:	e017      	b.n	80060de <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d101      	bne.n	80060b8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80060b4:	2300      	movs	r3, #0
 80060b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	3b01      	subs	r3, #1
 80060bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	68ba      	ldr	r2, [r7, #8]
 80060c6:	4013      	ands	r3, r2
 80060c8:	68ba      	ldr	r2, [r7, #8]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	425a      	negs	r2, r3
 80060ce:	4153      	adcs	r3, r2
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	001a      	movs	r2, r3
 80060d4:	1dfb      	adds	r3, r7, #7
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d197      	bne.n	800600c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80060dc:	2300      	movs	r3, #0
}
 80060de:	0018      	movs	r0, r3
 80060e0:	46bd      	mov	sp, r7
 80060e2:	b008      	add	sp, #32
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	46c0      	nop			; (mov r8, r8)
 80060e8:	20000000 	.word	0x20000000
 80060ec:	ffffdfff 	.word	0xffffdfff

080060f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af02      	add	r7, sp, #8
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	685a      	ldr	r2, [r3, #4]
 8006100:	2382      	movs	r3, #130	; 0x82
 8006102:	005b      	lsls	r3, r3, #1
 8006104:	429a      	cmp	r2, r3
 8006106:	d113      	bne.n	8006130 <SPI_EndRxTransaction+0x40>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	689a      	ldr	r2, [r3, #8]
 800610c:	2380      	movs	r3, #128	; 0x80
 800610e:	021b      	lsls	r3, r3, #8
 8006110:	429a      	cmp	r2, r3
 8006112:	d005      	beq.n	8006120 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	689a      	ldr	r2, [r3, #8]
 8006118:	2380      	movs	r3, #128	; 0x80
 800611a:	00db      	lsls	r3, r3, #3
 800611c:	429a      	cmp	r2, r3
 800611e:	d107      	bne.n	8006130 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2140      	movs	r1, #64	; 0x40
 800612c:	438a      	bics	r2, r1
 800612e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	685a      	ldr	r2, [r3, #4]
 8006134:	2382      	movs	r3, #130	; 0x82
 8006136:	005b      	lsls	r3, r3, #1
 8006138:	429a      	cmp	r2, r3
 800613a:	d12b      	bne.n	8006194 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	689a      	ldr	r2, [r3, #8]
 8006140:	2380      	movs	r3, #128	; 0x80
 8006142:	00db      	lsls	r3, r3, #3
 8006144:	429a      	cmp	r2, r3
 8006146:	d012      	beq.n	800616e <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006148:	68ba      	ldr	r2, [r7, #8]
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	9300      	str	r3, [sp, #0]
 8006150:	0013      	movs	r3, r2
 8006152:	2200      	movs	r2, #0
 8006154:	2180      	movs	r1, #128	; 0x80
 8006156:	f7ff ff3d 	bl	8005fd4 <SPI_WaitFlagStateUntilTimeout>
 800615a:	1e03      	subs	r3, r0, #0
 800615c:	d02d      	beq.n	80061ba <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006162:	2220      	movs	r2, #32
 8006164:	431a      	orrs	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	e026      	b.n	80061bc <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	0013      	movs	r3, r2
 8006178:	2200      	movs	r2, #0
 800617a:	2101      	movs	r1, #1
 800617c:	f7ff ff2a 	bl	8005fd4 <SPI_WaitFlagStateUntilTimeout>
 8006180:	1e03      	subs	r3, r0, #0
 8006182:	d01a      	beq.n	80061ba <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006188:	2220      	movs	r2, #32
 800618a:	431a      	orrs	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006190:	2303      	movs	r3, #3
 8006192:	e013      	b.n	80061bc <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006194:	68ba      	ldr	r2, [r7, #8]
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	9300      	str	r3, [sp, #0]
 800619c:	0013      	movs	r3, r2
 800619e:	2200      	movs	r2, #0
 80061a0:	2101      	movs	r1, #1
 80061a2:	f7ff ff17 	bl	8005fd4 <SPI_WaitFlagStateUntilTimeout>
 80061a6:	1e03      	subs	r3, r0, #0
 80061a8:	d007      	beq.n	80061ba <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ae:	2220      	movs	r2, #32
 80061b0:	431a      	orrs	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e000      	b.n	80061bc <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 80061ba:	2300      	movs	r3, #0
}
 80061bc:	0018      	movs	r0, r3
 80061be:	46bd      	mov	sp, r7
 80061c0:	b004      	add	sp, #16
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b088      	sub	sp, #32
 80061c8:	af02      	add	r7, sp, #8
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	60b9      	str	r1, [r7, #8]
 80061ce:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80061d0:	4b1d      	ldr	r3, [pc, #116]	; (8006248 <SPI_EndRxTxTransaction+0x84>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	491d      	ldr	r1, [pc, #116]	; (800624c <SPI_EndRxTxTransaction+0x88>)
 80061d6:	0018      	movs	r0, r3
 80061d8:	f7f9 ffa8 	bl	800012c <__udivsi3>
 80061dc:	0003      	movs	r3, r0
 80061de:	001a      	movs	r2, r3
 80061e0:	0013      	movs	r3, r2
 80061e2:	015b      	lsls	r3, r3, #5
 80061e4:	1a9b      	subs	r3, r3, r2
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	189b      	adds	r3, r3, r2
 80061ea:	00db      	lsls	r3, r3, #3
 80061ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	685a      	ldr	r2, [r3, #4]
 80061f2:	2382      	movs	r3, #130	; 0x82
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d112      	bne.n	8006220 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80061fa:	68ba      	ldr	r2, [r7, #8]
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	0013      	movs	r3, r2
 8006204:	2200      	movs	r2, #0
 8006206:	2180      	movs	r1, #128	; 0x80
 8006208:	f7ff fee4 	bl	8005fd4 <SPI_WaitFlagStateUntilTimeout>
 800620c:	1e03      	subs	r3, r0, #0
 800620e:	d016      	beq.n	800623e <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006214:	2220      	movs	r2, #32
 8006216:	431a      	orrs	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	e00f      	b.n	8006240 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00a      	beq.n	800623c <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	3b01      	subs	r3, #1
 800622a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	2280      	movs	r2, #128	; 0x80
 8006234:	4013      	ands	r3, r2
 8006236:	2b80      	cmp	r3, #128	; 0x80
 8006238:	d0f2      	beq.n	8006220 <SPI_EndRxTxTransaction+0x5c>
 800623a:	e000      	b.n	800623e <SPI_EndRxTxTransaction+0x7a>
        break;
 800623c:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	0018      	movs	r0, r3
 8006242:	46bd      	mov	sp, r7
 8006244:	b006      	add	sp, #24
 8006246:	bd80      	pop	{r7, pc}
 8006248:	20000000 	.word	0x20000000
 800624c:	016e3600 	.word	0x016e3600

08006250 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e032      	b.n	80062c8 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2239      	movs	r2, #57	; 0x39
 8006266:	5c9b      	ldrb	r3, [r3, r2]
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b00      	cmp	r3, #0
 800626c:	d107      	bne.n	800627e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2238      	movs	r2, #56	; 0x38
 8006272:	2100      	movs	r1, #0
 8006274:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	0018      	movs	r0, r3
 800627a:	f7fb f995 	bl	80015a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2239      	movs	r2, #57	; 0x39
 8006282:	2102      	movs	r1, #2
 8006284:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	3304      	adds	r3, #4
 800628e:	0019      	movs	r1, r3
 8006290:	0010      	movs	r0, r2
 8006292:	f000 faaf 	bl	80067f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	223e      	movs	r2, #62	; 0x3e
 800629a:	2101      	movs	r1, #1
 800629c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	223a      	movs	r2, #58	; 0x3a
 80062a2:	2101      	movs	r1, #1
 80062a4:	5499      	strb	r1, [r3, r2]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	223b      	movs	r2, #59	; 0x3b
 80062aa:	2101      	movs	r1, #1
 80062ac:	5499      	strb	r1, [r3, r2]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	223c      	movs	r2, #60	; 0x3c
 80062b2:	2101      	movs	r1, #1
 80062b4:	5499      	strb	r1, [r3, r2]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	223d      	movs	r2, #61	; 0x3d
 80062ba:	2101      	movs	r1, #1
 80062bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2239      	movs	r2, #57	; 0x39
 80062c2:	2101      	movs	r1, #1
 80062c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80062c6:	2300      	movs	r3, #0
}
 80062c8:	0018      	movs	r0, r3
 80062ca:	46bd      	mov	sp, r7
 80062cc:	b002      	add	sp, #8
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2239      	movs	r2, #57	; 0x39
 80062dc:	5c9b      	ldrb	r3, [r3, r2]
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d001      	beq.n	80062e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e02e      	b.n	8006346 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2239      	movs	r2, #57	; 0x39
 80062ec:	2102      	movs	r1, #2
 80062ee:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	2380      	movs	r3, #128	; 0x80
 80062f6:	05db      	lsls	r3, r3, #23
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d009      	beq.n	8006310 <HAL_TIM_Base_Start+0x40>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a13      	ldr	r2, [pc, #76]	; (8006350 <HAL_TIM_Base_Start+0x80>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d004      	beq.n	8006310 <HAL_TIM_Base_Start+0x40>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a12      	ldr	r2, [pc, #72]	; (8006354 <HAL_TIM_Base_Start+0x84>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d111      	bne.n	8006334 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	2207      	movs	r2, #7
 8006318:	4013      	ands	r3, r2
 800631a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2b06      	cmp	r3, #6
 8006320:	d010      	beq.n	8006344 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681a      	ldr	r2, [r3, #0]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2101      	movs	r1, #1
 800632e:	430a      	orrs	r2, r1
 8006330:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006332:	e007      	b.n	8006344 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2101      	movs	r1, #1
 8006340:	430a      	orrs	r2, r1
 8006342:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	0018      	movs	r0, r3
 8006348:	46bd      	mov	sp, r7
 800634a:	b004      	add	sp, #16
 800634c:	bd80      	pop	{r7, pc}
 800634e:	46c0      	nop			; (mov r8, r8)
 8006350:	40010800 	.word	0x40010800
 8006354:	40011400 	.word	0x40011400

08006358 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2239      	movs	r2, #57	; 0x39
 8006364:	5c9b      	ldrb	r3, [r3, r2]
 8006366:	b2db      	uxtb	r3, r3
 8006368:	2b01      	cmp	r3, #1
 800636a:	d001      	beq.n	8006370 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e036      	b.n	80063de <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2239      	movs	r2, #57	; 0x39
 8006374:	2102      	movs	r1, #2
 8006376:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	68da      	ldr	r2, [r3, #12]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2101      	movs	r1, #1
 8006384:	430a      	orrs	r2, r1
 8006386:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	2380      	movs	r3, #128	; 0x80
 800638e:	05db      	lsls	r3, r3, #23
 8006390:	429a      	cmp	r2, r3
 8006392:	d009      	beq.n	80063a8 <HAL_TIM_Base_Start_IT+0x50>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a13      	ldr	r2, [pc, #76]	; (80063e8 <HAL_TIM_Base_Start_IT+0x90>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d004      	beq.n	80063a8 <HAL_TIM_Base_Start_IT+0x50>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a12      	ldr	r2, [pc, #72]	; (80063ec <HAL_TIM_Base_Start_IT+0x94>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d111      	bne.n	80063cc <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	2207      	movs	r2, #7
 80063b0:	4013      	ands	r3, r2
 80063b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2b06      	cmp	r3, #6
 80063b8:	d010      	beq.n	80063dc <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2101      	movs	r1, #1
 80063c6:	430a      	orrs	r2, r1
 80063c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ca:	e007      	b.n	80063dc <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	681a      	ldr	r2, [r3, #0]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2101      	movs	r1, #1
 80063d8:	430a      	orrs	r2, r1
 80063da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	0018      	movs	r0, r3
 80063e0:	46bd      	mov	sp, r7
 80063e2:	b004      	add	sp, #16
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	46c0      	nop			; (mov r8, r8)
 80063e8:	40010800 	.word	0x40010800
 80063ec:	40011400 	.word	0x40011400

080063f0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	68da      	ldr	r2, [r3, #12]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2101      	movs	r1, #1
 8006404:	438a      	bics	r2, r1
 8006406:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6a1b      	ldr	r3, [r3, #32]
 800640e:	4a0a      	ldr	r2, [pc, #40]	; (8006438 <HAL_TIM_Base_Stop_IT+0x48>)
 8006410:	4013      	ands	r3, r2
 8006412:	d107      	bne.n	8006424 <HAL_TIM_Base_Stop_IT+0x34>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2101      	movs	r1, #1
 8006420:	438a      	bics	r2, r1
 8006422:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2239      	movs	r2, #57	; 0x39
 8006428:	2101      	movs	r1, #1
 800642a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	0018      	movs	r0, r3
 8006430:	46bd      	mov	sp, r7
 8006432:	b002      	add	sp, #8
 8006434:	bd80      	pop	{r7, pc}
 8006436:	46c0      	nop			; (mov r8, r8)
 8006438:	00001111 	.word	0x00001111

0800643c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	2202      	movs	r2, #2
 800644c:	4013      	ands	r3, r2
 800644e:	2b02      	cmp	r3, #2
 8006450:	d124      	bne.n	800649c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	2202      	movs	r2, #2
 800645a:	4013      	ands	r3, r2
 800645c:	2b02      	cmp	r3, #2
 800645e:	d11d      	bne.n	800649c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2203      	movs	r2, #3
 8006466:	4252      	negs	r2, r2
 8006468:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2201      	movs	r2, #1
 800646e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	2203      	movs	r2, #3
 8006478:	4013      	ands	r3, r2
 800647a:	d004      	beq.n	8006486 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	0018      	movs	r0, r3
 8006480:	f000 f9a0 	bl	80067c4 <HAL_TIM_IC_CaptureCallback>
 8006484:	e007      	b.n	8006496 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	0018      	movs	r0, r3
 800648a:	f000 f993 	bl	80067b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	0018      	movs	r0, r3
 8006492:	f000 f99f 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	2204      	movs	r2, #4
 80064a4:	4013      	ands	r3, r2
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d125      	bne.n	80064f6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	2204      	movs	r2, #4
 80064b2:	4013      	ands	r3, r2
 80064b4:	2b04      	cmp	r3, #4
 80064b6:	d11e      	bne.n	80064f6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2205      	movs	r2, #5
 80064be:	4252      	negs	r2, r2
 80064c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2202      	movs	r2, #2
 80064c6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	699a      	ldr	r2, [r3, #24]
 80064ce:	23c0      	movs	r3, #192	; 0xc0
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	4013      	ands	r3, r2
 80064d4:	d004      	beq.n	80064e0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	0018      	movs	r0, r3
 80064da:	f000 f973 	bl	80067c4 <HAL_TIM_IC_CaptureCallback>
 80064de:	e007      	b.n	80064f0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	0018      	movs	r0, r3
 80064e4:	f000 f966 	bl	80067b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	0018      	movs	r0, r3
 80064ec:	f000 f972 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	691b      	ldr	r3, [r3, #16]
 80064fc:	2208      	movs	r2, #8
 80064fe:	4013      	ands	r3, r2
 8006500:	2b08      	cmp	r3, #8
 8006502:	d124      	bne.n	800654e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	2208      	movs	r2, #8
 800650c:	4013      	ands	r3, r2
 800650e:	2b08      	cmp	r3, #8
 8006510:	d11d      	bne.n	800654e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2209      	movs	r2, #9
 8006518:	4252      	negs	r2, r2
 800651a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2204      	movs	r2, #4
 8006520:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	69db      	ldr	r3, [r3, #28]
 8006528:	2203      	movs	r2, #3
 800652a:	4013      	ands	r3, r2
 800652c:	d004      	beq.n	8006538 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	0018      	movs	r0, r3
 8006532:	f000 f947 	bl	80067c4 <HAL_TIM_IC_CaptureCallback>
 8006536:	e007      	b.n	8006548 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	0018      	movs	r0, r3
 800653c:	f000 f93a 	bl	80067b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	0018      	movs	r0, r3
 8006544:	f000 f946 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	2210      	movs	r2, #16
 8006556:	4013      	ands	r3, r2
 8006558:	2b10      	cmp	r3, #16
 800655a:	d125      	bne.n	80065a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	2210      	movs	r2, #16
 8006564:	4013      	ands	r3, r2
 8006566:	2b10      	cmp	r3, #16
 8006568:	d11e      	bne.n	80065a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2211      	movs	r2, #17
 8006570:	4252      	negs	r2, r2
 8006572:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2208      	movs	r2, #8
 8006578:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	69da      	ldr	r2, [r3, #28]
 8006580:	23c0      	movs	r3, #192	; 0xc0
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	4013      	ands	r3, r2
 8006586:	d004      	beq.n	8006592 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	0018      	movs	r0, r3
 800658c:	f000 f91a 	bl	80067c4 <HAL_TIM_IC_CaptureCallback>
 8006590:	e007      	b.n	80065a2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	0018      	movs	r0, r3
 8006596:	f000 f90d 	bl	80067b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	0018      	movs	r0, r3
 800659e:	f000 f919 	bl	80067d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	2201      	movs	r2, #1
 80065b0:	4013      	ands	r3, r2
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d10f      	bne.n	80065d6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	2201      	movs	r2, #1
 80065be:	4013      	ands	r3, r2
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d108      	bne.n	80065d6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2202      	movs	r2, #2
 80065ca:	4252      	negs	r2, r2
 80065cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	0018      	movs	r0, r3
 80065d2:	f7f9 ffc3 	bl	800055c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	2240      	movs	r2, #64	; 0x40
 80065de:	4013      	ands	r3, r2
 80065e0:	2b40      	cmp	r3, #64	; 0x40
 80065e2:	d10f      	bne.n	8006604 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	2240      	movs	r2, #64	; 0x40
 80065ec:	4013      	ands	r3, r2
 80065ee:	2b40      	cmp	r3, #64	; 0x40
 80065f0:	d108      	bne.n	8006604 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2241      	movs	r2, #65	; 0x41
 80065f8:	4252      	negs	r2, r2
 80065fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	0018      	movs	r0, r3
 8006600:	f000 f8f0 	bl	80067e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006604:	46c0      	nop			; (mov r8, r8)
 8006606:	46bd      	mov	sp, r7
 8006608:	b002      	add	sp, #8
 800660a:	bd80      	pop	{r7, pc}

0800660c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006616:	230f      	movs	r3, #15
 8006618:	18fb      	adds	r3, r7, r3
 800661a:	2200      	movs	r2, #0
 800661c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2238      	movs	r2, #56	; 0x38
 8006622:	5c9b      	ldrb	r3, [r3, r2]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d101      	bne.n	800662c <HAL_TIM_ConfigClockSource+0x20>
 8006628:	2302      	movs	r3, #2
 800662a:	e0bc      	b.n	80067a6 <HAL_TIM_ConfigClockSource+0x19a>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2238      	movs	r2, #56	; 0x38
 8006630:	2101      	movs	r1, #1
 8006632:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2239      	movs	r2, #57	; 0x39
 8006638:	2102      	movs	r1, #2
 800663a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	2277      	movs	r2, #119	; 0x77
 8006648:	4393      	bics	r3, r2
 800664a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	4a58      	ldr	r2, [pc, #352]	; (80067b0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8006650:	4013      	ands	r3, r2
 8006652:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	68ba      	ldr	r2, [r7, #8]
 800665a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2280      	movs	r2, #128	; 0x80
 8006662:	0192      	lsls	r2, r2, #6
 8006664:	4293      	cmp	r3, r2
 8006666:	d040      	beq.n	80066ea <HAL_TIM_ConfigClockSource+0xde>
 8006668:	2280      	movs	r2, #128	; 0x80
 800666a:	0192      	lsls	r2, r2, #6
 800666c:	4293      	cmp	r3, r2
 800666e:	d900      	bls.n	8006672 <HAL_TIM_ConfigClockSource+0x66>
 8006670:	e088      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x178>
 8006672:	2280      	movs	r2, #128	; 0x80
 8006674:	0152      	lsls	r2, r2, #5
 8006676:	4293      	cmp	r3, r2
 8006678:	d100      	bne.n	800667c <HAL_TIM_ConfigClockSource+0x70>
 800667a:	e088      	b.n	800678e <HAL_TIM_ConfigClockSource+0x182>
 800667c:	2280      	movs	r2, #128	; 0x80
 800667e:	0152      	lsls	r2, r2, #5
 8006680:	4293      	cmp	r3, r2
 8006682:	d900      	bls.n	8006686 <HAL_TIM_ConfigClockSource+0x7a>
 8006684:	e07e      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x178>
 8006686:	2b70      	cmp	r3, #112	; 0x70
 8006688:	d018      	beq.n	80066bc <HAL_TIM_ConfigClockSource+0xb0>
 800668a:	d900      	bls.n	800668e <HAL_TIM_ConfigClockSource+0x82>
 800668c:	e07a      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x178>
 800668e:	2b60      	cmp	r3, #96	; 0x60
 8006690:	d04f      	beq.n	8006732 <HAL_TIM_ConfigClockSource+0x126>
 8006692:	d900      	bls.n	8006696 <HAL_TIM_ConfigClockSource+0x8a>
 8006694:	e076      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x178>
 8006696:	2b50      	cmp	r3, #80	; 0x50
 8006698:	d03b      	beq.n	8006712 <HAL_TIM_ConfigClockSource+0x106>
 800669a:	d900      	bls.n	800669e <HAL_TIM_ConfigClockSource+0x92>
 800669c:	e072      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x178>
 800669e:	2b40      	cmp	r3, #64	; 0x40
 80066a0:	d057      	beq.n	8006752 <HAL_TIM_ConfigClockSource+0x146>
 80066a2:	d900      	bls.n	80066a6 <HAL_TIM_ConfigClockSource+0x9a>
 80066a4:	e06e      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x178>
 80066a6:	2b30      	cmp	r3, #48	; 0x30
 80066a8:	d063      	beq.n	8006772 <HAL_TIM_ConfigClockSource+0x166>
 80066aa:	d86b      	bhi.n	8006784 <HAL_TIM_ConfigClockSource+0x178>
 80066ac:	2b20      	cmp	r3, #32
 80066ae:	d060      	beq.n	8006772 <HAL_TIM_ConfigClockSource+0x166>
 80066b0:	d868      	bhi.n	8006784 <HAL_TIM_ConfigClockSource+0x178>
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d05d      	beq.n	8006772 <HAL_TIM_ConfigClockSource+0x166>
 80066b6:	2b10      	cmp	r3, #16
 80066b8:	d05b      	beq.n	8006772 <HAL_TIM_ConfigClockSource+0x166>
 80066ba:	e063      	b.n	8006784 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066cc:	f000 f960 	bl	8006990 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2277      	movs	r2, #119	; 0x77
 80066dc:	4313      	orrs	r3, r2
 80066de:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	68ba      	ldr	r2, [r7, #8]
 80066e6:	609a      	str	r2, [r3, #8]
      break;
 80066e8:	e052      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066fa:	f000 f949 	bl	8006990 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	689a      	ldr	r2, [r3, #8]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2180      	movs	r1, #128	; 0x80
 800670a:	01c9      	lsls	r1, r1, #7
 800670c:	430a      	orrs	r2, r1
 800670e:	609a      	str	r2, [r3, #8]
      break;
 8006710:	e03e      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800671e:	001a      	movs	r2, r3
 8006720:	f000 f8bc 	bl	800689c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2150      	movs	r1, #80	; 0x50
 800672a:	0018      	movs	r0, r3
 800672c:	f000 f916 	bl	800695c <TIM_ITRx_SetConfig>
      break;
 8006730:	e02e      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800673e:	001a      	movs	r2, r3
 8006740:	f000 f8da 	bl	80068f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	2160      	movs	r1, #96	; 0x60
 800674a:	0018      	movs	r0, r3
 800674c:	f000 f906 	bl	800695c <TIM_ITRx_SetConfig>
      break;
 8006750:	e01e      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800675e:	001a      	movs	r2, r3
 8006760:	f000 f89c 	bl	800689c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2140      	movs	r1, #64	; 0x40
 800676a:	0018      	movs	r0, r3
 800676c:	f000 f8f6 	bl	800695c <TIM_ITRx_SetConfig>
      break;
 8006770:	e00e      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	0019      	movs	r1, r3
 800677c:	0010      	movs	r0, r2
 800677e:	f000 f8ed 	bl	800695c <TIM_ITRx_SetConfig>
      break;
 8006782:	e005      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8006784:	230f      	movs	r3, #15
 8006786:	18fb      	adds	r3, r7, r3
 8006788:	2201      	movs	r2, #1
 800678a:	701a      	strb	r2, [r3, #0]
      break;
 800678c:	e000      	b.n	8006790 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800678e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2239      	movs	r2, #57	; 0x39
 8006794:	2101      	movs	r1, #1
 8006796:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2238      	movs	r2, #56	; 0x38
 800679c:	2100      	movs	r1, #0
 800679e:	5499      	strb	r1, [r3, r2]

  return status;
 80067a0:	230f      	movs	r3, #15
 80067a2:	18fb      	adds	r3, r7, r3
 80067a4:	781b      	ldrb	r3, [r3, #0]
}
 80067a6:	0018      	movs	r0, r3
 80067a8:	46bd      	mov	sp, r7
 80067aa:	b004      	add	sp, #16
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	46c0      	nop			; (mov r8, r8)
 80067b0:	ffff00ff 	.word	0xffff00ff

080067b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b082      	sub	sp, #8
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067bc:	46c0      	nop			; (mov r8, r8)
 80067be:	46bd      	mov	sp, r7
 80067c0:	b002      	add	sp, #8
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80067cc:	46c0      	nop			; (mov r8, r8)
 80067ce:	46bd      	mov	sp, r7
 80067d0:	b002      	add	sp, #8
 80067d2:	bd80      	pop	{r7, pc}

080067d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b082      	sub	sp, #8
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80067dc:	46c0      	nop			; (mov r8, r8)
 80067de:	46bd      	mov	sp, r7
 80067e0:	b002      	add	sp, #8
 80067e2:	bd80      	pop	{r7, pc}

080067e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b082      	sub	sp, #8
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80067ec:	46c0      	nop			; (mov r8, r8)
 80067ee:	46bd      	mov	sp, r7
 80067f0:	b002      	add	sp, #8
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	2380      	movs	r3, #128	; 0x80
 8006808:	05db      	lsls	r3, r3, #23
 800680a:	429a      	cmp	r2, r3
 800680c:	d007      	beq.n	800681e <TIM_Base_SetConfig+0x2a>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a1f      	ldr	r2, [pc, #124]	; (8006890 <TIM_Base_SetConfig+0x9c>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d003      	beq.n	800681e <TIM_Base_SetConfig+0x2a>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a1e      	ldr	r2, [pc, #120]	; (8006894 <TIM_Base_SetConfig+0xa0>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d108      	bne.n	8006830 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2270      	movs	r2, #112	; 0x70
 8006822:	4393      	bics	r3, r2
 8006824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	4313      	orrs	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	2380      	movs	r3, #128	; 0x80
 8006834:	05db      	lsls	r3, r3, #23
 8006836:	429a      	cmp	r2, r3
 8006838:	d007      	beq.n	800684a <TIM_Base_SetConfig+0x56>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a14      	ldr	r2, [pc, #80]	; (8006890 <TIM_Base_SetConfig+0x9c>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d003      	beq.n	800684a <TIM_Base_SetConfig+0x56>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a13      	ldr	r2, [pc, #76]	; (8006894 <TIM_Base_SetConfig+0xa0>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d108      	bne.n	800685c <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	4a12      	ldr	r2, [pc, #72]	; (8006898 <TIM_Base_SetConfig+0xa4>)
 800684e:	4013      	ands	r3, r2
 8006850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	4313      	orrs	r3, r2
 800685a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2280      	movs	r2, #128	; 0x80
 8006860:	4393      	bics	r3, r2
 8006862:	001a      	movs	r2, r3
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	691b      	ldr	r3, [r3, #16]
 8006868:	4313      	orrs	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	689a      	ldr	r2, [r3, #8]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2201      	movs	r2, #1
 8006886:	615a      	str	r2, [r3, #20]
}
 8006888:	46c0      	nop			; (mov r8, r8)
 800688a:	46bd      	mov	sp, r7
 800688c:	b004      	add	sp, #16
 800688e:	bd80      	pop	{r7, pc}
 8006890:	40010800 	.word	0x40010800
 8006894:	40011400 	.word	0x40011400
 8006898:	fffffcff 	.word	0xfffffcff

0800689c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b086      	sub	sp, #24
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6a1b      	ldr	r3, [r3, #32]
 80068ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6a1b      	ldr	r3, [r3, #32]
 80068b2:	2201      	movs	r2, #1
 80068b4:	4393      	bics	r3, r2
 80068b6:	001a      	movs	r2, r3
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	22f0      	movs	r2, #240	; 0xf0
 80068c6:	4393      	bics	r3, r2
 80068c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	011b      	lsls	r3, r3, #4
 80068ce:	693a      	ldr	r2, [r7, #16]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	220a      	movs	r2, #10
 80068d8:	4393      	bics	r3, r2
 80068da:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	697a      	ldr	r2, [r7, #20]
 80068ee:	621a      	str	r2, [r3, #32]
}
 80068f0:	46c0      	nop			; (mov r8, r8)
 80068f2:	46bd      	mov	sp, r7
 80068f4:	b006      	add	sp, #24
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b086      	sub	sp, #24
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	2210      	movs	r2, #16
 800690a:	4393      	bics	r3, r2
 800690c:	001a      	movs	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6a1b      	ldr	r3, [r3, #32]
 800691c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	4a0d      	ldr	r2, [pc, #52]	; (8006958 <TIM_TI2_ConfigInputStage+0x60>)
 8006922:	4013      	ands	r3, r2
 8006924:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	031b      	lsls	r3, r3, #12
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	4313      	orrs	r3, r2
 800692e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	22a0      	movs	r2, #160	; 0xa0
 8006934:	4393      	bics	r3, r2
 8006936:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	011b      	lsls	r3, r3, #4
 800693c:	693a      	ldr	r2, [r7, #16]
 800693e:	4313      	orrs	r3, r2
 8006940:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	697a      	ldr	r2, [r7, #20]
 8006946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	621a      	str	r2, [r3, #32]
}
 800694e:	46c0      	nop			; (mov r8, r8)
 8006950:	46bd      	mov	sp, r7
 8006952:	b006      	add	sp, #24
 8006954:	bd80      	pop	{r7, pc}
 8006956:	46c0      	nop			; (mov r8, r8)
 8006958:	ffff0fff 	.word	0xffff0fff

0800695c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2270      	movs	r2, #112	; 0x70
 8006970:	4393      	bics	r3, r2
 8006972:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	4313      	orrs	r3, r2
 800697a:	2207      	movs	r2, #7
 800697c:	4313      	orrs	r3, r2
 800697e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	609a      	str	r2, [r3, #8]
}
 8006986:	46c0      	nop			; (mov r8, r8)
 8006988:	46bd      	mov	sp, r7
 800698a:	b004      	add	sp, #16
 800698c:	bd80      	pop	{r7, pc}
	...

08006990 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b086      	sub	sp, #24
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
 800699c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	4a09      	ldr	r2, [pc, #36]	; (80069cc <TIM_ETR_SetConfig+0x3c>)
 80069a8:	4013      	ands	r3, r2
 80069aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	021a      	lsls	r2, r3, #8
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	431a      	orrs	r2, r3
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	4313      	orrs	r3, r2
 80069bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	697a      	ldr	r2, [r7, #20]
 80069c2:	609a      	str	r2, [r3, #8]
}
 80069c4:	46c0      	nop			; (mov r8, r8)
 80069c6:	46bd      	mov	sp, r7
 80069c8:	b006      	add	sp, #24
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	ffff00ff 	.word	0xffff00ff

080069d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2238      	movs	r2, #56	; 0x38
 80069de:	5c9b      	ldrb	r3, [r3, r2]
 80069e0:	2b01      	cmp	r3, #1
 80069e2:	d101      	bne.n	80069e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069e4:	2302      	movs	r3, #2
 80069e6:	e042      	b.n	8006a6e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2238      	movs	r2, #56	; 0x38
 80069ec:	2101      	movs	r1, #1
 80069ee:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2239      	movs	r2, #57	; 0x39
 80069f4:	2102      	movs	r1, #2
 80069f6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2270      	movs	r2, #112	; 0x70
 8006a0c:	4393      	bics	r3, r2
 8006a0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	2380      	movs	r3, #128	; 0x80
 8006a28:	05db      	lsls	r3, r3, #23
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d009      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a11      	ldr	r2, [pc, #68]	; (8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d004      	beq.n	8006a42 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a0f      	ldr	r2, [pc, #60]	; (8006a7c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d10c      	bne.n	8006a5c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	2280      	movs	r2, #128	; 0x80
 8006a46:	4393      	bics	r3, r2
 8006a48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	68ba      	ldr	r2, [r7, #8]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68ba      	ldr	r2, [r7, #8]
 8006a5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2239      	movs	r2, #57	; 0x39
 8006a60:	2101      	movs	r1, #1
 8006a62:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2238      	movs	r2, #56	; 0x38
 8006a68:	2100      	movs	r1, #0
 8006a6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006a6c:	2300      	movs	r3, #0
}
 8006a6e:	0018      	movs	r0, r3
 8006a70:	46bd      	mov	sp, r7
 8006a72:	b004      	add	sp, #16
 8006a74:	bd80      	pop	{r7, pc}
 8006a76:	46c0      	nop			; (mov r8, r8)
 8006a78:	40010800 	.word	0x40010800
 8006a7c:	40011400 	.word	0x40011400

08006a80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e044      	b.n	8006b1c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d107      	bne.n	8006aaa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2278      	movs	r2, #120	; 0x78
 8006a9e:	2100      	movs	r1, #0
 8006aa0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	0018      	movs	r0, r3
 8006aa6:	f7fa fdb3 	bl	8001610 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2224      	movs	r2, #36	; 0x24
 8006aae:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2101      	movs	r1, #1
 8006abc:	438a      	bics	r2, r1
 8006abe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	0018      	movs	r0, r3
 8006ac4:	f000 f8d0 	bl	8006c68 <UART_SetConfig>
 8006ac8:	0003      	movs	r3, r0
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d101      	bne.n	8006ad2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	e024      	b.n	8006b1c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d003      	beq.n	8006ae2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	0018      	movs	r0, r3
 8006ade:	f000 fb47 	bl	8007170 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	685a      	ldr	r2, [r3, #4]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	490d      	ldr	r1, [pc, #52]	; (8006b24 <HAL_UART_Init+0xa4>)
 8006aee:	400a      	ands	r2, r1
 8006af0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	689a      	ldr	r2, [r3, #8]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	212a      	movs	r1, #42	; 0x2a
 8006afe:	438a      	bics	r2, r1
 8006b00:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	2101      	movs	r1, #1
 8006b0e:	430a      	orrs	r2, r1
 8006b10:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	0018      	movs	r0, r3
 8006b16:	f000 fbdf 	bl	80072d8 <UART_CheckIdleState>
 8006b1a:	0003      	movs	r3, r0
}
 8006b1c:	0018      	movs	r0, r3
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	b002      	add	sp, #8
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	ffffb7ff 	.word	0xffffb7ff

08006b28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b08a      	sub	sp, #40	; 0x28
 8006b2c:	af02      	add	r7, sp, #8
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	603b      	str	r3, [r7, #0]
 8006b34:	1dbb      	adds	r3, r7, #6
 8006b36:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b3c:	2b20      	cmp	r3, #32
 8006b3e:	d000      	beq.n	8006b42 <HAL_UART_Transmit+0x1a>
 8006b40:	e08c      	b.n	8006c5c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d003      	beq.n	8006b50 <HAL_UART_Transmit+0x28>
 8006b48:	1dbb      	adds	r3, r7, #6
 8006b4a:	881b      	ldrh	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d101      	bne.n	8006b54 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e084      	b.n	8006c5e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	689a      	ldr	r2, [r3, #8]
 8006b58:	2380      	movs	r3, #128	; 0x80
 8006b5a:	015b      	lsls	r3, r3, #5
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d109      	bne.n	8006b74 <HAL_UART_Transmit+0x4c>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d105      	bne.n	8006b74 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	4013      	ands	r3, r2
 8006b6e:	d001      	beq.n	8006b74 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e074      	b.n	8006c5e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2284      	movs	r2, #132	; 0x84
 8006b78:	2100      	movs	r1, #0
 8006b7a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2221      	movs	r2, #33	; 0x21
 8006b80:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b82:	f7fb f99d 	bl	8001ec0 <HAL_GetTick>
 8006b86:	0003      	movs	r3, r0
 8006b88:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	1dba      	adds	r2, r7, #6
 8006b8e:	2150      	movs	r1, #80	; 0x50
 8006b90:	8812      	ldrh	r2, [r2, #0]
 8006b92:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	1dba      	adds	r2, r7, #6
 8006b98:	2152      	movs	r1, #82	; 0x52
 8006b9a:	8812      	ldrh	r2, [r2, #0]
 8006b9c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	689a      	ldr	r2, [r3, #8]
 8006ba2:	2380      	movs	r3, #128	; 0x80
 8006ba4:	015b      	lsls	r3, r3, #5
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d108      	bne.n	8006bbc <HAL_UART_Transmit+0x94>
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	691b      	ldr	r3, [r3, #16]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d104      	bne.n	8006bbc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	61bb      	str	r3, [r7, #24]
 8006bba:	e003      	b.n	8006bc4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006bc4:	e02f      	b.n	8006c26 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bc6:	697a      	ldr	r2, [r7, #20]
 8006bc8:	68f8      	ldr	r0, [r7, #12]
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	9300      	str	r3, [sp, #0]
 8006bce:	0013      	movs	r3, r2
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	2180      	movs	r1, #128	; 0x80
 8006bd4:	f000 fc28 	bl	8007428 <UART_WaitOnFlagUntilTimeout>
 8006bd8:	1e03      	subs	r3, r0, #0
 8006bda:	d004      	beq.n	8006be6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2220      	movs	r2, #32
 8006be0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e03b      	b.n	8006c5e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8006be6:	69fb      	ldr	r3, [r7, #28]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d10b      	bne.n	8006c04 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006bec:	69bb      	ldr	r3, [r7, #24]
 8006bee:	881b      	ldrh	r3, [r3, #0]
 8006bf0:	001a      	movs	r2, r3
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	05d2      	lsls	r2, r2, #23
 8006bf8:	0dd2      	lsrs	r2, r2, #23
 8006bfa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	3302      	adds	r3, #2
 8006c00:	61bb      	str	r3, [r7, #24]
 8006c02:	e007      	b.n	8006c14 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c04:	69fb      	ldr	r3, [r7, #28]
 8006c06:	781a      	ldrb	r2, [r3, #0]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	3301      	adds	r3, #1
 8006c12:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2252      	movs	r2, #82	; 0x52
 8006c18:	5a9b      	ldrh	r3, [r3, r2]
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	b299      	uxth	r1, r3
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2252      	movs	r2, #82	; 0x52
 8006c24:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2252      	movs	r2, #82	; 0x52
 8006c2a:	5a9b      	ldrh	r3, [r3, r2]
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1c9      	bne.n	8006bc6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	68f8      	ldr	r0, [r7, #12]
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	0013      	movs	r3, r2
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	2140      	movs	r1, #64	; 0x40
 8006c40:	f000 fbf2 	bl	8007428 <UART_WaitOnFlagUntilTimeout>
 8006c44:	1e03      	subs	r3, r0, #0
 8006c46:	d004      	beq.n	8006c52 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2220      	movs	r2, #32
 8006c4c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e005      	b.n	8006c5e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2220      	movs	r2, #32
 8006c56:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	e000      	b.n	8006c5e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006c5c:	2302      	movs	r3, #2
  }
}
 8006c5e:	0018      	movs	r0, r3
 8006c60:	46bd      	mov	sp, r7
 8006c62:	b008      	add	sp, #32
 8006c64:	bd80      	pop	{r7, pc}
	...

08006c68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c68:	b5b0      	push	{r4, r5, r7, lr}
 8006c6a:	b08e      	sub	sp, #56	; 0x38
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c70:	231a      	movs	r3, #26
 8006c72:	2218      	movs	r2, #24
 8006c74:	189b      	adds	r3, r3, r2
 8006c76:	19db      	adds	r3, r3, r7
 8006c78:	2200      	movs	r2, #0
 8006c7a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	689a      	ldr	r2, [r3, #8]
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	431a      	orrs	r2, r3
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	431a      	orrs	r2, r3
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	69db      	ldr	r3, [r3, #28]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c94:	69fb      	ldr	r3, [r7, #28]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4ac6      	ldr	r2, [pc, #792]	; (8006fb4 <UART_SetConfig+0x34c>)
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	0019      	movs	r1, r3
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006caa:	69fb      	ldr	r3, [r7, #28]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	4ac1      	ldr	r2, [pc, #772]	; (8006fb8 <UART_SetConfig+0x350>)
 8006cb2:	4013      	ands	r3, r2
 8006cb4:	0019      	movs	r1, r3
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	68da      	ldr	r2, [r3, #12]
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006cc2:	69fb      	ldr	r3, [r7, #28]
 8006cc4:	699b      	ldr	r3, [r3, #24]
 8006cc6:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006cc8:	69fb      	ldr	r3, [r7, #28]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4abb      	ldr	r2, [pc, #748]	; (8006fbc <UART_SetConfig+0x354>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d004      	beq.n	8006cdc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	6a1b      	ldr	r3, [r3, #32]
 8006cd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	4ab7      	ldr	r2, [pc, #732]	; (8006fc0 <UART_SetConfig+0x358>)
 8006ce4:	4013      	ands	r3, r2
 8006ce6:	0019      	movs	r1, r3
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4ab3      	ldr	r2, [pc, #716]	; (8006fc4 <UART_SetConfig+0x35c>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d131      	bne.n	8006d60 <UART_SetConfig+0xf8>
 8006cfc:	4bb2      	ldr	r3, [pc, #712]	; (8006fc8 <UART_SetConfig+0x360>)
 8006cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d00:	2203      	movs	r2, #3
 8006d02:	4013      	ands	r3, r2
 8006d04:	2b03      	cmp	r3, #3
 8006d06:	d01d      	beq.n	8006d44 <UART_SetConfig+0xdc>
 8006d08:	d823      	bhi.n	8006d52 <UART_SetConfig+0xea>
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d00c      	beq.n	8006d28 <UART_SetConfig+0xc0>
 8006d0e:	d820      	bhi.n	8006d52 <UART_SetConfig+0xea>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d002      	beq.n	8006d1a <UART_SetConfig+0xb2>
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d00e      	beq.n	8006d36 <UART_SetConfig+0xce>
 8006d18:	e01b      	b.n	8006d52 <UART_SetConfig+0xea>
 8006d1a:	231b      	movs	r3, #27
 8006d1c:	2218      	movs	r2, #24
 8006d1e:	189b      	adds	r3, r3, r2
 8006d20:	19db      	adds	r3, r3, r7
 8006d22:	2201      	movs	r2, #1
 8006d24:	701a      	strb	r2, [r3, #0]
 8006d26:	e09c      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006d28:	231b      	movs	r3, #27
 8006d2a:	2218      	movs	r2, #24
 8006d2c:	189b      	adds	r3, r3, r2
 8006d2e:	19db      	adds	r3, r3, r7
 8006d30:	2202      	movs	r2, #2
 8006d32:	701a      	strb	r2, [r3, #0]
 8006d34:	e095      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006d36:	231b      	movs	r3, #27
 8006d38:	2218      	movs	r2, #24
 8006d3a:	189b      	adds	r3, r3, r2
 8006d3c:	19db      	adds	r3, r3, r7
 8006d3e:	2204      	movs	r2, #4
 8006d40:	701a      	strb	r2, [r3, #0]
 8006d42:	e08e      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006d44:	231b      	movs	r3, #27
 8006d46:	2218      	movs	r2, #24
 8006d48:	189b      	adds	r3, r3, r2
 8006d4a:	19db      	adds	r3, r3, r7
 8006d4c:	2208      	movs	r2, #8
 8006d4e:	701a      	strb	r2, [r3, #0]
 8006d50:	e087      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006d52:	231b      	movs	r3, #27
 8006d54:	2218      	movs	r2, #24
 8006d56:	189b      	adds	r3, r3, r2
 8006d58:	19db      	adds	r3, r3, r7
 8006d5a:	2210      	movs	r2, #16
 8006d5c:	701a      	strb	r2, [r3, #0]
 8006d5e:	e080      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006d60:	69fb      	ldr	r3, [r7, #28]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a99      	ldr	r2, [pc, #612]	; (8006fcc <UART_SetConfig+0x364>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d131      	bne.n	8006dce <UART_SetConfig+0x166>
 8006d6a:	4b97      	ldr	r3, [pc, #604]	; (8006fc8 <UART_SetConfig+0x360>)
 8006d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d6e:	220c      	movs	r2, #12
 8006d70:	4013      	ands	r3, r2
 8006d72:	2b0c      	cmp	r3, #12
 8006d74:	d01d      	beq.n	8006db2 <UART_SetConfig+0x14a>
 8006d76:	d823      	bhi.n	8006dc0 <UART_SetConfig+0x158>
 8006d78:	2b08      	cmp	r3, #8
 8006d7a:	d00c      	beq.n	8006d96 <UART_SetConfig+0x12e>
 8006d7c:	d820      	bhi.n	8006dc0 <UART_SetConfig+0x158>
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d002      	beq.n	8006d88 <UART_SetConfig+0x120>
 8006d82:	2b04      	cmp	r3, #4
 8006d84:	d00e      	beq.n	8006da4 <UART_SetConfig+0x13c>
 8006d86:	e01b      	b.n	8006dc0 <UART_SetConfig+0x158>
 8006d88:	231b      	movs	r3, #27
 8006d8a:	2218      	movs	r2, #24
 8006d8c:	189b      	adds	r3, r3, r2
 8006d8e:	19db      	adds	r3, r3, r7
 8006d90:	2200      	movs	r2, #0
 8006d92:	701a      	strb	r2, [r3, #0]
 8006d94:	e065      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006d96:	231b      	movs	r3, #27
 8006d98:	2218      	movs	r2, #24
 8006d9a:	189b      	adds	r3, r3, r2
 8006d9c:	19db      	adds	r3, r3, r7
 8006d9e:	2202      	movs	r2, #2
 8006da0:	701a      	strb	r2, [r3, #0]
 8006da2:	e05e      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006da4:	231b      	movs	r3, #27
 8006da6:	2218      	movs	r2, #24
 8006da8:	189b      	adds	r3, r3, r2
 8006daa:	19db      	adds	r3, r3, r7
 8006dac:	2204      	movs	r2, #4
 8006dae:	701a      	strb	r2, [r3, #0]
 8006db0:	e057      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006db2:	231b      	movs	r3, #27
 8006db4:	2218      	movs	r2, #24
 8006db6:	189b      	adds	r3, r3, r2
 8006db8:	19db      	adds	r3, r3, r7
 8006dba:	2208      	movs	r2, #8
 8006dbc:	701a      	strb	r2, [r3, #0]
 8006dbe:	e050      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006dc0:	231b      	movs	r3, #27
 8006dc2:	2218      	movs	r2, #24
 8006dc4:	189b      	adds	r3, r3, r2
 8006dc6:	19db      	adds	r3, r3, r7
 8006dc8:	2210      	movs	r2, #16
 8006dca:	701a      	strb	r2, [r3, #0]
 8006dcc:	e049      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a7a      	ldr	r2, [pc, #488]	; (8006fbc <UART_SetConfig+0x354>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d13e      	bne.n	8006e56 <UART_SetConfig+0x1ee>
 8006dd8:	4b7b      	ldr	r3, [pc, #492]	; (8006fc8 <UART_SetConfig+0x360>)
 8006dda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ddc:	23c0      	movs	r3, #192	; 0xc0
 8006dde:	011b      	lsls	r3, r3, #4
 8006de0:	4013      	ands	r3, r2
 8006de2:	22c0      	movs	r2, #192	; 0xc0
 8006de4:	0112      	lsls	r2, r2, #4
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d027      	beq.n	8006e3a <UART_SetConfig+0x1d2>
 8006dea:	22c0      	movs	r2, #192	; 0xc0
 8006dec:	0112      	lsls	r2, r2, #4
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d82a      	bhi.n	8006e48 <UART_SetConfig+0x1e0>
 8006df2:	2280      	movs	r2, #128	; 0x80
 8006df4:	0112      	lsls	r2, r2, #4
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d011      	beq.n	8006e1e <UART_SetConfig+0x1b6>
 8006dfa:	2280      	movs	r2, #128	; 0x80
 8006dfc:	0112      	lsls	r2, r2, #4
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d822      	bhi.n	8006e48 <UART_SetConfig+0x1e0>
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d004      	beq.n	8006e10 <UART_SetConfig+0x1a8>
 8006e06:	2280      	movs	r2, #128	; 0x80
 8006e08:	00d2      	lsls	r2, r2, #3
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d00e      	beq.n	8006e2c <UART_SetConfig+0x1c4>
 8006e0e:	e01b      	b.n	8006e48 <UART_SetConfig+0x1e0>
 8006e10:	231b      	movs	r3, #27
 8006e12:	2218      	movs	r2, #24
 8006e14:	189b      	adds	r3, r3, r2
 8006e16:	19db      	adds	r3, r3, r7
 8006e18:	2200      	movs	r2, #0
 8006e1a:	701a      	strb	r2, [r3, #0]
 8006e1c:	e021      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006e1e:	231b      	movs	r3, #27
 8006e20:	2218      	movs	r2, #24
 8006e22:	189b      	adds	r3, r3, r2
 8006e24:	19db      	adds	r3, r3, r7
 8006e26:	2202      	movs	r2, #2
 8006e28:	701a      	strb	r2, [r3, #0]
 8006e2a:	e01a      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006e2c:	231b      	movs	r3, #27
 8006e2e:	2218      	movs	r2, #24
 8006e30:	189b      	adds	r3, r3, r2
 8006e32:	19db      	adds	r3, r3, r7
 8006e34:	2204      	movs	r2, #4
 8006e36:	701a      	strb	r2, [r3, #0]
 8006e38:	e013      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006e3a:	231b      	movs	r3, #27
 8006e3c:	2218      	movs	r2, #24
 8006e3e:	189b      	adds	r3, r3, r2
 8006e40:	19db      	adds	r3, r3, r7
 8006e42:	2208      	movs	r2, #8
 8006e44:	701a      	strb	r2, [r3, #0]
 8006e46:	e00c      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006e48:	231b      	movs	r3, #27
 8006e4a:	2218      	movs	r2, #24
 8006e4c:	189b      	adds	r3, r3, r2
 8006e4e:	19db      	adds	r3, r3, r7
 8006e50:	2210      	movs	r2, #16
 8006e52:	701a      	strb	r2, [r3, #0]
 8006e54:	e005      	b.n	8006e62 <UART_SetConfig+0x1fa>
 8006e56:	231b      	movs	r3, #27
 8006e58:	2218      	movs	r2, #24
 8006e5a:	189b      	adds	r3, r3, r2
 8006e5c:	19db      	adds	r3, r3, r7
 8006e5e:	2210      	movs	r2, #16
 8006e60:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e62:	69fb      	ldr	r3, [r7, #28]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a55      	ldr	r2, [pc, #340]	; (8006fbc <UART_SetConfig+0x354>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d000      	beq.n	8006e6e <UART_SetConfig+0x206>
 8006e6c:	e084      	b.n	8006f78 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e6e:	231b      	movs	r3, #27
 8006e70:	2218      	movs	r2, #24
 8006e72:	189b      	adds	r3, r3, r2
 8006e74:	19db      	adds	r3, r3, r7
 8006e76:	781b      	ldrb	r3, [r3, #0]
 8006e78:	2b08      	cmp	r3, #8
 8006e7a:	d01d      	beq.n	8006eb8 <UART_SetConfig+0x250>
 8006e7c:	dc20      	bgt.n	8006ec0 <UART_SetConfig+0x258>
 8006e7e:	2b04      	cmp	r3, #4
 8006e80:	d015      	beq.n	8006eae <UART_SetConfig+0x246>
 8006e82:	dc1d      	bgt.n	8006ec0 <UART_SetConfig+0x258>
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d002      	beq.n	8006e8e <UART_SetConfig+0x226>
 8006e88:	2b02      	cmp	r3, #2
 8006e8a:	d005      	beq.n	8006e98 <UART_SetConfig+0x230>
 8006e8c:	e018      	b.n	8006ec0 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e8e:	f7fd fe15 	bl	8004abc <HAL_RCC_GetPCLK1Freq>
 8006e92:	0003      	movs	r3, r0
 8006e94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006e96:	e01c      	b.n	8006ed2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e98:	4b4b      	ldr	r3, [pc, #300]	; (8006fc8 <UART_SetConfig+0x360>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2210      	movs	r2, #16
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	d002      	beq.n	8006ea8 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006ea2:	4b4b      	ldr	r3, [pc, #300]	; (8006fd0 <UART_SetConfig+0x368>)
 8006ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006ea6:	e014      	b.n	8006ed2 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8006ea8:	4b4a      	ldr	r3, [pc, #296]	; (8006fd4 <UART_SetConfig+0x36c>)
 8006eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006eac:	e011      	b.n	8006ed2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006eae:	f7fd fd55 	bl	800495c <HAL_RCC_GetSysClockFreq>
 8006eb2:	0003      	movs	r3, r0
 8006eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006eb6:	e00c      	b.n	8006ed2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006eb8:	2380      	movs	r3, #128	; 0x80
 8006eba:	021b      	lsls	r3, r3, #8
 8006ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006ebe:	e008      	b.n	8006ed2 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006ec4:	231a      	movs	r3, #26
 8006ec6:	2218      	movs	r2, #24
 8006ec8:	189b      	adds	r3, r3, r2
 8006eca:	19db      	adds	r3, r3, r7
 8006ecc:	2201      	movs	r2, #1
 8006ece:	701a      	strb	r2, [r3, #0]
        break;
 8006ed0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d100      	bne.n	8006eda <UART_SetConfig+0x272>
 8006ed8:	e132      	b.n	8007140 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	685a      	ldr	r2, [r3, #4]
 8006ede:	0013      	movs	r3, r2
 8006ee0:	005b      	lsls	r3, r3, #1
 8006ee2:	189b      	adds	r3, r3, r2
 8006ee4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d305      	bcc.n	8006ef6 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006ef0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d906      	bls.n	8006f04 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8006ef6:	231a      	movs	r3, #26
 8006ef8:	2218      	movs	r2, #24
 8006efa:	189b      	adds	r3, r3, r2
 8006efc:	19db      	adds	r3, r3, r7
 8006efe:	2201      	movs	r2, #1
 8006f00:	701a      	strb	r2, [r3, #0]
 8006f02:	e11d      	b.n	8007140 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f06:	613b      	str	r3, [r7, #16]
 8006f08:	2300      	movs	r3, #0
 8006f0a:	617b      	str	r3, [r7, #20]
 8006f0c:	6939      	ldr	r1, [r7, #16]
 8006f0e:	697a      	ldr	r2, [r7, #20]
 8006f10:	000b      	movs	r3, r1
 8006f12:	0e1b      	lsrs	r3, r3, #24
 8006f14:	0010      	movs	r0, r2
 8006f16:	0205      	lsls	r5, r0, #8
 8006f18:	431d      	orrs	r5, r3
 8006f1a:	000b      	movs	r3, r1
 8006f1c:	021c      	lsls	r4, r3, #8
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	085b      	lsrs	r3, r3, #1
 8006f24:	60bb      	str	r3, [r7, #8]
 8006f26:	2300      	movs	r3, #0
 8006f28:	60fb      	str	r3, [r7, #12]
 8006f2a:	68b8      	ldr	r0, [r7, #8]
 8006f2c:	68f9      	ldr	r1, [r7, #12]
 8006f2e:	1900      	adds	r0, r0, r4
 8006f30:	4169      	adcs	r1, r5
 8006f32:	69fb      	ldr	r3, [r7, #28]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	603b      	str	r3, [r7, #0]
 8006f38:	2300      	movs	r3, #0
 8006f3a:	607b      	str	r3, [r7, #4]
 8006f3c:	683a      	ldr	r2, [r7, #0]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f7f9 f980 	bl	8000244 <__aeabi_uldivmod>
 8006f44:	0002      	movs	r2, r0
 8006f46:	000b      	movs	r3, r1
 8006f48:	0013      	movs	r3, r2
 8006f4a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f4e:	23c0      	movs	r3, #192	; 0xc0
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d309      	bcc.n	8006f6a <UART_SetConfig+0x302>
 8006f56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f58:	2380      	movs	r3, #128	; 0x80
 8006f5a:	035b      	lsls	r3, r3, #13
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d204      	bcs.n	8006f6a <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8006f60:	69fb      	ldr	r3, [r7, #28]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f66:	60da      	str	r2, [r3, #12]
 8006f68:	e0ea      	b.n	8007140 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8006f6a:	231a      	movs	r3, #26
 8006f6c:	2218      	movs	r2, #24
 8006f6e:	189b      	adds	r3, r3, r2
 8006f70:	19db      	adds	r3, r3, r7
 8006f72:	2201      	movs	r2, #1
 8006f74:	701a      	strb	r2, [r3, #0]
 8006f76:	e0e3      	b.n	8007140 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	69da      	ldr	r2, [r3, #28]
 8006f7c:	2380      	movs	r3, #128	; 0x80
 8006f7e:	021b      	lsls	r3, r3, #8
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d000      	beq.n	8006f86 <UART_SetConfig+0x31e>
 8006f84:	e085      	b.n	8007092 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8006f86:	231b      	movs	r3, #27
 8006f88:	2218      	movs	r2, #24
 8006f8a:	189b      	adds	r3, r3, r2
 8006f8c:	19db      	adds	r3, r3, r7
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	2b08      	cmp	r3, #8
 8006f92:	d837      	bhi.n	8007004 <UART_SetConfig+0x39c>
 8006f94:	009a      	lsls	r2, r3, #2
 8006f96:	4b10      	ldr	r3, [pc, #64]	; (8006fd8 <UART_SetConfig+0x370>)
 8006f98:	18d3      	adds	r3, r2, r3
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f9e:	f7fd fd8d 	bl	8004abc <HAL_RCC_GetPCLK1Freq>
 8006fa2:	0003      	movs	r3, r0
 8006fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fa6:	e036      	b.n	8007016 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fa8:	f7fd fd9e 	bl	8004ae8 <HAL_RCC_GetPCLK2Freq>
 8006fac:	0003      	movs	r3, r0
 8006fae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006fb0:	e031      	b.n	8007016 <UART_SetConfig+0x3ae>
 8006fb2:	46c0      	nop			; (mov r8, r8)
 8006fb4:	efff69f3 	.word	0xefff69f3
 8006fb8:	ffffcfff 	.word	0xffffcfff
 8006fbc:	40004800 	.word	0x40004800
 8006fc0:	fffff4ff 	.word	0xfffff4ff
 8006fc4:	40013800 	.word	0x40013800
 8006fc8:	40021000 	.word	0x40021000
 8006fcc:	40004400 	.word	0x40004400
 8006fd0:	003d0900 	.word	0x003d0900
 8006fd4:	00f42400 	.word	0x00f42400
 8006fd8:	0800c4cc 	.word	0x0800c4cc
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fdc:	4b60      	ldr	r3, [pc, #384]	; (8007160 <UART_SetConfig+0x4f8>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2210      	movs	r2, #16
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	d002      	beq.n	8006fec <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006fe6:	4b5f      	ldr	r3, [pc, #380]	; (8007164 <UART_SetConfig+0x4fc>)
 8006fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006fea:	e014      	b.n	8007016 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8006fec:	4b5e      	ldr	r3, [pc, #376]	; (8007168 <UART_SetConfig+0x500>)
 8006fee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006ff0:	e011      	b.n	8007016 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ff2:	f7fd fcb3 	bl	800495c <HAL_RCC_GetSysClockFreq>
 8006ff6:	0003      	movs	r3, r0
 8006ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006ffa:	e00c      	b.n	8007016 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ffc:	2380      	movs	r3, #128	; 0x80
 8006ffe:	021b      	lsls	r3, r3, #8
 8007000:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007002:	e008      	b.n	8007016 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8007004:	2300      	movs	r3, #0
 8007006:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007008:	231a      	movs	r3, #26
 800700a:	2218      	movs	r2, #24
 800700c:	189b      	adds	r3, r3, r2
 800700e:	19db      	adds	r3, r3, r7
 8007010:	2201      	movs	r2, #1
 8007012:	701a      	strb	r2, [r3, #0]
        break;
 8007014:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007018:	2b00      	cmp	r3, #0
 800701a:	d100      	bne.n	800701e <UART_SetConfig+0x3b6>
 800701c:	e090      	b.n	8007140 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800701e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007020:	005a      	lsls	r2, r3, #1
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	085b      	lsrs	r3, r3, #1
 8007028:	18d2      	adds	r2, r2, r3
 800702a:	69fb      	ldr	r3, [r7, #28]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	0019      	movs	r1, r3
 8007030:	0010      	movs	r0, r2
 8007032:	f7f9 f87b 	bl	800012c <__udivsi3>
 8007036:	0003      	movs	r3, r0
 8007038:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800703a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800703c:	2b0f      	cmp	r3, #15
 800703e:	d921      	bls.n	8007084 <UART_SetConfig+0x41c>
 8007040:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007042:	2380      	movs	r3, #128	; 0x80
 8007044:	025b      	lsls	r3, r3, #9
 8007046:	429a      	cmp	r2, r3
 8007048:	d21c      	bcs.n	8007084 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800704a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800704c:	b29a      	uxth	r2, r3
 800704e:	200e      	movs	r0, #14
 8007050:	2418      	movs	r4, #24
 8007052:	1903      	adds	r3, r0, r4
 8007054:	19db      	adds	r3, r3, r7
 8007056:	210f      	movs	r1, #15
 8007058:	438a      	bics	r2, r1
 800705a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800705c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800705e:	085b      	lsrs	r3, r3, #1
 8007060:	b29b      	uxth	r3, r3
 8007062:	2207      	movs	r2, #7
 8007064:	4013      	ands	r3, r2
 8007066:	b299      	uxth	r1, r3
 8007068:	1903      	adds	r3, r0, r4
 800706a:	19db      	adds	r3, r3, r7
 800706c:	1902      	adds	r2, r0, r4
 800706e:	19d2      	adds	r2, r2, r7
 8007070:	8812      	ldrh	r2, [r2, #0]
 8007072:	430a      	orrs	r2, r1
 8007074:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	1902      	adds	r2, r0, r4
 800707c:	19d2      	adds	r2, r2, r7
 800707e:	8812      	ldrh	r2, [r2, #0]
 8007080:	60da      	str	r2, [r3, #12]
 8007082:	e05d      	b.n	8007140 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8007084:	231a      	movs	r3, #26
 8007086:	2218      	movs	r2, #24
 8007088:	189b      	adds	r3, r3, r2
 800708a:	19db      	adds	r3, r3, r7
 800708c:	2201      	movs	r2, #1
 800708e:	701a      	strb	r2, [r3, #0]
 8007090:	e056      	b.n	8007140 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007092:	231b      	movs	r3, #27
 8007094:	2218      	movs	r2, #24
 8007096:	189b      	adds	r3, r3, r2
 8007098:	19db      	adds	r3, r3, r7
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	2b08      	cmp	r3, #8
 800709e:	d822      	bhi.n	80070e6 <UART_SetConfig+0x47e>
 80070a0:	009a      	lsls	r2, r3, #2
 80070a2:	4b32      	ldr	r3, [pc, #200]	; (800716c <UART_SetConfig+0x504>)
 80070a4:	18d3      	adds	r3, r2, r3
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070aa:	f7fd fd07 	bl	8004abc <HAL_RCC_GetPCLK1Freq>
 80070ae:	0003      	movs	r3, r0
 80070b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80070b2:	e021      	b.n	80070f8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070b4:	f7fd fd18 	bl	8004ae8 <HAL_RCC_GetPCLK2Freq>
 80070b8:	0003      	movs	r3, r0
 80070ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80070bc:	e01c      	b.n	80070f8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070be:	4b28      	ldr	r3, [pc, #160]	; (8007160 <UART_SetConfig+0x4f8>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2210      	movs	r2, #16
 80070c4:	4013      	ands	r3, r2
 80070c6:	d002      	beq.n	80070ce <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80070c8:	4b26      	ldr	r3, [pc, #152]	; (8007164 <UART_SetConfig+0x4fc>)
 80070ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80070cc:	e014      	b.n	80070f8 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80070ce:	4b26      	ldr	r3, [pc, #152]	; (8007168 <UART_SetConfig+0x500>)
 80070d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80070d2:	e011      	b.n	80070f8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070d4:	f7fd fc42 	bl	800495c <HAL_RCC_GetSysClockFreq>
 80070d8:	0003      	movs	r3, r0
 80070da:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80070dc:	e00c      	b.n	80070f8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070de:	2380      	movs	r3, #128	; 0x80
 80070e0:	021b      	lsls	r3, r3, #8
 80070e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80070e4:	e008      	b.n	80070f8 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80070e6:	2300      	movs	r3, #0
 80070e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80070ea:	231a      	movs	r3, #26
 80070ec:	2218      	movs	r2, #24
 80070ee:	189b      	adds	r3, r3, r2
 80070f0:	19db      	adds	r3, r3, r7
 80070f2:	2201      	movs	r2, #1
 80070f4:	701a      	strb	r2, [r3, #0]
        break;
 80070f6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80070f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d020      	beq.n	8007140 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	085a      	lsrs	r2, r3, #1
 8007104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007106:	18d2      	adds	r2, r2, r3
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	0019      	movs	r1, r3
 800710e:	0010      	movs	r0, r2
 8007110:	f7f9 f80c 	bl	800012c <__udivsi3>
 8007114:	0003      	movs	r3, r0
 8007116:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800711a:	2b0f      	cmp	r3, #15
 800711c:	d90a      	bls.n	8007134 <UART_SetConfig+0x4cc>
 800711e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007120:	2380      	movs	r3, #128	; 0x80
 8007122:	025b      	lsls	r3, r3, #9
 8007124:	429a      	cmp	r2, r3
 8007126:	d205      	bcs.n	8007134 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712a:	b29a      	uxth	r2, r3
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	60da      	str	r2, [r3, #12]
 8007132:	e005      	b.n	8007140 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8007134:	231a      	movs	r3, #26
 8007136:	2218      	movs	r2, #24
 8007138:	189b      	adds	r3, r3, r2
 800713a:	19db      	adds	r3, r3, r7
 800713c:	2201      	movs	r2, #1
 800713e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	2200      	movs	r2, #0
 8007144:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	2200      	movs	r2, #0
 800714a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800714c:	231a      	movs	r3, #26
 800714e:	2218      	movs	r2, #24
 8007150:	189b      	adds	r3, r3, r2
 8007152:	19db      	adds	r3, r3, r7
 8007154:	781b      	ldrb	r3, [r3, #0]
}
 8007156:	0018      	movs	r0, r3
 8007158:	46bd      	mov	sp, r7
 800715a:	b00e      	add	sp, #56	; 0x38
 800715c:	bdb0      	pop	{r4, r5, r7, pc}
 800715e:	46c0      	nop			; (mov r8, r8)
 8007160:	40021000 	.word	0x40021000
 8007164:	003d0900 	.word	0x003d0900
 8007168:	00f42400 	.word	0x00f42400
 800716c:	0800c4f0 	.word	0x0800c4f0

08007170 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717c:	2201      	movs	r2, #1
 800717e:	4013      	ands	r3, r2
 8007180:	d00b      	beq.n	800719a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	4a4a      	ldr	r2, [pc, #296]	; (80072b4 <UART_AdvFeatureConfig+0x144>)
 800718a:	4013      	ands	r3, r2
 800718c:	0019      	movs	r1, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	430a      	orrs	r2, r1
 8007198:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719e:	2202      	movs	r2, #2
 80071a0:	4013      	ands	r3, r2
 80071a2:	d00b      	beq.n	80071bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	4a43      	ldr	r2, [pc, #268]	; (80072b8 <UART_AdvFeatureConfig+0x148>)
 80071ac:	4013      	ands	r3, r2
 80071ae:	0019      	movs	r1, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	430a      	orrs	r2, r1
 80071ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c0:	2204      	movs	r2, #4
 80071c2:	4013      	ands	r3, r2
 80071c4:	d00b      	beq.n	80071de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	4a3b      	ldr	r2, [pc, #236]	; (80072bc <UART_AdvFeatureConfig+0x14c>)
 80071ce:	4013      	ands	r3, r2
 80071d0:	0019      	movs	r1, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	430a      	orrs	r2, r1
 80071dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071e2:	2208      	movs	r2, #8
 80071e4:	4013      	ands	r3, r2
 80071e6:	d00b      	beq.n	8007200 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	4a34      	ldr	r2, [pc, #208]	; (80072c0 <UART_AdvFeatureConfig+0x150>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	0019      	movs	r1, r3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	430a      	orrs	r2, r1
 80071fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007204:	2210      	movs	r2, #16
 8007206:	4013      	ands	r3, r2
 8007208:	d00b      	beq.n	8007222 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	4a2c      	ldr	r2, [pc, #176]	; (80072c4 <UART_AdvFeatureConfig+0x154>)
 8007212:	4013      	ands	r3, r2
 8007214:	0019      	movs	r1, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	430a      	orrs	r2, r1
 8007220:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007226:	2220      	movs	r2, #32
 8007228:	4013      	ands	r3, r2
 800722a:	d00b      	beq.n	8007244 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	4a25      	ldr	r2, [pc, #148]	; (80072c8 <UART_AdvFeatureConfig+0x158>)
 8007234:	4013      	ands	r3, r2
 8007236:	0019      	movs	r1, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	430a      	orrs	r2, r1
 8007242:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007248:	2240      	movs	r2, #64	; 0x40
 800724a:	4013      	ands	r3, r2
 800724c:	d01d      	beq.n	800728a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	4a1d      	ldr	r2, [pc, #116]	; (80072cc <UART_AdvFeatureConfig+0x15c>)
 8007256:	4013      	ands	r3, r2
 8007258:	0019      	movs	r1, r3
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	430a      	orrs	r2, r1
 8007264:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800726a:	2380      	movs	r3, #128	; 0x80
 800726c:	035b      	lsls	r3, r3, #13
 800726e:	429a      	cmp	r2, r3
 8007270:	d10b      	bne.n	800728a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	4a15      	ldr	r2, [pc, #84]	; (80072d0 <UART_AdvFeatureConfig+0x160>)
 800727a:	4013      	ands	r3, r2
 800727c:	0019      	movs	r1, r3
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	430a      	orrs	r2, r1
 8007288:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800728e:	2280      	movs	r2, #128	; 0x80
 8007290:	4013      	ands	r3, r2
 8007292:	d00b      	beq.n	80072ac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	4a0e      	ldr	r2, [pc, #56]	; (80072d4 <UART_AdvFeatureConfig+0x164>)
 800729c:	4013      	ands	r3, r2
 800729e:	0019      	movs	r1, r3
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	430a      	orrs	r2, r1
 80072aa:	605a      	str	r2, [r3, #4]
  }
}
 80072ac:	46c0      	nop			; (mov r8, r8)
 80072ae:	46bd      	mov	sp, r7
 80072b0:	b002      	add	sp, #8
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	fffdffff 	.word	0xfffdffff
 80072b8:	fffeffff 	.word	0xfffeffff
 80072bc:	fffbffff 	.word	0xfffbffff
 80072c0:	ffff7fff 	.word	0xffff7fff
 80072c4:	ffffefff 	.word	0xffffefff
 80072c8:	ffffdfff 	.word	0xffffdfff
 80072cc:	ffefffff 	.word	0xffefffff
 80072d0:	ff9fffff 	.word	0xff9fffff
 80072d4:	fff7ffff 	.word	0xfff7ffff

080072d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b092      	sub	sp, #72	; 0x48
 80072dc:	af02      	add	r7, sp, #8
 80072de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2284      	movs	r2, #132	; 0x84
 80072e4:	2100      	movs	r1, #0
 80072e6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072e8:	f7fa fdea 	bl	8001ec0 <HAL_GetTick>
 80072ec:	0003      	movs	r3, r0
 80072ee:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2208      	movs	r2, #8
 80072f8:	4013      	ands	r3, r2
 80072fa:	2b08      	cmp	r3, #8
 80072fc:	d12c      	bne.n	8007358 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007300:	2280      	movs	r2, #128	; 0x80
 8007302:	0391      	lsls	r1, r2, #14
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	4a46      	ldr	r2, [pc, #280]	; (8007420 <UART_CheckIdleState+0x148>)
 8007308:	9200      	str	r2, [sp, #0]
 800730a:	2200      	movs	r2, #0
 800730c:	f000 f88c 	bl	8007428 <UART_WaitOnFlagUntilTimeout>
 8007310:	1e03      	subs	r3, r0, #0
 8007312:	d021      	beq.n	8007358 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007314:	f3ef 8310 	mrs	r3, PRIMASK
 8007318:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800731a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800731c:	63bb      	str	r3, [r7, #56]	; 0x38
 800731e:	2301      	movs	r3, #1
 8007320:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007324:	f383 8810 	msr	PRIMASK, r3
}
 8007328:	46c0      	nop			; (mov r8, r8)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2180      	movs	r1, #128	; 0x80
 8007336:	438a      	bics	r2, r1
 8007338:	601a      	str	r2, [r3, #0]
 800733a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800733c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800733e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007340:	f383 8810 	msr	PRIMASK, r3
}
 8007344:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2220      	movs	r2, #32
 800734a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2278      	movs	r2, #120	; 0x78
 8007350:	2100      	movs	r1, #0
 8007352:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007354:	2303      	movs	r3, #3
 8007356:	e05f      	b.n	8007418 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	2204      	movs	r2, #4
 8007360:	4013      	ands	r3, r2
 8007362:	2b04      	cmp	r3, #4
 8007364:	d146      	bne.n	80073f4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007368:	2280      	movs	r2, #128	; 0x80
 800736a:	03d1      	lsls	r1, r2, #15
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	4a2c      	ldr	r2, [pc, #176]	; (8007420 <UART_CheckIdleState+0x148>)
 8007370:	9200      	str	r2, [sp, #0]
 8007372:	2200      	movs	r2, #0
 8007374:	f000 f858 	bl	8007428 <UART_WaitOnFlagUntilTimeout>
 8007378:	1e03      	subs	r3, r0, #0
 800737a:	d03b      	beq.n	80073f4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800737c:	f3ef 8310 	mrs	r3, PRIMASK
 8007380:	60fb      	str	r3, [r7, #12]
  return(result);
 8007382:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007384:	637b      	str	r3, [r7, #52]	; 0x34
 8007386:	2301      	movs	r3, #1
 8007388:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	f383 8810 	msr	PRIMASK, r3
}
 8007390:	46c0      	nop			; (mov r8, r8)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4921      	ldr	r1, [pc, #132]	; (8007424 <UART_CheckIdleState+0x14c>)
 800739e:	400a      	ands	r2, r1
 80073a0:	601a      	str	r2, [r3, #0]
 80073a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	f383 8810 	msr	PRIMASK, r3
}
 80073ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073ae:	f3ef 8310 	mrs	r3, PRIMASK
 80073b2:	61bb      	str	r3, [r7, #24]
  return(result);
 80073b4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073b6:	633b      	str	r3, [r7, #48]	; 0x30
 80073b8:	2301      	movs	r3, #1
 80073ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	f383 8810 	msr	PRIMASK, r3
}
 80073c2:	46c0      	nop			; (mov r8, r8)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	689a      	ldr	r2, [r3, #8]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2101      	movs	r1, #1
 80073d0:	438a      	bics	r2, r1
 80073d2:	609a      	str	r2, [r3, #8]
 80073d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073d8:	6a3b      	ldr	r3, [r7, #32]
 80073da:	f383 8810 	msr	PRIMASK, r3
}
 80073de:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2280      	movs	r2, #128	; 0x80
 80073e4:	2120      	movs	r1, #32
 80073e6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2278      	movs	r2, #120	; 0x78
 80073ec:	2100      	movs	r1, #0
 80073ee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e011      	b.n	8007418 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2220      	movs	r2, #32
 80073f8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2280      	movs	r2, #128	; 0x80
 80073fe:	2120      	movs	r1, #32
 8007400:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2278      	movs	r2, #120	; 0x78
 8007412:	2100      	movs	r1, #0
 8007414:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	0018      	movs	r0, r3
 800741a:	46bd      	mov	sp, r7
 800741c:	b010      	add	sp, #64	; 0x40
 800741e:	bd80      	pop	{r7, pc}
 8007420:	01ffffff 	.word	0x01ffffff
 8007424:	fffffedf 	.word	0xfffffedf

08007428 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	603b      	str	r3, [r7, #0]
 8007434:	1dfb      	adds	r3, r7, #7
 8007436:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007438:	e04b      	b.n	80074d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	3301      	adds	r3, #1
 800743e:	d048      	beq.n	80074d2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007440:	f7fa fd3e 	bl	8001ec0 <HAL_GetTick>
 8007444:	0002      	movs	r2, r0
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	69ba      	ldr	r2, [r7, #24]
 800744c:	429a      	cmp	r2, r3
 800744e:	d302      	bcc.n	8007456 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d101      	bne.n	800745a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007456:	2303      	movs	r3, #3
 8007458:	e04b      	b.n	80074f2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2204      	movs	r2, #4
 8007462:	4013      	ands	r3, r2
 8007464:	d035      	beq.n	80074d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	69db      	ldr	r3, [r3, #28]
 800746c:	2208      	movs	r2, #8
 800746e:	4013      	ands	r3, r2
 8007470:	2b08      	cmp	r3, #8
 8007472:	d111      	bne.n	8007498 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2208      	movs	r2, #8
 800747a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	0018      	movs	r0, r3
 8007480:	f000 f83c 	bl	80074fc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2284      	movs	r2, #132	; 0x84
 8007488:	2108      	movs	r1, #8
 800748a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2278      	movs	r2, #120	; 0x78
 8007490:	2100      	movs	r1, #0
 8007492:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e02c      	b.n	80074f2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	69da      	ldr	r2, [r3, #28]
 800749e:	2380      	movs	r3, #128	; 0x80
 80074a0:	011b      	lsls	r3, r3, #4
 80074a2:	401a      	ands	r2, r3
 80074a4:	2380      	movs	r3, #128	; 0x80
 80074a6:	011b      	lsls	r3, r3, #4
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d112      	bne.n	80074d2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2280      	movs	r2, #128	; 0x80
 80074b2:	0112      	lsls	r2, r2, #4
 80074b4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	0018      	movs	r0, r3
 80074ba:	f000 f81f 	bl	80074fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2284      	movs	r2, #132	; 0x84
 80074c2:	2120      	movs	r1, #32
 80074c4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2278      	movs	r2, #120	; 0x78
 80074ca:	2100      	movs	r1, #0
 80074cc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e00f      	b.n	80074f2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	69db      	ldr	r3, [r3, #28]
 80074d8:	68ba      	ldr	r2, [r7, #8]
 80074da:	4013      	ands	r3, r2
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	1ad3      	subs	r3, r2, r3
 80074e0:	425a      	negs	r2, r3
 80074e2:	4153      	adcs	r3, r2
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	001a      	movs	r2, r3
 80074e8:	1dfb      	adds	r3, r7, #7
 80074ea:	781b      	ldrb	r3, [r3, #0]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d0a4      	beq.n	800743a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	0018      	movs	r0, r3
 80074f4:	46bd      	mov	sp, r7
 80074f6:	b004      	add	sp, #16
 80074f8:	bd80      	pop	{r7, pc}
	...

080074fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b08e      	sub	sp, #56	; 0x38
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007504:	f3ef 8310 	mrs	r3, PRIMASK
 8007508:	617b      	str	r3, [r7, #20]
  return(result);
 800750a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800750c:	637b      	str	r3, [r7, #52]	; 0x34
 800750e:	2301      	movs	r3, #1
 8007510:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	f383 8810 	msr	PRIMASK, r3
}
 8007518:	46c0      	nop			; (mov r8, r8)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4926      	ldr	r1, [pc, #152]	; (80075c0 <UART_EndRxTransfer+0xc4>)
 8007526:	400a      	ands	r2, r1
 8007528:	601a      	str	r2, [r3, #0]
 800752a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800752c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	f383 8810 	msr	PRIMASK, r3
}
 8007534:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007536:	f3ef 8310 	mrs	r3, PRIMASK
 800753a:	623b      	str	r3, [r7, #32]
  return(result);
 800753c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800753e:	633b      	str	r3, [r7, #48]	; 0x30
 8007540:	2301      	movs	r3, #1
 8007542:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007546:	f383 8810 	msr	PRIMASK, r3
}
 800754a:	46c0      	nop			; (mov r8, r8)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	689a      	ldr	r2, [r3, #8]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2101      	movs	r1, #1
 8007558:	438a      	bics	r2, r1
 800755a:	609a      	str	r2, [r3, #8]
 800755c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800755e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007562:	f383 8810 	msr	PRIMASK, r3
}
 8007566:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800756c:	2b01      	cmp	r3, #1
 800756e:	d118      	bne.n	80075a2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007570:	f3ef 8310 	mrs	r3, PRIMASK
 8007574:	60bb      	str	r3, [r7, #8]
  return(result);
 8007576:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007578:	62fb      	str	r3, [r7, #44]	; 0x2c
 800757a:	2301      	movs	r3, #1
 800757c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f383 8810 	msr	PRIMASK, r3
}
 8007584:	46c0      	nop			; (mov r8, r8)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2110      	movs	r1, #16
 8007592:	438a      	bics	r2, r1
 8007594:	601a      	str	r2, [r3, #0]
 8007596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007598:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	f383 8810 	msr	PRIMASK, r3
}
 80075a0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2280      	movs	r2, #128	; 0x80
 80075a6:	2120      	movs	r1, #32
 80075a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80075b6:	46c0      	nop			; (mov r8, r8)
 80075b8:	46bd      	mov	sp, r7
 80075ba:	b00e      	add	sp, #56	; 0x38
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	46c0      	nop			; (mov r8, r8)
 80075c0:	fffffedf 	.word	0xfffffedf

080075c4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80075c8:	4a06      	ldr	r2, [pc, #24]	; (80075e4 <MX_FATFS_Init+0x20>)
 80075ca:	4b07      	ldr	r3, [pc, #28]	; (80075e8 <MX_FATFS_Init+0x24>)
 80075cc:	0011      	movs	r1, r2
 80075ce:	0018      	movs	r0, r3
 80075d0:	f003 fd5a 	bl	800b088 <FATFS_LinkDriver>
 80075d4:	0003      	movs	r3, r0
 80075d6:	001a      	movs	r2, r3
 80075d8:	4b04      	ldr	r3, [pc, #16]	; (80075ec <MX_FATFS_Init+0x28>)
 80075da:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80075dc:	46c0      	nop			; (mov r8, r8)
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	46c0      	nop			; (mov r8, r8)
 80075e4:	20000c5c 	.word	0x20000c5c
 80075e8:	20000010 	.word	0x20000010
 80075ec:	20000c58 	.word	0x20000c58

080075f0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80075f4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80075f6:	0018      	movs	r0, r3
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b082      	sub	sp, #8
 8007600:	af00      	add	r7, sp, #0
 8007602:	0002      	movs	r2, r0
 8007604:	1dfb      	adds	r3, r7, #7
 8007606:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); // User Modification
 8007608:	1dfb      	adds	r3, r7, #7
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	0018      	movs	r0, r3
 800760e:	f000 fa19 	bl	8007a44 <USER_SPI_initialize>
 8007612:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 8007614:	0018      	movs	r0, r3
 8007616:	46bd      	mov	sp, r7
 8007618:	b002      	add	sp, #8
 800761a:	bd80      	pop	{r7, pc}

0800761c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	0002      	movs	r2, r0
 8007624:	1dfb      	adds	r3, r7, #7
 8007626:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //User Modification
 8007628:	1dfb      	adds	r3, r7, #7
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	0018      	movs	r0, r3
 800762e:	f000 fb1d 	bl	8007c6c <USER_SPI_status>
 8007632:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 8007634:	0018      	movs	r0, r3
 8007636:	46bd      	mov	sp, r7
 8007638:	b002      	add	sp, #8
 800763a:	bd80      	pop	{r7, pc}

0800763c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800763c:	b5b0      	push	{r4, r5, r7, lr}
 800763e:	b084      	sub	sp, #16
 8007640:	af00      	add	r7, sp, #0
 8007642:	60b9      	str	r1, [r7, #8]
 8007644:	607a      	str	r2, [r7, #4]
 8007646:	603b      	str	r3, [r7, #0]
 8007648:	250f      	movs	r5, #15
 800764a:	197b      	adds	r3, r7, r5
 800764c:	1c02      	adds	r2, r0, #0
 800764e:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8007650:	683c      	ldr	r4, [r7, #0]
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	68b9      	ldr	r1, [r7, #8]
 8007656:	197b      	adds	r3, r7, r5
 8007658:	7818      	ldrb	r0, [r3, #0]
 800765a:	0023      	movs	r3, r4
 800765c:	f000 fb1c 	bl	8007c98 <USER_SPI_read>
 8007660:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 8007662:	0018      	movs	r0, r3
 8007664:	46bd      	mov	sp, r7
 8007666:	b004      	add	sp, #16
 8007668:	bdb0      	pop	{r4, r5, r7, pc}

0800766a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800766a:	b5b0      	push	{r4, r5, r7, lr}
 800766c:	b084      	sub	sp, #16
 800766e:	af00      	add	r7, sp, #0
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	607a      	str	r2, [r7, #4]
 8007674:	603b      	str	r3, [r7, #0]
 8007676:	250f      	movs	r5, #15
 8007678:	197b      	adds	r3, r7, r5
 800767a:	1c02      	adds	r2, r0, #0
 800767c:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800767e:	683c      	ldr	r4, [r7, #0]
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	68b9      	ldr	r1, [r7, #8]
 8007684:	197b      	adds	r3, r7, r5
 8007686:	7818      	ldrb	r0, [r3, #0]
 8007688:	0023      	movs	r3, r4
 800768a:	f000 fb71 	bl	8007d70 <USER_SPI_write>
 800768e:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 8007690:	0018      	movs	r0, r3
 8007692:	46bd      	mov	sp, r7
 8007694:	b004      	add	sp, #16
 8007696:	bdb0      	pop	{r4, r5, r7, pc}

08007698 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	603a      	str	r2, [r7, #0]
 80076a0:	1dfb      	adds	r3, r7, #7
 80076a2:	1c02      	adds	r2, r0, #0
 80076a4:	701a      	strb	r2, [r3, #0]
 80076a6:	1dbb      	adds	r3, r7, #6
 80076a8:	1c0a      	adds	r2, r1, #0
 80076aa:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 80076ac:	683a      	ldr	r2, [r7, #0]
 80076ae:	1dbb      	adds	r3, r7, #6
 80076b0:	7819      	ldrb	r1, [r3, #0]
 80076b2:	1dfb      	adds	r3, r7, #7
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	0018      	movs	r0, r3
 80076b8:	f000 fbda 	bl	8007e70 <USER_SPI_ioctl>
 80076bc:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 80076be:	0018      	movs	r0, r3
 80076c0:	46bd      	mov	sp, r7
 80076c2:	b002      	add	sp, #8
 80076c4:	bd80      	pop	{r7, pc}
	...

080076c8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b082      	sub	sp, #8
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80076d0:	f7fa fbf6 	bl	8001ec0 <HAL_GetTick>
 80076d4:	0002      	movs	r2, r0
 80076d6:	4b04      	ldr	r3, [pc, #16]	; (80076e8 <SPI_Timer_On+0x20>)
 80076d8:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 80076da:	4b04      	ldr	r3, [pc, #16]	; (80076ec <SPI_Timer_On+0x24>)
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	601a      	str	r2, [r3, #0]
}
 80076e0:	46c0      	nop			; (mov r8, r8)
 80076e2:	46bd      	mov	sp, r7
 80076e4:	b002      	add	sp, #8
 80076e6:	bd80      	pop	{r7, pc}
 80076e8:	20000c64 	.word	0x20000c64
 80076ec:	20000c68 	.word	0x20000c68

080076f0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80076f0:	b580      	push	{r7, lr}
 80076f2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80076f4:	f7fa fbe4 	bl	8001ec0 <HAL_GetTick>
 80076f8:	0002      	movs	r2, r0
 80076fa:	4b06      	ldr	r3, [pc, #24]	; (8007714 <SPI_Timer_Status+0x24>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	1ad2      	subs	r2, r2, r3
 8007700:	4b05      	ldr	r3, [pc, #20]	; (8007718 <SPI_Timer_Status+0x28>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	429a      	cmp	r2, r3
 8007706:	419b      	sbcs	r3, r3
 8007708:	425b      	negs	r3, r3
 800770a:	b2db      	uxtb	r3, r3
}
 800770c:	0018      	movs	r0, r3
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	46c0      	nop			; (mov r8, r8)
 8007714:	20000c64 	.word	0x20000c64
 8007718:	20000c68 	.word	0x20000c68

0800771c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800771c:	b590      	push	{r4, r7, lr}
 800771e:	b087      	sub	sp, #28
 8007720:	af02      	add	r7, sp, #8
 8007722:	0002      	movs	r2, r0
 8007724:	1dfb      	adds	r3, r7, #7
 8007726:	701a      	strb	r2, [r3, #0]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007728:	240f      	movs	r4, #15
 800772a:	193a      	adds	r2, r7, r4
 800772c:	1df9      	adds	r1, r7, #7
 800772e:	4806      	ldr	r0, [pc, #24]	; (8007748 <xchg_spi+0x2c>)
 8007730:	2332      	movs	r3, #50	; 0x32
 8007732:	9300      	str	r3, [sp, #0]
 8007734:	2301      	movs	r3, #1
 8007736:	f7fd fe9b 	bl	8005470 <HAL_SPI_TransmitReceive>
    return rxDat;
 800773a:	193b      	adds	r3, r7, r4
 800773c:	781b      	ldrb	r3, [r3, #0]
}
 800773e:	0018      	movs	r0, r3
 8007740:	46bd      	mov	sp, r7
 8007742:	b005      	add	sp, #20
 8007744:	bd90      	pop	{r4, r7, pc}
 8007746:	46c0      	nop			; (mov r8, r8)
 8007748:	2000018c 	.word	0x2000018c

0800774c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800774c:	b590      	push	{r4, r7, lr}
 800774e:	b085      	sub	sp, #20
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007756:	2300      	movs	r3, #0
 8007758:	60fb      	str	r3, [r7, #12]
 800775a:	e00a      	b.n	8007772 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800775c:	687a      	ldr	r2, [r7, #4]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	18d4      	adds	r4, r2, r3
 8007762:	20ff      	movs	r0, #255	; 0xff
 8007764:	f7ff ffda 	bl	800771c <xchg_spi>
 8007768:	0003      	movs	r3, r0
 800776a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	3301      	adds	r3, #1
 8007770:	60fb      	str	r3, [r7, #12]
 8007772:	68fa      	ldr	r2, [r7, #12]
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	429a      	cmp	r2, r3
 8007778:	d3f0      	bcc.n	800775c <rcvr_spi_multi+0x10>
	}
}
 800777a:	46c0      	nop			; (mov r8, r8)
 800777c:	46c0      	nop			; (mov r8, r8)
 800777e:	46bd      	mov	sp, r7
 8007780:	b005      	add	sp, #20
 8007782:	bd90      	pop	{r4, r7, pc}

08007784 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b082      	sub	sp, #8
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	b29a      	uxth	r2, r3
 8007792:	2301      	movs	r3, #1
 8007794:	425b      	negs	r3, r3
 8007796:	6879      	ldr	r1, [r7, #4]
 8007798:	4803      	ldr	r0, [pc, #12]	; (80077a8 <xmit_spi_multi+0x24>)
 800779a:	f7fd fbdd 	bl	8004f58 <HAL_SPI_Transmit>
}
 800779e:	46c0      	nop			; (mov r8, r8)
 80077a0:	46bd      	mov	sp, r7
 80077a2:	b002      	add	sp, #8
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	46c0      	nop			; (mov r8, r8)
 80077a8:	2000018c 	.word	0x2000018c

080077ac <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80077ac:	b5b0      	push	{r4, r5, r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80077b4:	f7fa fb84 	bl	8001ec0 <HAL_GetTick>
 80077b8:	0003      	movs	r3, r0
 80077ba:	617b      	str	r3, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80077c0:	250f      	movs	r5, #15
 80077c2:	197c      	adds	r4, r7, r5
 80077c4:	20ff      	movs	r0, #255	; 0xff
 80077c6:	f7ff ffa9 	bl	800771c <xchg_spi>
 80077ca:	0003      	movs	r3, r0
 80077cc:	7023      	strb	r3, [r4, #0]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80077ce:	197b      	adds	r3, r7, r5
 80077d0:	781b      	ldrb	r3, [r3, #0]
 80077d2:	2bff      	cmp	r3, #255	; 0xff
 80077d4:	d007      	beq.n	80077e6 <wait_ready+0x3a>
 80077d6:	f7fa fb73 	bl	8001ec0 <HAL_GetTick>
 80077da:	0002      	movs	r2, r0
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	693a      	ldr	r2, [r7, #16]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d8ec      	bhi.n	80077c0 <wait_ready+0x14>

	return (d == 0xFF) ? 1 : 0;
 80077e6:	230f      	movs	r3, #15
 80077e8:	18fb      	adds	r3, r7, r3
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	3bff      	subs	r3, #255	; 0xff
 80077ee:	425a      	negs	r2, r3
 80077f0:	4153      	adcs	r3, r2
 80077f2:	b2db      	uxtb	r3, r3
}
 80077f4:	0018      	movs	r0, r3
 80077f6:	46bd      	mov	sp, r7
 80077f8:	b006      	add	sp, #24
 80077fa:	bdb0      	pop	{r4, r5, r7, pc}

080077fc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007800:	4b05      	ldr	r3, [pc, #20]	; (8007818 <despiselect+0x1c>)
 8007802:	2201      	movs	r2, #1
 8007804:	2180      	movs	r1, #128	; 0x80
 8007806:	0018      	movs	r0, r3
 8007808:	f7fb fd16 	bl	8003238 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800780c:	20ff      	movs	r0, #255	; 0xff
 800780e:	f7ff ff85 	bl	800771c <xchg_spi>

}
 8007812:	46c0      	nop			; (mov r8, r8)
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	50000800 	.word	0x50000800

0800781c <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800781c:	b580      	push	{r7, lr}
 800781e:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007820:	4b0b      	ldr	r3, [pc, #44]	; (8007850 <spiselect+0x34>)
 8007822:	2200      	movs	r2, #0
 8007824:	2180      	movs	r1, #128	; 0x80
 8007826:	0018      	movs	r0, r3
 8007828:	f7fb fd06 	bl	8003238 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800782c:	20ff      	movs	r0, #255	; 0xff
 800782e:	f7ff ff75 	bl	800771c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007832:	23fa      	movs	r3, #250	; 0xfa
 8007834:	005b      	lsls	r3, r3, #1
 8007836:	0018      	movs	r0, r3
 8007838:	f7ff ffb8 	bl	80077ac <wait_ready>
 800783c:	1e03      	subs	r3, r0, #0
 800783e:	d001      	beq.n	8007844 <spiselect+0x28>
 8007840:	2301      	movs	r3, #1
 8007842:	e002      	b.n	800784a <spiselect+0x2e>

	despiselect();
 8007844:	f7ff ffda 	bl	80077fc <despiselect>
	return 0;	/* Timeout */
 8007848:	2300      	movs	r3, #0
}
 800784a:	0018      	movs	r0, r3
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	50000800 	.word	0x50000800

08007854 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007854:	b5b0      	push	{r4, r5, r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800785e:	20c8      	movs	r0, #200	; 0xc8
 8007860:	f7ff ff32 	bl	80076c8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007864:	250f      	movs	r5, #15
 8007866:	197c      	adds	r4, r7, r5
 8007868:	20ff      	movs	r0, #255	; 0xff
 800786a:	f7ff ff57 	bl	800771c <xchg_spi>
 800786e:	0003      	movs	r3, r0
 8007870:	7023      	strb	r3, [r4, #0]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8007872:	197b      	adds	r3, r7, r5
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	2bff      	cmp	r3, #255	; 0xff
 8007878:	d103      	bne.n	8007882 <rcvr_datablock+0x2e>
 800787a:	f7ff ff39 	bl	80076f0 <SPI_Timer_Status>
 800787e:	1e03      	subs	r3, r0, #0
 8007880:	d1f0      	bne.n	8007864 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8007882:	230f      	movs	r3, #15
 8007884:	18fb      	adds	r3, r7, r3
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	2bfe      	cmp	r3, #254	; 0xfe
 800788a:	d001      	beq.n	8007890 <rcvr_datablock+0x3c>
 800788c:	2300      	movs	r3, #0
 800788e:	e00c      	b.n	80078aa <rcvr_datablock+0x56>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8007890:	683a      	ldr	r2, [r7, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	0011      	movs	r1, r2
 8007896:	0018      	movs	r0, r3
 8007898:	f7ff ff58 	bl	800774c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800789c:	20ff      	movs	r0, #255	; 0xff
 800789e:	f7ff ff3d 	bl	800771c <xchg_spi>
 80078a2:	20ff      	movs	r0, #255	; 0xff
 80078a4:	f7ff ff3a 	bl	800771c <xchg_spi>

	return 1;						/* Function succeeded */
 80078a8:	2301      	movs	r3, #1
}
 80078aa:	0018      	movs	r0, r3
 80078ac:	46bd      	mov	sp, r7
 80078ae:	b004      	add	sp, #16
 80078b0:	bdb0      	pop	{r4, r5, r7, pc}

080078b2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80078b2:	b5b0      	push	{r4, r5, r7, lr}
 80078b4:	b084      	sub	sp, #16
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	6078      	str	r0, [r7, #4]
 80078ba:	000a      	movs	r2, r1
 80078bc:	1cfb      	adds	r3, r7, #3
 80078be:	701a      	strb	r2, [r3, #0]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80078c0:	23fa      	movs	r3, #250	; 0xfa
 80078c2:	005b      	lsls	r3, r3, #1
 80078c4:	0018      	movs	r0, r3
 80078c6:	f7ff ff71 	bl	80077ac <wait_ready>
 80078ca:	1e03      	subs	r3, r0, #0
 80078cc:	d101      	bne.n	80078d2 <xmit_datablock+0x20>
 80078ce:	2300      	movs	r3, #0
 80078d0:	e025      	b.n	800791e <xmit_datablock+0x6c>

	xchg_spi(token);					/* Send token */
 80078d2:	1cfb      	adds	r3, r7, #3
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	0018      	movs	r0, r3
 80078d8:	f7ff ff20 	bl	800771c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80078dc:	1cfb      	adds	r3, r7, #3
 80078de:	781b      	ldrb	r3, [r3, #0]
 80078e0:	2bfd      	cmp	r3, #253	; 0xfd
 80078e2:	d01b      	beq.n	800791c <xmit_datablock+0x6a>
		xmit_spi_multi(buff, 512);		/* Data */
 80078e4:	2380      	movs	r3, #128	; 0x80
 80078e6:	009a      	lsls	r2, r3, #2
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	0011      	movs	r1, r2
 80078ec:	0018      	movs	r0, r3
 80078ee:	f7ff ff49 	bl	8007784 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80078f2:	20ff      	movs	r0, #255	; 0xff
 80078f4:	f7ff ff12 	bl	800771c <xchg_spi>
 80078f8:	20ff      	movs	r0, #255	; 0xff
 80078fa:	f7ff ff0f 	bl	800771c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80078fe:	250f      	movs	r5, #15
 8007900:	197c      	adds	r4, r7, r5
 8007902:	20ff      	movs	r0, #255	; 0xff
 8007904:	f7ff ff0a 	bl	800771c <xchg_spi>
 8007908:	0003      	movs	r3, r0
 800790a:	7023      	strb	r3, [r4, #0]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800790c:	197b      	adds	r3, r7, r5
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	221f      	movs	r2, #31
 8007912:	4013      	ands	r3, r2
 8007914:	2b05      	cmp	r3, #5
 8007916:	d001      	beq.n	800791c <xmit_datablock+0x6a>
 8007918:	2300      	movs	r3, #0
 800791a:	e000      	b.n	800791e <xmit_datablock+0x6c>
	}
	return 1;
 800791c:	2301      	movs	r3, #1
}
 800791e:	0018      	movs	r0, r3
 8007920:	46bd      	mov	sp, r7
 8007922:	b004      	add	sp, #16
 8007924:	bdb0      	pop	{r4, r5, r7, pc}

08007926 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8007926:	b5b0      	push	{r4, r5, r7, lr}
 8007928:	b084      	sub	sp, #16
 800792a:	af00      	add	r7, sp, #0
 800792c:	0002      	movs	r2, r0
 800792e:	6039      	str	r1, [r7, #0]
 8007930:	1dfb      	adds	r3, r7, #7
 8007932:	701a      	strb	r2, [r3, #0]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8007934:	1dfb      	adds	r3, r7, #7
 8007936:	781b      	ldrb	r3, [r3, #0]
 8007938:	b25b      	sxtb	r3, r3
 800793a:	2b00      	cmp	r3, #0
 800793c:	da15      	bge.n	800796a <send_cmd+0x44>
		cmd &= 0x7F;
 800793e:	1dfb      	adds	r3, r7, #7
 8007940:	1dfa      	adds	r2, r7, #7
 8007942:	7812      	ldrb	r2, [r2, #0]
 8007944:	217f      	movs	r1, #127	; 0x7f
 8007946:	400a      	ands	r2, r1
 8007948:	701a      	strb	r2, [r3, #0]
		res = send_cmd(CMD55, 0);
 800794a:	250e      	movs	r5, #14
 800794c:	197c      	adds	r4, r7, r5
 800794e:	2100      	movs	r1, #0
 8007950:	2037      	movs	r0, #55	; 0x37
 8007952:	f7ff ffe8 	bl	8007926 <send_cmd>
 8007956:	0003      	movs	r3, r0
 8007958:	7023      	strb	r3, [r4, #0]
		if (res > 1) return res;
 800795a:	002a      	movs	r2, r5
 800795c:	18bb      	adds	r3, r7, r2
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	2b01      	cmp	r3, #1
 8007962:	d902      	bls.n	800796a <send_cmd+0x44>
 8007964:	18bb      	adds	r3, r7, r2
 8007966:	781b      	ldrb	r3, [r3, #0]
 8007968:	e067      	b.n	8007a3a <send_cmd+0x114>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800796a:	1dfb      	adds	r3, r7, #7
 800796c:	781b      	ldrb	r3, [r3, #0]
 800796e:	2b0c      	cmp	r3, #12
 8007970:	d007      	beq.n	8007982 <send_cmd+0x5c>
		despiselect();
 8007972:	f7ff ff43 	bl	80077fc <despiselect>
		if (!spiselect()) return 0xFF;
 8007976:	f7ff ff51 	bl	800781c <spiselect>
 800797a:	1e03      	subs	r3, r0, #0
 800797c:	d101      	bne.n	8007982 <send_cmd+0x5c>
 800797e:	23ff      	movs	r3, #255	; 0xff
 8007980:	e05b      	b.n	8007a3a <send_cmd+0x114>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007982:	1dfb      	adds	r3, r7, #7
 8007984:	781b      	ldrb	r3, [r3, #0]
 8007986:	2240      	movs	r2, #64	; 0x40
 8007988:	4313      	orrs	r3, r2
 800798a:	b2db      	uxtb	r3, r3
 800798c:	0018      	movs	r0, r3
 800798e:	f7ff fec5 	bl	800771c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	0e1b      	lsrs	r3, r3, #24
 8007996:	b2db      	uxtb	r3, r3
 8007998:	0018      	movs	r0, r3
 800799a:	f7ff febf 	bl	800771c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	0c1b      	lsrs	r3, r3, #16
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	0018      	movs	r0, r3
 80079a6:	f7ff feb9 	bl	800771c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	0a1b      	lsrs	r3, r3, #8
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	0018      	movs	r0, r3
 80079b2:	f7ff feb3 	bl	800771c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	b2db      	uxtb	r3, r3
 80079ba:	0018      	movs	r0, r3
 80079bc:	f7ff feae 	bl	800771c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80079c0:	210f      	movs	r1, #15
 80079c2:	187b      	adds	r3, r7, r1
 80079c4:	2201      	movs	r2, #1
 80079c6:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80079c8:	1dfb      	adds	r3, r7, #7
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d102      	bne.n	80079d6 <send_cmd+0xb0>
 80079d0:	187b      	adds	r3, r7, r1
 80079d2:	2295      	movs	r2, #149	; 0x95
 80079d4:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80079d6:	1dfb      	adds	r3, r7, #7
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	2b08      	cmp	r3, #8
 80079dc:	d103      	bne.n	80079e6 <send_cmd+0xc0>
 80079de:	230f      	movs	r3, #15
 80079e0:	18fb      	adds	r3, r7, r3
 80079e2:	2287      	movs	r2, #135	; 0x87
 80079e4:	701a      	strb	r2, [r3, #0]
	xchg_spi(n);
 80079e6:	230f      	movs	r3, #15
 80079e8:	18fb      	adds	r3, r7, r3
 80079ea:	781b      	ldrb	r3, [r3, #0]
 80079ec:	0018      	movs	r0, r3
 80079ee:	f7ff fe95 	bl	800771c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80079f2:	1dfb      	adds	r3, r7, #7
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	2b0c      	cmp	r3, #12
 80079f8:	d102      	bne.n	8007a00 <send_cmd+0xda>
 80079fa:	20ff      	movs	r0, #255	; 0xff
 80079fc:	f7ff fe8e 	bl	800771c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8007a00:	230f      	movs	r3, #15
 8007a02:	18fb      	adds	r3, r7, r3
 8007a04:	220a      	movs	r2, #10
 8007a06:	701a      	strb	r2, [r3, #0]
	do {
		res = xchg_spi(0xFF);
 8007a08:	250e      	movs	r5, #14
 8007a0a:	197c      	adds	r4, r7, r5
 8007a0c:	20ff      	movs	r0, #255	; 0xff
 8007a0e:	f7ff fe85 	bl	800771c <xchg_spi>
 8007a12:	0003      	movs	r3, r0
 8007a14:	7023      	strb	r3, [r4, #0]
	} while ((res & 0x80) && --n);
 8007a16:	197b      	adds	r3, r7, r5
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	b25b      	sxtb	r3, r3
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	da09      	bge.n	8007a34 <send_cmd+0x10e>
 8007a20:	210f      	movs	r1, #15
 8007a22:	187b      	adds	r3, r7, r1
 8007a24:	187a      	adds	r2, r7, r1
 8007a26:	7812      	ldrb	r2, [r2, #0]
 8007a28:	3a01      	subs	r2, #1
 8007a2a:	701a      	strb	r2, [r3, #0]
 8007a2c:	187b      	adds	r3, r7, r1
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1e9      	bne.n	8007a08 <send_cmd+0xe2>

	return res;							/* Return received response */
 8007a34:	230e      	movs	r3, #14
 8007a36:	18fb      	adds	r3, r7, r3
 8007a38:	781b      	ldrb	r3, [r3, #0]
}
 8007a3a:	0018      	movs	r0, r3
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	b004      	add	sp, #16
 8007a40:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007a44 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007a44:	b5b0      	push	{r4, r5, r7, lr}
 8007a46:	b084      	sub	sp, #16
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	0002      	movs	r2, r0
 8007a4c:	1dfb      	adds	r3, r7, #7
 8007a4e:	701a      	strb	r2, [r3, #0]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007a50:	1dfb      	adds	r3, r7, #7
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d001      	beq.n	8007a5c <USER_SPI_initialize+0x18>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e0fd      	b.n	8007c58 <USER_SPI_initialize+0x214>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007a5c:	4b80      	ldr	r3, [pc, #512]	; (8007c60 <USER_SPI_initialize+0x21c>)
 8007a5e:	781b      	ldrb	r3, [r3, #0]
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	001a      	movs	r2, r3
 8007a64:	2302      	movs	r3, #2
 8007a66:	4013      	ands	r3, r2
 8007a68:	d003      	beq.n	8007a72 <USER_SPI_initialize+0x2e>
 8007a6a:	4b7d      	ldr	r3, [pc, #500]	; (8007c60 <USER_SPI_initialize+0x21c>)
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	e0f2      	b.n	8007c58 <USER_SPI_initialize+0x214>

	FCLK_SLOW();
 8007a72:	4b7c      	ldr	r3, [pc, #496]	; (8007c64 <USER_SPI_initialize+0x220>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	2238      	movs	r2, #56	; 0x38
 8007a7a:	4393      	bics	r3, r2
 8007a7c:	001a      	movs	r2, r3
 8007a7e:	4b79      	ldr	r3, [pc, #484]	; (8007c64 <USER_SPI_initialize+0x220>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	2130      	movs	r1, #48	; 0x30
 8007a84:	430a      	orrs	r2, r1
 8007a86:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8007a88:	230f      	movs	r3, #15
 8007a8a:	18fb      	adds	r3, r7, r3
 8007a8c:	220a      	movs	r2, #10
 8007a8e:	701a      	strb	r2, [r3, #0]
 8007a90:	e008      	b.n	8007aa4 <USER_SPI_initialize+0x60>
 8007a92:	20ff      	movs	r0, #255	; 0xff
 8007a94:	f7ff fe42 	bl	800771c <xchg_spi>
 8007a98:	210f      	movs	r1, #15
 8007a9a:	187b      	adds	r3, r7, r1
 8007a9c:	781a      	ldrb	r2, [r3, #0]
 8007a9e:	187b      	adds	r3, r7, r1
 8007aa0:	3a01      	subs	r2, #1
 8007aa2:	701a      	strb	r2, [r3, #0]
 8007aa4:	240f      	movs	r4, #15
 8007aa6:	193b      	adds	r3, r7, r4
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d1f1      	bne.n	8007a92 <USER_SPI_initialize+0x4e>

	ty = 0;
 8007aae:	230d      	movs	r3, #13
 8007ab0:	18fb      	adds	r3, r7, r3
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	701a      	strb	r2, [r3, #0]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	2000      	movs	r0, #0
 8007aba:	f7ff ff34 	bl	8007926 <send_cmd>
 8007abe:	0003      	movs	r3, r0
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d000      	beq.n	8007ac6 <USER_SPI_initialize+0x82>
 8007ac4:	e0a6      	b.n	8007c14 <USER_SPI_initialize+0x1d0>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8007ac6:	23fa      	movs	r3, #250	; 0xfa
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	0018      	movs	r0, r3
 8007acc:	f7ff fdfc 	bl	80076c8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8007ad0:	23d5      	movs	r3, #213	; 0xd5
 8007ad2:	005b      	lsls	r3, r3, #1
 8007ad4:	0019      	movs	r1, r3
 8007ad6:	2008      	movs	r0, #8
 8007ad8:	f7ff ff25 	bl	8007926 <send_cmd>
 8007adc:	0003      	movs	r3, r0
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d162      	bne.n	8007ba8 <USER_SPI_initialize+0x164>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8007ae2:	193b      	adds	r3, r7, r4
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	701a      	strb	r2, [r3, #0]
 8007ae8:	e00f      	b.n	8007b0a <USER_SPI_initialize+0xc6>
 8007aea:	250f      	movs	r5, #15
 8007aec:	197b      	adds	r3, r7, r5
 8007aee:	781c      	ldrb	r4, [r3, #0]
 8007af0:	20ff      	movs	r0, #255	; 0xff
 8007af2:	f7ff fe13 	bl	800771c <xchg_spi>
 8007af6:	0003      	movs	r3, r0
 8007af8:	001a      	movs	r2, r3
 8007afa:	2308      	movs	r3, #8
 8007afc:	18fb      	adds	r3, r7, r3
 8007afe:	551a      	strb	r2, [r3, r4]
 8007b00:	197b      	adds	r3, r7, r5
 8007b02:	781a      	ldrb	r2, [r3, #0]
 8007b04:	197b      	adds	r3, r7, r5
 8007b06:	3201      	adds	r2, #1
 8007b08:	701a      	strb	r2, [r3, #0]
 8007b0a:	230f      	movs	r3, #15
 8007b0c:	18fb      	adds	r3, r7, r3
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	2b03      	cmp	r3, #3
 8007b12:	d9ea      	bls.n	8007aea <USER_SPI_initialize+0xa6>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8007b14:	2208      	movs	r2, #8
 8007b16:	18bb      	adds	r3, r7, r2
 8007b18:	789b      	ldrb	r3, [r3, #2]
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	d000      	beq.n	8007b20 <USER_SPI_initialize+0xdc>
 8007b1e:	e079      	b.n	8007c14 <USER_SPI_initialize+0x1d0>
 8007b20:	18bb      	adds	r3, r7, r2
 8007b22:	78db      	ldrb	r3, [r3, #3]
 8007b24:	2baa      	cmp	r3, #170	; 0xaa
 8007b26:	d000      	beq.n	8007b2a <USER_SPI_initialize+0xe6>
 8007b28:	e074      	b.n	8007c14 <USER_SPI_initialize+0x1d0>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007b2a:	46c0      	nop			; (mov r8, r8)
 8007b2c:	f7ff fde0 	bl	80076f0 <SPI_Timer_Status>
 8007b30:	1e03      	subs	r3, r0, #0
 8007b32:	d007      	beq.n	8007b44 <USER_SPI_initialize+0x100>
 8007b34:	2380      	movs	r3, #128	; 0x80
 8007b36:	05db      	lsls	r3, r3, #23
 8007b38:	0019      	movs	r1, r3
 8007b3a:	20a9      	movs	r0, #169	; 0xa9
 8007b3c:	f7ff fef3 	bl	8007926 <send_cmd>
 8007b40:	1e03      	subs	r3, r0, #0
 8007b42:	d1f3      	bne.n	8007b2c <USER_SPI_initialize+0xe8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8007b44:	f7ff fdd4 	bl	80076f0 <SPI_Timer_Status>
 8007b48:	1e03      	subs	r3, r0, #0
 8007b4a:	d063      	beq.n	8007c14 <USER_SPI_initialize+0x1d0>
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	203a      	movs	r0, #58	; 0x3a
 8007b50:	f7ff fee9 	bl	8007926 <send_cmd>
 8007b54:	1e03      	subs	r3, r0, #0
 8007b56:	d15d      	bne.n	8007c14 <USER_SPI_initialize+0x1d0>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007b58:	230f      	movs	r3, #15
 8007b5a:	18fb      	adds	r3, r7, r3
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	701a      	strb	r2, [r3, #0]
 8007b60:	e00f      	b.n	8007b82 <USER_SPI_initialize+0x13e>
 8007b62:	250f      	movs	r5, #15
 8007b64:	197b      	adds	r3, r7, r5
 8007b66:	781c      	ldrb	r4, [r3, #0]
 8007b68:	20ff      	movs	r0, #255	; 0xff
 8007b6a:	f7ff fdd7 	bl	800771c <xchg_spi>
 8007b6e:	0003      	movs	r3, r0
 8007b70:	001a      	movs	r2, r3
 8007b72:	2308      	movs	r3, #8
 8007b74:	18fb      	adds	r3, r7, r3
 8007b76:	551a      	strb	r2, [r3, r4]
 8007b78:	197b      	adds	r3, r7, r5
 8007b7a:	781a      	ldrb	r2, [r3, #0]
 8007b7c:	197b      	adds	r3, r7, r5
 8007b7e:	3201      	adds	r2, #1
 8007b80:	701a      	strb	r2, [r3, #0]
 8007b82:	230f      	movs	r3, #15
 8007b84:	18fb      	adds	r3, r7, r3
 8007b86:	781b      	ldrb	r3, [r3, #0]
 8007b88:	2b03      	cmp	r3, #3
 8007b8a:	d9ea      	bls.n	8007b62 <USER_SPI_initialize+0x11e>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8007b8c:	2308      	movs	r3, #8
 8007b8e:	18fb      	adds	r3, r7, r3
 8007b90:	781b      	ldrb	r3, [r3, #0]
 8007b92:	001a      	movs	r2, r3
 8007b94:	2340      	movs	r3, #64	; 0x40
 8007b96:	4013      	ands	r3, r2
 8007b98:	d001      	beq.n	8007b9e <USER_SPI_initialize+0x15a>
 8007b9a:	220c      	movs	r2, #12
 8007b9c:	e000      	b.n	8007ba0 <USER_SPI_initialize+0x15c>
 8007b9e:	2204      	movs	r2, #4
 8007ba0:	230d      	movs	r3, #13
 8007ba2:	18fb      	adds	r3, r7, r3
 8007ba4:	701a      	strb	r2, [r3, #0]
 8007ba6:	e035      	b.n	8007c14 <USER_SPI_initialize+0x1d0>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007ba8:	2100      	movs	r1, #0
 8007baa:	20a9      	movs	r0, #169	; 0xa9
 8007bac:	f7ff febb 	bl	8007926 <send_cmd>
 8007bb0:	0003      	movs	r3, r0
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	d808      	bhi.n	8007bc8 <USER_SPI_initialize+0x184>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007bb6:	230d      	movs	r3, #13
 8007bb8:	18fb      	adds	r3, r7, r3
 8007bba:	2202      	movs	r2, #2
 8007bbc:	701a      	strb	r2, [r3, #0]
 8007bbe:	230e      	movs	r3, #14
 8007bc0:	18fb      	adds	r3, r7, r3
 8007bc2:	22a9      	movs	r2, #169	; 0xa9
 8007bc4:	701a      	strb	r2, [r3, #0]
 8007bc6:	e007      	b.n	8007bd8 <USER_SPI_initialize+0x194>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8007bc8:	230d      	movs	r3, #13
 8007bca:	18fb      	adds	r3, r7, r3
 8007bcc:	2201      	movs	r2, #1
 8007bce:	701a      	strb	r2, [r3, #0]
 8007bd0:	230e      	movs	r3, #14
 8007bd2:	18fb      	adds	r3, r7, r3
 8007bd4:	2201      	movs	r2, #1
 8007bd6:	701a      	strb	r2, [r3, #0]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007bd8:	46c0      	nop			; (mov r8, r8)
 8007bda:	f7ff fd89 	bl	80076f0 <SPI_Timer_Status>
 8007bde:	1e03      	subs	r3, r0, #0
 8007be0:	d008      	beq.n	8007bf4 <USER_SPI_initialize+0x1b0>
 8007be2:	230e      	movs	r3, #14
 8007be4:	18fb      	adds	r3, r7, r3
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	2100      	movs	r1, #0
 8007bea:	0018      	movs	r0, r3
 8007bec:	f7ff fe9b 	bl	8007926 <send_cmd>
 8007bf0:	1e03      	subs	r3, r0, #0
 8007bf2:	d1f2      	bne.n	8007bda <USER_SPI_initialize+0x196>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8007bf4:	f7ff fd7c 	bl	80076f0 <SPI_Timer_Status>
 8007bf8:	1e03      	subs	r3, r0, #0
 8007bfa:	d007      	beq.n	8007c0c <USER_SPI_initialize+0x1c8>
 8007bfc:	2380      	movs	r3, #128	; 0x80
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	0019      	movs	r1, r3
 8007c02:	2010      	movs	r0, #16
 8007c04:	f7ff fe8f 	bl	8007926 <send_cmd>
 8007c08:	1e03      	subs	r3, r0, #0
 8007c0a:	d003      	beq.n	8007c14 <USER_SPI_initialize+0x1d0>
				ty = 0;
 8007c0c:	230d      	movs	r3, #13
 8007c0e:	18fb      	adds	r3, r7, r3
 8007c10:	2200      	movs	r2, #0
 8007c12:	701a      	strb	r2, [r3, #0]
		}
	}
	CardType = ty;	/* Card type */
 8007c14:	4b14      	ldr	r3, [pc, #80]	; (8007c68 <USER_SPI_initialize+0x224>)
 8007c16:	240d      	movs	r4, #13
 8007c18:	193a      	adds	r2, r7, r4
 8007c1a:	7812      	ldrb	r2, [r2, #0]
 8007c1c:	701a      	strb	r2, [r3, #0]
	despiselect();
 8007c1e:	f7ff fded 	bl	80077fc <despiselect>

	if (ty) {			/* OK */
 8007c22:	193b      	adds	r3, r7, r4
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d010      	beq.n	8007c4c <USER_SPI_initialize+0x208>
		FCLK_FAST();			/* Set fast clock */
 8007c2a:	4b0e      	ldr	r3, [pc, #56]	; (8007c64 <USER_SPI_initialize+0x220>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	4b0c      	ldr	r3, [pc, #48]	; (8007c64 <USER_SPI_initialize+0x220>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	2138      	movs	r1, #56	; 0x38
 8007c36:	438a      	bics	r2, r1
 8007c38:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8007c3a:	4b09      	ldr	r3, [pc, #36]	; (8007c60 <USER_SPI_initialize+0x21c>)
 8007c3c:	781b      	ldrb	r3, [r3, #0]
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	2201      	movs	r2, #1
 8007c42:	4393      	bics	r3, r2
 8007c44:	b2da      	uxtb	r2, r3
 8007c46:	4b06      	ldr	r3, [pc, #24]	; (8007c60 <USER_SPI_initialize+0x21c>)
 8007c48:	701a      	strb	r2, [r3, #0]
 8007c4a:	e002      	b.n	8007c52 <USER_SPI_initialize+0x20e>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007c4c:	4b04      	ldr	r3, [pc, #16]	; (8007c60 <USER_SPI_initialize+0x21c>)
 8007c4e:	2201      	movs	r2, #1
 8007c50:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007c52:	4b03      	ldr	r3, [pc, #12]	; (8007c60 <USER_SPI_initialize+0x21c>)
 8007c54:	781b      	ldrb	r3, [r3, #0]
 8007c56:	b2db      	uxtb	r3, r3
}
 8007c58:	0018      	movs	r0, r3
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	b004      	add	sp, #16
 8007c5e:	bdb0      	pop	{r4, r5, r7, pc}
 8007c60:	20000024 	.word	0x20000024
 8007c64:	2000018c 	.word	0x2000018c
 8007c68:	20000c60 	.word	0x20000c60

08007c6c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b082      	sub	sp, #8
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	0002      	movs	r2, r0
 8007c74:	1dfb      	adds	r3, r7, #7
 8007c76:	701a      	strb	r2, [r3, #0]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8007c78:	1dfb      	adds	r3, r7, #7
 8007c7a:	781b      	ldrb	r3, [r3, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d001      	beq.n	8007c84 <USER_SPI_status+0x18>
 8007c80:	2301      	movs	r3, #1
 8007c82:	e002      	b.n	8007c8a <USER_SPI_status+0x1e>

	return Stat;	/* Return disk status */
 8007c84:	4b03      	ldr	r3, [pc, #12]	; (8007c94 <USER_SPI_status+0x28>)
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	b2db      	uxtb	r3, r3
}
 8007c8a:	0018      	movs	r0, r3
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	b002      	add	sp, #8
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	46c0      	nop			; (mov r8, r8)
 8007c94:	20000024 	.word	0x20000024

08007c98 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	60b9      	str	r1, [r7, #8]
 8007ca0:	607a      	str	r2, [r7, #4]
 8007ca2:	603b      	str	r3, [r7, #0]
 8007ca4:	210f      	movs	r1, #15
 8007ca6:	187b      	adds	r3, r7, r1
 8007ca8:	1c02      	adds	r2, r0, #0
 8007caa:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007cac:	187b      	adds	r3, r7, r1
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d102      	bne.n	8007cba <USER_SPI_read+0x22>
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d101      	bne.n	8007cbe <USER_SPI_read+0x26>
 8007cba:	2304      	movs	r3, #4
 8007cbc:	e04f      	b.n	8007d5e <USER_SPI_read+0xc6>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007cbe:	4b2a      	ldr	r3, [pc, #168]	; (8007d68 <USER_SPI_read+0xd0>)
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	001a      	movs	r2, r3
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	4013      	ands	r3, r2
 8007cca:	d001      	beq.n	8007cd0 <USER_SPI_read+0x38>
 8007ccc:	2303      	movs	r3, #3
 8007cce:	e046      	b.n	8007d5e <USER_SPI_read+0xc6>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007cd0:	4b26      	ldr	r3, [pc, #152]	; (8007d6c <USER_SPI_read+0xd4>)
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	001a      	movs	r2, r3
 8007cd6:	2308      	movs	r3, #8
 8007cd8:	4013      	ands	r3, r2
 8007cda:	d102      	bne.n	8007ce2 <USER_SPI_read+0x4a>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	025b      	lsls	r3, r3, #9
 8007ce0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d112      	bne.n	8007d0e <USER_SPI_read+0x76>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	0019      	movs	r1, r3
 8007cec:	2011      	movs	r0, #17
 8007cee:	f7ff fe1a 	bl	8007926 <send_cmd>
 8007cf2:	1e03      	subs	r3, r0, #0
 8007cf4:	d12d      	bne.n	8007d52 <USER_SPI_read+0xba>
			&& rcvr_datablock(buff, 512)) {
 8007cf6:	2380      	movs	r3, #128	; 0x80
 8007cf8:	009a      	lsls	r2, r3, #2
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	0011      	movs	r1, r2
 8007cfe:	0018      	movs	r0, r3
 8007d00:	f7ff fda8 	bl	8007854 <rcvr_datablock>
 8007d04:	1e03      	subs	r3, r0, #0
 8007d06:	d024      	beq.n	8007d52 <USER_SPI_read+0xba>
			count = 0;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	603b      	str	r3, [r7, #0]
 8007d0c:	e021      	b.n	8007d52 <USER_SPI_read+0xba>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	0019      	movs	r1, r3
 8007d12:	2012      	movs	r0, #18
 8007d14:	f7ff fe07 	bl	8007926 <send_cmd>
 8007d18:	1e03      	subs	r3, r0, #0
 8007d1a:	d11a      	bne.n	8007d52 <USER_SPI_read+0xba>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007d1c:	2380      	movs	r3, #128	; 0x80
 8007d1e:	009a      	lsls	r2, r3, #2
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	0011      	movs	r1, r2
 8007d24:	0018      	movs	r0, r3
 8007d26:	f7ff fd95 	bl	8007854 <rcvr_datablock>
 8007d2a:	1e03      	subs	r3, r0, #0
 8007d2c:	d00c      	beq.n	8007d48 <USER_SPI_read+0xb0>
				buff += 512;
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	2280      	movs	r2, #128	; 0x80
 8007d32:	0092      	lsls	r2, r2, #2
 8007d34:	4694      	mov	ip, r2
 8007d36:	4463      	add	r3, ip
 8007d38:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	603b      	str	r3, [r7, #0]
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1ea      	bne.n	8007d1c <USER_SPI_read+0x84>
 8007d46:	e000      	b.n	8007d4a <USER_SPI_read+0xb2>
				if (!rcvr_datablock(buff, 512)) break;
 8007d48:	46c0      	nop			; (mov r8, r8)
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007d4a:	2100      	movs	r1, #0
 8007d4c:	200c      	movs	r0, #12
 8007d4e:	f7ff fdea 	bl	8007926 <send_cmd>
		}
	}
	despiselect();
 8007d52:	f7ff fd53 	bl	80077fc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	1e5a      	subs	r2, r3, #1
 8007d5a:	4193      	sbcs	r3, r2
 8007d5c:	b2db      	uxtb	r3, r3
}
 8007d5e:	0018      	movs	r0, r3
 8007d60:	46bd      	mov	sp, r7
 8007d62:	b004      	add	sp, #16
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	46c0      	nop			; (mov r8, r8)
 8007d68:	20000024 	.word	0x20000024
 8007d6c:	20000c60 	.word	0x20000c60

08007d70 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60b9      	str	r1, [r7, #8]
 8007d78:	607a      	str	r2, [r7, #4]
 8007d7a:	603b      	str	r3, [r7, #0]
 8007d7c:	210f      	movs	r1, #15
 8007d7e:	187b      	adds	r3, r7, r1
 8007d80:	1c02      	adds	r2, r0, #0
 8007d82:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007d84:	187b      	adds	r3, r7, r1
 8007d86:	781b      	ldrb	r3, [r3, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d102      	bne.n	8007d92 <USER_SPI_write+0x22>
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d101      	bne.n	8007d96 <USER_SPI_write+0x26>
 8007d92:	2304      	movs	r3, #4
 8007d94:	e063      	b.n	8007e5e <USER_SPI_write+0xee>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007d96:	4b34      	ldr	r3, [pc, #208]	; (8007e68 <USER_SPI_write+0xf8>)
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	001a      	movs	r2, r3
 8007d9e:	2301      	movs	r3, #1
 8007da0:	4013      	ands	r3, r2
 8007da2:	d001      	beq.n	8007da8 <USER_SPI_write+0x38>
 8007da4:	2303      	movs	r3, #3
 8007da6:	e05a      	b.n	8007e5e <USER_SPI_write+0xee>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8007da8:	4b2f      	ldr	r3, [pc, #188]	; (8007e68 <USER_SPI_write+0xf8>)
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	001a      	movs	r2, r3
 8007db0:	2304      	movs	r3, #4
 8007db2:	4013      	ands	r3, r2
 8007db4:	d001      	beq.n	8007dba <USER_SPI_write+0x4a>
 8007db6:	2302      	movs	r3, #2
 8007db8:	e051      	b.n	8007e5e <USER_SPI_write+0xee>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007dba:	4b2c      	ldr	r3, [pc, #176]	; (8007e6c <USER_SPI_write+0xfc>)
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	001a      	movs	r2, r3
 8007dc0:	2308      	movs	r3, #8
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	d102      	bne.n	8007dcc <USER_SPI_write+0x5c>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	025b      	lsls	r3, r3, #9
 8007dca:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	d110      	bne.n	8007df4 <USER_SPI_write+0x84>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	0019      	movs	r1, r3
 8007dd6:	2018      	movs	r0, #24
 8007dd8:	f7ff fda5 	bl	8007926 <send_cmd>
 8007ddc:	1e03      	subs	r3, r0, #0
 8007dde:	d138      	bne.n	8007e52 <USER_SPI_write+0xe2>
			&& xmit_datablock(buff, 0xFE)) {
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	21fe      	movs	r1, #254	; 0xfe
 8007de4:	0018      	movs	r0, r3
 8007de6:	f7ff fd64 	bl	80078b2 <xmit_datablock>
 8007dea:	1e03      	subs	r3, r0, #0
 8007dec:	d031      	beq.n	8007e52 <USER_SPI_write+0xe2>
			count = 0;
 8007dee:	2300      	movs	r3, #0
 8007df0:	603b      	str	r3, [r7, #0]
 8007df2:	e02e      	b.n	8007e52 <USER_SPI_write+0xe2>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007df4:	4b1d      	ldr	r3, [pc, #116]	; (8007e6c <USER_SPI_write+0xfc>)
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	001a      	movs	r2, r3
 8007dfa:	2306      	movs	r3, #6
 8007dfc:	4013      	ands	r3, r2
 8007dfe:	d004      	beq.n	8007e0a <USER_SPI_write+0x9a>
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	0019      	movs	r1, r3
 8007e04:	2097      	movs	r0, #151	; 0x97
 8007e06:	f7ff fd8e 	bl	8007926 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	0019      	movs	r1, r3
 8007e0e:	2019      	movs	r0, #25
 8007e10:	f7ff fd89 	bl	8007926 <send_cmd>
 8007e14:	1e03      	subs	r3, r0, #0
 8007e16:	d11c      	bne.n	8007e52 <USER_SPI_write+0xe2>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	21fc      	movs	r1, #252	; 0xfc
 8007e1c:	0018      	movs	r0, r3
 8007e1e:	f7ff fd48 	bl	80078b2 <xmit_datablock>
 8007e22:	1e03      	subs	r3, r0, #0
 8007e24:	d00c      	beq.n	8007e40 <USER_SPI_write+0xd0>
				buff += 512;
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	2280      	movs	r2, #128	; 0x80
 8007e2a:	0092      	lsls	r2, r2, #2
 8007e2c:	4694      	mov	ip, r2
 8007e2e:	4463      	add	r3, ip
 8007e30:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	3b01      	subs	r3, #1
 8007e36:	603b      	str	r3, [r7, #0]
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1ec      	bne.n	8007e18 <USER_SPI_write+0xa8>
 8007e3e:	e000      	b.n	8007e42 <USER_SPI_write+0xd2>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007e40:	46c0      	nop			; (mov r8, r8)
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007e42:	21fd      	movs	r1, #253	; 0xfd
 8007e44:	2000      	movs	r0, #0
 8007e46:	f7ff fd34 	bl	80078b2 <xmit_datablock>
 8007e4a:	1e03      	subs	r3, r0, #0
 8007e4c:	d101      	bne.n	8007e52 <USER_SPI_write+0xe2>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007e52:	f7ff fcd3 	bl	80077fc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	1e5a      	subs	r2, r3, #1
 8007e5a:	4193      	sbcs	r3, r2
 8007e5c:	b2db      	uxtb	r3, r3
}
 8007e5e:	0018      	movs	r0, r3
 8007e60:	46bd      	mov	sp, r7
 8007e62:	b004      	add	sp, #16
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	46c0      	nop			; (mov r8, r8)
 8007e68:	20000024 	.word	0x20000024
 8007e6c:	20000c60 	.word	0x20000c60

08007e70 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007e70:	b590      	push	{r4, r7, lr}
 8007e72:	b08d      	sub	sp, #52	; 0x34
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	603a      	str	r2, [r7, #0]
 8007e78:	1dfb      	adds	r3, r7, #7
 8007e7a:	1c02      	adds	r2, r0, #0
 8007e7c:	701a      	strb	r2, [r3, #0]
 8007e7e:	1dbb      	adds	r3, r7, #6
 8007e80:	1c0a      	adds	r2, r1, #0
 8007e82:	701a      	strb	r2, [r3, #0]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007e84:	1dfb      	adds	r3, r7, #7
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d001      	beq.n	8007e90 <USER_SPI_ioctl+0x20>
 8007e8c:	2304      	movs	r3, #4
 8007e8e:	e178      	b.n	8008182 <USER_SPI_ioctl+0x312>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007e90:	4bbe      	ldr	r3, [pc, #760]	; (800818c <USER_SPI_ioctl+0x31c>)
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	001a      	movs	r2, r3
 8007e98:	2301      	movs	r3, #1
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	d001      	beq.n	8007ea2 <USER_SPI_ioctl+0x32>
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e16f      	b.n	8008182 <USER_SPI_ioctl+0x312>

	res = RES_ERROR;
 8007ea2:	232f      	movs	r3, #47	; 0x2f
 8007ea4:	18fb      	adds	r3, r7, r3
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	701a      	strb	r2, [r3, #0]

	switch (cmd) {
 8007eaa:	1dbb      	adds	r3, r7, #6
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	2b04      	cmp	r3, #4
 8007eb0:	d100      	bne.n	8007eb4 <USER_SPI_ioctl+0x44>
 8007eb2:	e100      	b.n	80080b6 <USER_SPI_ioctl+0x246>
 8007eb4:	dd00      	ble.n	8007eb8 <USER_SPI_ioctl+0x48>
 8007eb6:	e14d      	b.n	8008154 <USER_SPI_ioctl+0x2e4>
 8007eb8:	2b03      	cmp	r3, #3
 8007eba:	d100      	bne.n	8007ebe <USER_SPI_ioctl+0x4e>
 8007ebc:	e074      	b.n	8007fa8 <USER_SPI_ioctl+0x138>
 8007ebe:	dd00      	ble.n	8007ec2 <USER_SPI_ioctl+0x52>
 8007ec0:	e148      	b.n	8008154 <USER_SPI_ioctl+0x2e4>
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d002      	beq.n	8007ecc <USER_SPI_ioctl+0x5c>
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	d00a      	beq.n	8007ee0 <USER_SPI_ioctl+0x70>
 8007eca:	e143      	b.n	8008154 <USER_SPI_ioctl+0x2e4>
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007ecc:	f7ff fca6 	bl	800781c <spiselect>
 8007ed0:	1e03      	subs	r3, r0, #0
 8007ed2:	d100      	bne.n	8007ed6 <USER_SPI_ioctl+0x66>
 8007ed4:	e143      	b.n	800815e <USER_SPI_ioctl+0x2ee>
 8007ed6:	232f      	movs	r3, #47	; 0x2f
 8007ed8:	18fb      	adds	r3, r7, r3
 8007eda:	2200      	movs	r2, #0
 8007edc:	701a      	strb	r2, [r3, #0]
		break;
 8007ede:	e13e      	b.n	800815e <USER_SPI_ioctl+0x2ee>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	2009      	movs	r0, #9
 8007ee4:	f7ff fd1f 	bl	8007926 <send_cmd>
 8007ee8:	1e03      	subs	r3, r0, #0
 8007eea:	d000      	beq.n	8007eee <USER_SPI_ioctl+0x7e>
 8007eec:	e139      	b.n	8008162 <USER_SPI_ioctl+0x2f2>
 8007eee:	240c      	movs	r4, #12
 8007ef0:	193b      	adds	r3, r7, r4
 8007ef2:	2110      	movs	r1, #16
 8007ef4:	0018      	movs	r0, r3
 8007ef6:	f7ff fcad 	bl	8007854 <rcvr_datablock>
 8007efa:	1e03      	subs	r3, r0, #0
 8007efc:	d100      	bne.n	8007f00 <USER_SPI_ioctl+0x90>
 8007efe:	e130      	b.n	8008162 <USER_SPI_ioctl+0x2f2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007f00:	0020      	movs	r0, r4
 8007f02:	183b      	adds	r3, r7, r0
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	099b      	lsrs	r3, r3, #6
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d115      	bne.n	8007f3a <USER_SPI_ioctl+0xca>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007f0e:	183b      	adds	r3, r7, r0
 8007f10:	7a5b      	ldrb	r3, [r3, #9]
 8007f12:	001a      	movs	r2, r3
 8007f14:	183b      	adds	r3, r7, r0
 8007f16:	7a1b      	ldrb	r3, [r3, #8]
 8007f18:	021b      	lsls	r3, r3, #8
 8007f1a:	18d3      	adds	r3, r2, r3
 8007f1c:	0019      	movs	r1, r3
 8007f1e:	183b      	adds	r3, r7, r0
 8007f20:	79db      	ldrb	r3, [r3, #7]
 8007f22:	041a      	lsls	r2, r3, #16
 8007f24:	23fc      	movs	r3, #252	; 0xfc
 8007f26:	039b      	lsls	r3, r3, #14
 8007f28:	4013      	ands	r3, r2
 8007f2a:	18cb      	adds	r3, r1, r3
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007f30:	69fb      	ldr	r3, [r7, #28]
 8007f32:	029a      	lsls	r2, r3, #10
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	601a      	str	r2, [r3, #0]
 8007f38:	e031      	b.n	8007f9e <USER_SPI_ioctl+0x12e>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007f3a:	200c      	movs	r0, #12
 8007f3c:	183b      	adds	r3, r7, r0
 8007f3e:	795b      	ldrb	r3, [r3, #5]
 8007f40:	220f      	movs	r2, #15
 8007f42:	4013      	ands	r3, r2
 8007f44:	b2da      	uxtb	r2, r3
 8007f46:	183b      	adds	r3, r7, r0
 8007f48:	7a9b      	ldrb	r3, [r3, #10]
 8007f4a:	09db      	lsrs	r3, r3, #7
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	18d3      	adds	r3, r2, r3
 8007f50:	b2da      	uxtb	r2, r3
 8007f52:	183b      	adds	r3, r7, r0
 8007f54:	7a5b      	ldrb	r3, [r3, #9]
 8007f56:	005b      	lsls	r3, r3, #1
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	2106      	movs	r1, #6
 8007f5c:	400b      	ands	r3, r1
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	18d3      	adds	r3, r2, r3
 8007f62:	b2da      	uxtb	r2, r3
 8007f64:	242e      	movs	r4, #46	; 0x2e
 8007f66:	193b      	adds	r3, r7, r4
 8007f68:	3202      	adds	r2, #2
 8007f6a:	701a      	strb	r2, [r3, #0]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007f6c:	183b      	adds	r3, r7, r0
 8007f6e:	7a1b      	ldrb	r3, [r3, #8]
 8007f70:	099b      	lsrs	r3, r3, #6
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	001a      	movs	r2, r3
 8007f76:	183b      	adds	r3, r7, r0
 8007f78:	79db      	ldrb	r3, [r3, #7]
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	18d2      	adds	r2, r2, r3
 8007f7e:	183b      	adds	r3, r7, r0
 8007f80:	799b      	ldrb	r3, [r3, #6]
 8007f82:	0299      	lsls	r1, r3, #10
 8007f84:	23c0      	movs	r3, #192	; 0xc0
 8007f86:	011b      	lsls	r3, r3, #4
 8007f88:	400b      	ands	r3, r1
 8007f8a:	18d3      	adds	r3, r2, r3
 8007f8c:	3301      	adds	r3, #1
 8007f8e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007f90:	193b      	adds	r3, r7, r4
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	3b09      	subs	r3, #9
 8007f96:	69fa      	ldr	r2, [r7, #28]
 8007f98:	409a      	lsls	r2, r3
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007f9e:	232f      	movs	r3, #47	; 0x2f
 8007fa0:	18fb      	adds	r3, r7, r3
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	701a      	strb	r2, [r3, #0]
		}
		break;
 8007fa6:	e0dc      	b.n	8008162 <USER_SPI_ioctl+0x2f2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007fa8:	4b79      	ldr	r3, [pc, #484]	; (8008190 <USER_SPI_ioctl+0x320>)
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	001a      	movs	r2, r3
 8007fae:	2304      	movs	r3, #4
 8007fb0:	4013      	ands	r3, r2
 8007fb2:	d035      	beq.n	8008020 <USER_SPI_ioctl+0x1b0>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	208d      	movs	r0, #141	; 0x8d
 8007fb8:	f7ff fcb5 	bl	8007926 <send_cmd>
 8007fbc:	1e03      	subs	r3, r0, #0
 8007fbe:	d000      	beq.n	8007fc2 <USER_SPI_ioctl+0x152>
 8007fc0:	e0d1      	b.n	8008166 <USER_SPI_ioctl+0x2f6>
				xchg_spi(0xFF);
 8007fc2:	20ff      	movs	r0, #255	; 0xff
 8007fc4:	f7ff fbaa 	bl	800771c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007fc8:	230c      	movs	r3, #12
 8007fca:	18fb      	adds	r3, r7, r3
 8007fcc:	2110      	movs	r1, #16
 8007fce:	0018      	movs	r0, r3
 8007fd0:	f7ff fc40 	bl	8007854 <rcvr_datablock>
 8007fd4:	1e03      	subs	r3, r0, #0
 8007fd6:	d100      	bne.n	8007fda <USER_SPI_ioctl+0x16a>
 8007fd8:	e0c5      	b.n	8008166 <USER_SPI_ioctl+0x2f6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007fda:	232e      	movs	r3, #46	; 0x2e
 8007fdc:	18fb      	adds	r3, r7, r3
 8007fde:	2230      	movs	r2, #48	; 0x30
 8007fe0:	701a      	strb	r2, [r3, #0]
 8007fe2:	e008      	b.n	8007ff6 <USER_SPI_ioctl+0x186>
 8007fe4:	20ff      	movs	r0, #255	; 0xff
 8007fe6:	f7ff fb99 	bl	800771c <xchg_spi>
 8007fea:	212e      	movs	r1, #46	; 0x2e
 8007fec:	187b      	adds	r3, r7, r1
 8007fee:	781a      	ldrb	r2, [r3, #0]
 8007ff0:	187b      	adds	r3, r7, r1
 8007ff2:	3a01      	subs	r2, #1
 8007ff4:	701a      	strb	r2, [r3, #0]
 8007ff6:	232e      	movs	r3, #46	; 0x2e
 8007ff8:	18fb      	adds	r3, r7, r3
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d1f1      	bne.n	8007fe4 <USER_SPI_ioctl+0x174>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8008000:	230c      	movs	r3, #12
 8008002:	18fb      	adds	r3, r7, r3
 8008004:	7a9b      	ldrb	r3, [r3, #10]
 8008006:	091b      	lsrs	r3, r3, #4
 8008008:	b2db      	uxtb	r3, r3
 800800a:	001a      	movs	r2, r3
 800800c:	2310      	movs	r3, #16
 800800e:	4093      	lsls	r3, r2
 8008010:	001a      	movs	r2, r3
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8008016:	232f      	movs	r3, #47	; 0x2f
 8008018:	18fb      	adds	r3, r7, r3
 800801a:	2200      	movs	r2, #0
 800801c:	701a      	strb	r2, [r3, #0]
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800801e:	e0a2      	b.n	8008166 <USER_SPI_ioctl+0x2f6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008020:	2100      	movs	r1, #0
 8008022:	2009      	movs	r0, #9
 8008024:	f7ff fc7f 	bl	8007926 <send_cmd>
 8008028:	1e03      	subs	r3, r0, #0
 800802a:	d000      	beq.n	800802e <USER_SPI_ioctl+0x1be>
 800802c:	e09b      	b.n	8008166 <USER_SPI_ioctl+0x2f6>
 800802e:	240c      	movs	r4, #12
 8008030:	193b      	adds	r3, r7, r4
 8008032:	2110      	movs	r1, #16
 8008034:	0018      	movs	r0, r3
 8008036:	f7ff fc0d 	bl	8007854 <rcvr_datablock>
 800803a:	1e03      	subs	r3, r0, #0
 800803c:	d100      	bne.n	8008040 <USER_SPI_ioctl+0x1d0>
 800803e:	e092      	b.n	8008166 <USER_SPI_ioctl+0x2f6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008040:	4b53      	ldr	r3, [pc, #332]	; (8008190 <USER_SPI_ioctl+0x320>)
 8008042:	781b      	ldrb	r3, [r3, #0]
 8008044:	001a      	movs	r2, r3
 8008046:	2302      	movs	r3, #2
 8008048:	4013      	ands	r3, r2
 800804a:	d016      	beq.n	800807a <USER_SPI_ioctl+0x20a>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800804c:	0021      	movs	r1, r4
 800804e:	187b      	adds	r3, r7, r1
 8008050:	7a9b      	ldrb	r3, [r3, #10]
 8008052:	005b      	lsls	r3, r3, #1
 8008054:	227e      	movs	r2, #126	; 0x7e
 8008056:	4013      	ands	r3, r2
 8008058:	187a      	adds	r2, r7, r1
 800805a:	7ad2      	ldrb	r2, [r2, #11]
 800805c:	09d2      	lsrs	r2, r2, #7
 800805e:	b2d2      	uxtb	r2, r2
 8008060:	189b      	adds	r3, r3, r2
 8008062:	1c5a      	adds	r2, r3, #1
 8008064:	187b      	adds	r3, r7, r1
 8008066:	7b5b      	ldrb	r3, [r3, #13]
 8008068:	099b      	lsrs	r3, r3, #6
 800806a:	b2db      	uxtb	r3, r3
 800806c:	3b01      	subs	r3, #1
 800806e:	409a      	lsls	r2, r3
 8008070:	0013      	movs	r3, r2
 8008072:	001a      	movs	r2, r3
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	601a      	str	r2, [r3, #0]
 8008078:	e018      	b.n	80080ac <USER_SPI_ioctl+0x23c>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800807a:	210c      	movs	r1, #12
 800807c:	187b      	adds	r3, r7, r1
 800807e:	7a9b      	ldrb	r3, [r3, #10]
 8008080:	109b      	asrs	r3, r3, #2
 8008082:	b29b      	uxth	r3, r3
 8008084:	001a      	movs	r2, r3
 8008086:	231f      	movs	r3, #31
 8008088:	4013      	ands	r3, r2
 800808a:	3301      	adds	r3, #1
 800808c:	0008      	movs	r0, r1
 800808e:	187a      	adds	r2, r7, r1
 8008090:	7ad2      	ldrb	r2, [r2, #11]
 8008092:	00d2      	lsls	r2, r2, #3
 8008094:	2118      	movs	r1, #24
 8008096:	400a      	ands	r2, r1
 8008098:	1839      	adds	r1, r7, r0
 800809a:	7ac9      	ldrb	r1, [r1, #11]
 800809c:	0949      	lsrs	r1, r1, #5
 800809e:	b2c9      	uxtb	r1, r1
 80080a0:	1852      	adds	r2, r2, r1
 80080a2:	3201      	adds	r2, #1
 80080a4:	4353      	muls	r3, r2
 80080a6:	001a      	movs	r2, r3
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80080ac:	232f      	movs	r3, #47	; 0x2f
 80080ae:	18fb      	adds	r3, r7, r3
 80080b0:	2200      	movs	r2, #0
 80080b2:	701a      	strb	r2, [r3, #0]
		break;
 80080b4:	e057      	b.n	8008166 <USER_SPI_ioctl+0x2f6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80080b6:	4b36      	ldr	r3, [pc, #216]	; (8008190 <USER_SPI_ioctl+0x320>)
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	001a      	movs	r2, r3
 80080bc:	2306      	movs	r3, #6
 80080be:	4013      	ands	r3, r2
 80080c0:	d053      	beq.n	800816a <USER_SPI_ioctl+0x2fa>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80080c2:	240c      	movs	r4, #12
 80080c4:	193a      	adds	r2, r7, r4
 80080c6:	1dfb      	adds	r3, r7, #7
 80080c8:	781b      	ldrb	r3, [r3, #0]
 80080ca:	210b      	movs	r1, #11
 80080cc:	0018      	movs	r0, r3
 80080ce:	f7ff fecf 	bl	8007e70 <USER_SPI_ioctl>
 80080d2:	1e03      	subs	r3, r0, #0
 80080d4:	d14b      	bne.n	800816e <USER_SPI_ioctl+0x2fe>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80080d6:	193b      	adds	r3, r7, r4
 80080d8:	781b      	ldrb	r3, [r3, #0]
 80080da:	099b      	lsrs	r3, r3, #6
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d105      	bne.n	80080ee <USER_SPI_ioctl+0x27e>
 80080e2:	193b      	adds	r3, r7, r4
 80080e4:	7a9b      	ldrb	r3, [r3, #10]
 80080e6:	001a      	movs	r2, r3
 80080e8:	2340      	movs	r3, #64	; 0x40
 80080ea:	4013      	ands	r3, r2
 80080ec:	d041      	beq.n	8008172 <USER_SPI_ioctl+0x302>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	623b      	str	r3, [r7, #32]
 80080f2:	6a3b      	ldr	r3, [r7, #32]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80080f8:	6a3b      	ldr	r3, [r7, #32]
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80080fe:	4b24      	ldr	r3, [pc, #144]	; (8008190 <USER_SPI_ioctl+0x320>)
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	001a      	movs	r2, r3
 8008104:	2308      	movs	r3, #8
 8008106:	4013      	ands	r3, r2
 8008108:	d105      	bne.n	8008116 <USER_SPI_ioctl+0x2a6>
			st *= 512; ed *= 512;
 800810a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800810c:	025b      	lsls	r3, r3, #9
 800810e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008112:	025b      	lsls	r3, r3, #9
 8008114:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008118:	0019      	movs	r1, r3
 800811a:	2020      	movs	r0, #32
 800811c:	f7ff fc03 	bl	8007926 <send_cmd>
 8008120:	1e03      	subs	r3, r0, #0
 8008122:	d128      	bne.n	8008176 <USER_SPI_ioctl+0x306>
 8008124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008126:	0019      	movs	r1, r3
 8008128:	2021      	movs	r0, #33	; 0x21
 800812a:	f7ff fbfc 	bl	8007926 <send_cmd>
 800812e:	1e03      	subs	r3, r0, #0
 8008130:	d121      	bne.n	8008176 <USER_SPI_ioctl+0x306>
 8008132:	2100      	movs	r1, #0
 8008134:	2026      	movs	r0, #38	; 0x26
 8008136:	f7ff fbf6 	bl	8007926 <send_cmd>
 800813a:	1e03      	subs	r3, r0, #0
 800813c:	d11b      	bne.n	8008176 <USER_SPI_ioctl+0x306>
 800813e:	4b15      	ldr	r3, [pc, #84]	; (8008194 <USER_SPI_ioctl+0x324>)
 8008140:	0018      	movs	r0, r3
 8008142:	f7ff fb33 	bl	80077ac <wait_ready>
 8008146:	1e03      	subs	r3, r0, #0
 8008148:	d015      	beq.n	8008176 <USER_SPI_ioctl+0x306>
			res = RES_OK;	/* FatFs does not check result of this command */
 800814a:	232f      	movs	r3, #47	; 0x2f
 800814c:	18fb      	adds	r3, r7, r3
 800814e:	2200      	movs	r2, #0
 8008150:	701a      	strb	r2, [r3, #0]
		}
		break;
 8008152:	e010      	b.n	8008176 <USER_SPI_ioctl+0x306>

	default:
		res = RES_PARERR;
 8008154:	232f      	movs	r3, #47	; 0x2f
 8008156:	18fb      	adds	r3, r7, r3
 8008158:	2204      	movs	r2, #4
 800815a:	701a      	strb	r2, [r3, #0]
 800815c:	e00c      	b.n	8008178 <USER_SPI_ioctl+0x308>
		break;
 800815e:	46c0      	nop			; (mov r8, r8)
 8008160:	e00a      	b.n	8008178 <USER_SPI_ioctl+0x308>
		break;
 8008162:	46c0      	nop			; (mov r8, r8)
 8008164:	e008      	b.n	8008178 <USER_SPI_ioctl+0x308>
		break;
 8008166:	46c0      	nop			; (mov r8, r8)
 8008168:	e006      	b.n	8008178 <USER_SPI_ioctl+0x308>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800816a:	46c0      	nop			; (mov r8, r8)
 800816c:	e004      	b.n	8008178 <USER_SPI_ioctl+0x308>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800816e:	46c0      	nop			; (mov r8, r8)
 8008170:	e002      	b.n	8008178 <USER_SPI_ioctl+0x308>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008172:	46c0      	nop			; (mov r8, r8)
 8008174:	e000      	b.n	8008178 <USER_SPI_ioctl+0x308>
		break;
 8008176:	46c0      	nop			; (mov r8, r8)
	}

	despiselect();
 8008178:	f7ff fb40 	bl	80077fc <despiselect>

	return res;
 800817c:	232f      	movs	r3, #47	; 0x2f
 800817e:	18fb      	adds	r3, r7, r3
 8008180:	781b      	ldrb	r3, [r3, #0]
}
 8008182:	0018      	movs	r0, r3
 8008184:	46bd      	mov	sp, r7
 8008186:	b00d      	add	sp, #52	; 0x34
 8008188:	bd90      	pop	{r4, r7, pc}
 800818a:	46c0      	nop			; (mov r8, r8)
 800818c:	20000024 	.word	0x20000024
 8008190:	20000c60 	.word	0x20000c60
 8008194:	00007530 	.word	0x00007530

08008198 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008198:	b5b0      	push	{r4, r5, r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	0002      	movs	r2, r0
 80081a0:	1dfb      	adds	r3, r7, #7
 80081a2:	701a      	strb	r2, [r3, #0]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80081a4:	1dfb      	adds	r3, r7, #7
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	4a0b      	ldr	r2, [pc, #44]	; (80081d8 <disk_status+0x40>)
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	18d3      	adds	r3, r2, r3
 80081ae:	3304      	adds	r3, #4
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	1dfa      	adds	r2, r7, #7
 80081b6:	7812      	ldrb	r2, [r2, #0]
 80081b8:	4907      	ldr	r1, [pc, #28]	; (80081d8 <disk_status+0x40>)
 80081ba:	188a      	adds	r2, r1, r2
 80081bc:	7a12      	ldrb	r2, [r2, #8]
 80081be:	250f      	movs	r5, #15
 80081c0:	197c      	adds	r4, r7, r5
 80081c2:	0010      	movs	r0, r2
 80081c4:	4798      	blx	r3
 80081c6:	0003      	movs	r3, r0
 80081c8:	7023      	strb	r3, [r4, #0]
  return stat;
 80081ca:	197b      	adds	r3, r7, r5
 80081cc:	781b      	ldrb	r3, [r3, #0]
}
 80081ce:	0018      	movs	r0, r3
 80081d0:	46bd      	mov	sp, r7
 80081d2:	b004      	add	sp, #16
 80081d4:	bdb0      	pop	{r4, r5, r7, pc}
 80081d6:	46c0      	nop			; (mov r8, r8)
 80081d8:	20000e94 	.word	0x20000e94

080081dc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80081dc:	b590      	push	{r4, r7, lr}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	0002      	movs	r2, r0
 80081e4:	1dfb      	adds	r3, r7, #7
 80081e6:	701a      	strb	r2, [r3, #0]
  DSTATUS stat = RES_OK;
 80081e8:	200f      	movs	r0, #15
 80081ea:	183b      	adds	r3, r7, r0
 80081ec:	2200      	movs	r2, #0
 80081ee:	701a      	strb	r2, [r3, #0]

  if(disk.is_initialized[pdrv] == 0)
 80081f0:	1dfb      	adds	r3, r7, #7
 80081f2:	781b      	ldrb	r3, [r3, #0]
 80081f4:	4a10      	ldr	r2, [pc, #64]	; (8008238 <disk_initialize+0x5c>)
 80081f6:	5cd3      	ldrb	r3, [r2, r3]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d116      	bne.n	800822a <disk_initialize+0x4e>
  {
    disk.is_initialized[pdrv] = 1;
 80081fc:	1dfb      	adds	r3, r7, #7
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	4a0d      	ldr	r2, [pc, #52]	; (8008238 <disk_initialize+0x5c>)
 8008202:	2101      	movs	r1, #1
 8008204:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008206:	1dfb      	adds	r3, r7, #7
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	4a0b      	ldr	r2, [pc, #44]	; (8008238 <disk_initialize+0x5c>)
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	18d3      	adds	r3, r2, r3
 8008210:	3304      	adds	r3, #4
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	1dfa      	adds	r2, r7, #7
 8008218:	7812      	ldrb	r2, [r2, #0]
 800821a:	4907      	ldr	r1, [pc, #28]	; (8008238 <disk_initialize+0x5c>)
 800821c:	188a      	adds	r2, r1, r2
 800821e:	7a12      	ldrb	r2, [r2, #8]
 8008220:	183c      	adds	r4, r7, r0
 8008222:	0010      	movs	r0, r2
 8008224:	4798      	blx	r3
 8008226:	0003      	movs	r3, r0
 8008228:	7023      	strb	r3, [r4, #0]
  }
  return stat;
 800822a:	230f      	movs	r3, #15
 800822c:	18fb      	adds	r3, r7, r3
 800822e:	781b      	ldrb	r3, [r3, #0]
}
 8008230:	0018      	movs	r0, r3
 8008232:	46bd      	mov	sp, r7
 8008234:	b005      	add	sp, #20
 8008236:	bd90      	pop	{r4, r7, pc}
 8008238:	20000e94 	.word	0x20000e94

0800823c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800823c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800823e:	b087      	sub	sp, #28
 8008240:	af00      	add	r7, sp, #0
 8008242:	60b9      	str	r1, [r7, #8]
 8008244:	607a      	str	r2, [r7, #4]
 8008246:	603b      	str	r3, [r7, #0]
 8008248:	210f      	movs	r1, #15
 800824a:	187b      	adds	r3, r7, r1
 800824c:	1c02      	adds	r2, r0, #0
 800824e:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008250:	187b      	adds	r3, r7, r1
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	4a0c      	ldr	r2, [pc, #48]	; (8008288 <disk_read+0x4c>)
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	18d3      	adds	r3, r2, r3
 800825a:	3304      	adds	r3, #4
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	689d      	ldr	r5, [r3, #8]
 8008260:	187b      	adds	r3, r7, r1
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	4a08      	ldr	r2, [pc, #32]	; (8008288 <disk_read+0x4c>)
 8008266:	18d3      	adds	r3, r2, r3
 8008268:	7a18      	ldrb	r0, [r3, #8]
 800826a:	2617      	movs	r6, #23
 800826c:	19bc      	adds	r4, r7, r6
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	68b9      	ldr	r1, [r7, #8]
 8008274:	47a8      	blx	r5
 8008276:	0003      	movs	r3, r0
 8008278:	7023      	strb	r3, [r4, #0]
  return res;
 800827a:	19bb      	adds	r3, r7, r6
 800827c:	781b      	ldrb	r3, [r3, #0]
}
 800827e:	0018      	movs	r0, r3
 8008280:	46bd      	mov	sp, r7
 8008282:	b007      	add	sp, #28
 8008284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008286:	46c0      	nop			; (mov r8, r8)
 8008288:	20000e94 	.word	0x20000e94

0800828c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800828c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800828e:	b087      	sub	sp, #28
 8008290:	af00      	add	r7, sp, #0
 8008292:	60b9      	str	r1, [r7, #8]
 8008294:	607a      	str	r2, [r7, #4]
 8008296:	603b      	str	r3, [r7, #0]
 8008298:	210f      	movs	r1, #15
 800829a:	187b      	adds	r3, r7, r1
 800829c:	1c02      	adds	r2, r0, #0
 800829e:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80082a0:	187b      	adds	r3, r7, r1
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	4a0c      	ldr	r2, [pc, #48]	; (80082d8 <disk_write+0x4c>)
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	18d3      	adds	r3, r2, r3
 80082aa:	3304      	adds	r3, #4
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68dd      	ldr	r5, [r3, #12]
 80082b0:	187b      	adds	r3, r7, r1
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	4a08      	ldr	r2, [pc, #32]	; (80082d8 <disk_write+0x4c>)
 80082b6:	18d3      	adds	r3, r2, r3
 80082b8:	7a18      	ldrb	r0, [r3, #8]
 80082ba:	2617      	movs	r6, #23
 80082bc:	19bc      	adds	r4, r7, r6
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	68b9      	ldr	r1, [r7, #8]
 80082c4:	47a8      	blx	r5
 80082c6:	0003      	movs	r3, r0
 80082c8:	7023      	strb	r3, [r4, #0]
  return res;
 80082ca:	19bb      	adds	r3, r7, r6
 80082cc:	781b      	ldrb	r3, [r3, #0]
}
 80082ce:	0018      	movs	r0, r3
 80082d0:	46bd      	mov	sp, r7
 80082d2:	b007      	add	sp, #28
 80082d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082d6:	46c0      	nop			; (mov r8, r8)
 80082d8:	20000e94 	.word	0x20000e94

080082dc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80082dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	603a      	str	r2, [r7, #0]
 80082e4:	1dfb      	adds	r3, r7, #7
 80082e6:	1c02      	adds	r2, r0, #0
 80082e8:	701a      	strb	r2, [r3, #0]
 80082ea:	1dbb      	adds	r3, r7, #6
 80082ec:	1c0a      	adds	r2, r1, #0
 80082ee:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80082f0:	1dfb      	adds	r3, r7, #7
 80082f2:	781b      	ldrb	r3, [r3, #0]
 80082f4:	4a0c      	ldr	r2, [pc, #48]	; (8008328 <disk_ioctl+0x4c>)
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	18d3      	adds	r3, r2, r3
 80082fa:	3304      	adds	r3, #4
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	691b      	ldr	r3, [r3, #16]
 8008300:	1dfa      	adds	r2, r7, #7
 8008302:	7812      	ldrb	r2, [r2, #0]
 8008304:	4908      	ldr	r1, [pc, #32]	; (8008328 <disk_ioctl+0x4c>)
 8008306:	188a      	adds	r2, r1, r2
 8008308:	7a10      	ldrb	r0, [r2, #8]
 800830a:	260f      	movs	r6, #15
 800830c:	19bc      	adds	r4, r7, r6
 800830e:	683d      	ldr	r5, [r7, #0]
 8008310:	1dba      	adds	r2, r7, #6
 8008312:	7811      	ldrb	r1, [r2, #0]
 8008314:	002a      	movs	r2, r5
 8008316:	4798      	blx	r3
 8008318:	0003      	movs	r3, r0
 800831a:	7023      	strb	r3, [r4, #0]
  return res;
 800831c:	19bb      	adds	r3, r7, r6
 800831e:	781b      	ldrb	r3, [r3, #0]
}
 8008320:	0018      	movs	r0, r3
 8008322:	46bd      	mov	sp, r7
 8008324:	b005      	add	sp, #20
 8008326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008328:	20000e94 	.word	0x20000e94

0800832c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	3301      	adds	r3, #1
 8008338:	781a      	ldrb	r2, [r3, #0]
 800833a:	210e      	movs	r1, #14
 800833c:	187b      	adds	r3, r7, r1
 800833e:	801a      	strh	r2, [r3, #0]
	rv = rv << 8 | ptr[0];
 8008340:	187b      	adds	r3, r7, r1
 8008342:	881b      	ldrh	r3, [r3, #0]
 8008344:	021b      	lsls	r3, r3, #8
 8008346:	b21a      	sxth	r2, r3
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	b21b      	sxth	r3, r3
 800834e:	4313      	orrs	r3, r2
 8008350:	b21a      	sxth	r2, r3
 8008352:	187b      	adds	r3, r7, r1
 8008354:	801a      	strh	r2, [r3, #0]
	return rv;
 8008356:	187b      	adds	r3, r7, r1
 8008358:	881b      	ldrh	r3, [r3, #0]
}
 800835a:	0018      	movs	r0, r3
 800835c:	46bd      	mov	sp, r7
 800835e:	b004      	add	sp, #16
 8008360:	bd80      	pop	{r7, pc}

08008362 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008362:	b580      	push	{r7, lr}
 8008364:	b084      	sub	sp, #16
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	3303      	adds	r3, #3
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	021b      	lsls	r3, r3, #8
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	3202      	adds	r2, #2
 800837a:	7812      	ldrb	r2, [r2, #0]
 800837c:	4313      	orrs	r3, r2
 800837e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	021b      	lsls	r3, r3, #8
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	3201      	adds	r2, #1
 8008388:	7812      	ldrb	r2, [r2, #0]
 800838a:	4313      	orrs	r3, r2
 800838c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	021b      	lsls	r3, r3, #8
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	7812      	ldrb	r2, [r2, #0]
 8008396:	4313      	orrs	r3, r2
 8008398:	60fb      	str	r3, [r7, #12]
	return rv;
 800839a:	68fb      	ldr	r3, [r7, #12]
}
 800839c:	0018      	movs	r0, r3
 800839e:	46bd      	mov	sp, r7
 80083a0:	b004      	add	sp, #16
 80083a2:	bd80      	pop	{r7, pc}

080083a4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b082      	sub	sp, #8
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	000a      	movs	r2, r1
 80083ae:	1cbb      	adds	r3, r7, #2
 80083b0:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	1c5a      	adds	r2, r3, #1
 80083b6:	607a      	str	r2, [r7, #4]
 80083b8:	1cba      	adds	r2, r7, #2
 80083ba:	8812      	ldrh	r2, [r2, #0]
 80083bc:	b2d2      	uxtb	r2, r2
 80083be:	701a      	strb	r2, [r3, #0]
 80083c0:	1cbb      	adds	r3, r7, #2
 80083c2:	1cba      	adds	r2, r7, #2
 80083c4:	8812      	ldrh	r2, [r2, #0]
 80083c6:	0a12      	lsrs	r2, r2, #8
 80083c8:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	1c5a      	adds	r2, r3, #1
 80083ce:	607a      	str	r2, [r7, #4]
 80083d0:	1cba      	adds	r2, r7, #2
 80083d2:	8812      	ldrh	r2, [r2, #0]
 80083d4:	b2d2      	uxtb	r2, r2
 80083d6:	701a      	strb	r2, [r3, #0]
}
 80083d8:	46c0      	nop			; (mov r8, r8)
 80083da:	46bd      	mov	sp, r7
 80083dc:	b002      	add	sp, #8
 80083de:	bd80      	pop	{r7, pc}

080083e0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b082      	sub	sp, #8
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	1c5a      	adds	r2, r3, #1
 80083ee:	607a      	str	r2, [r7, #4]
 80083f0:	683a      	ldr	r2, [r7, #0]
 80083f2:	b2d2      	uxtb	r2, r2
 80083f4:	701a      	strb	r2, [r3, #0]
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	0a1b      	lsrs	r3, r3, #8
 80083fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	1c5a      	adds	r2, r3, #1
 8008400:	607a      	str	r2, [r7, #4]
 8008402:	683a      	ldr	r2, [r7, #0]
 8008404:	b2d2      	uxtb	r2, r2
 8008406:	701a      	strb	r2, [r3, #0]
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	0a1b      	lsrs	r3, r3, #8
 800840c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	1c5a      	adds	r2, r3, #1
 8008412:	607a      	str	r2, [r7, #4]
 8008414:	683a      	ldr	r2, [r7, #0]
 8008416:	b2d2      	uxtb	r2, r2
 8008418:	701a      	strb	r2, [r3, #0]
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	0a1b      	lsrs	r3, r3, #8
 800841e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	1c5a      	adds	r2, r3, #1
 8008424:	607a      	str	r2, [r7, #4]
 8008426:	683a      	ldr	r2, [r7, #0]
 8008428:	b2d2      	uxtb	r2, r2
 800842a:	701a      	strb	r2, [r3, #0]
}
 800842c:	46c0      	nop			; (mov r8, r8)
 800842e:	46bd      	mov	sp, r7
 8008430:	b002      	add	sp, #8
 8008432:	bd80      	pop	{r7, pc}

08008434 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008434:	b580      	push	{r7, lr}
 8008436:	b086      	sub	sp, #24
 8008438:	af00      	add	r7, sp, #0
 800843a:	60f8      	str	r0, [r7, #12]
 800843c:	60b9      	str	r1, [r7, #8]
 800843e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d00d      	beq.n	800846a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800844e:	693a      	ldr	r2, [r7, #16]
 8008450:	1c53      	adds	r3, r2, #1
 8008452:	613b      	str	r3, [r7, #16]
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	1c59      	adds	r1, r3, #1
 8008458:	6179      	str	r1, [r7, #20]
 800845a:	7812      	ldrb	r2, [r2, #0]
 800845c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	3b01      	subs	r3, #1
 8008462:	607b      	str	r3, [r7, #4]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d1f1      	bne.n	800844e <mem_cpy+0x1a>
	}
}
 800846a:	46c0      	nop			; (mov r8, r8)
 800846c:	46bd      	mov	sp, r7
 800846e:	b006      	add	sp, #24
 8008470:	bd80      	pop	{r7, pc}

08008472 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008472:	b580      	push	{r7, lr}
 8008474:	b086      	sub	sp, #24
 8008476:	af00      	add	r7, sp, #0
 8008478:	60f8      	str	r0, [r7, #12]
 800847a:	60b9      	str	r1, [r7, #8]
 800847c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	1c5a      	adds	r2, r3, #1
 8008486:	617a      	str	r2, [r7, #20]
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	b2d2      	uxtb	r2, r2
 800848c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	3b01      	subs	r3, #1
 8008492:	607b      	str	r3, [r7, #4]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d1f3      	bne.n	8008482 <mem_set+0x10>
}
 800849a:	46c0      	nop			; (mov r8, r8)
 800849c:	46c0      	nop			; (mov r8, r8)
 800849e:	46bd      	mov	sp, r7
 80084a0:	b006      	add	sp, #24
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b088      	sub	sp, #32
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	61fb      	str	r3, [r7, #28]
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80084b8:	2300      	movs	r3, #0
 80084ba:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80084bc:	69fb      	ldr	r3, [r7, #28]
 80084be:	1c5a      	adds	r2, r3, #1
 80084c0:	61fa      	str	r2, [r7, #28]
 80084c2:	781b      	ldrb	r3, [r3, #0]
 80084c4:	0019      	movs	r1, r3
 80084c6:	69bb      	ldr	r3, [r7, #24]
 80084c8:	1c5a      	adds	r2, r3, #1
 80084ca:	61ba      	str	r2, [r7, #24]
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	1acb      	subs	r3, r1, r3
 80084d0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	3b01      	subs	r3, #1
 80084d6:	607b      	str	r3, [r7, #4]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d002      	beq.n	80084e4 <mem_cmp+0x40>
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d0eb      	beq.n	80084bc <mem_cmp+0x18>

	return r;
 80084e4:	697b      	ldr	r3, [r7, #20]
}
 80084e6:	0018      	movs	r0, r3
 80084e8:	46bd      	mov	sp, r7
 80084ea:	b008      	add	sp, #32
 80084ec:	bd80      	pop	{r7, pc}

080084ee <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b082      	sub	sp, #8
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
 80084f6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80084f8:	e002      	b.n	8008500 <chk_chr+0x12>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	3301      	adds	r3, #1
 80084fe:	607b      	str	r3, [r7, #4]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d005      	beq.n	8008514 <chk_chr+0x26>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	001a      	movs	r2, r3
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	4293      	cmp	r3, r2
 8008512:	d1f2      	bne.n	80084fa <chk_chr+0xc>
	return *str;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	781b      	ldrb	r3, [r3, #0]
}
 8008518:	0018      	movs	r0, r3
 800851a:	46bd      	mov	sp, r7
 800851c:	b002      	add	sp, #8
 800851e:	bd80      	pop	{r7, pc}

08008520 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b084      	sub	sp, #16
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800852a:	2300      	movs	r3, #0
 800852c:	60bb      	str	r3, [r7, #8]
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	60fb      	str	r3, [r7, #12]
 8008532:	e027      	b.n	8008584 <chk_lock+0x64>
		if (Files[i].fs) {	/* Existing entry */
 8008534:	4b25      	ldr	r3, [pc, #148]	; (80085cc <chk_lock+0xac>)
 8008536:	68fa      	ldr	r2, [r7, #12]
 8008538:	0112      	lsls	r2, r2, #4
 800853a:	58d3      	ldr	r3, [r2, r3]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d01c      	beq.n	800857a <chk_lock+0x5a>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008540:	4b22      	ldr	r3, [pc, #136]	; (80085cc <chk_lock+0xac>)
 8008542:	68fa      	ldr	r2, [r7, #12]
 8008544:	0112      	lsls	r2, r2, #4
 8008546:	58d2      	ldr	r2, [r2, r3]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	429a      	cmp	r2, r3
 800854e:	d116      	bne.n	800857e <chk_lock+0x5e>
				Files[i].clu == dp->obj.sclust &&
 8008550:	4a1e      	ldr	r2, [pc, #120]	; (80085cc <chk_lock+0xac>)
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	011b      	lsls	r3, r3, #4
 8008556:	18d3      	adds	r3, r2, r3
 8008558:	3304      	adds	r3, #4
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008560:	429a      	cmp	r2, r3
 8008562:	d10c      	bne.n	800857e <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 8008564:	4a19      	ldr	r2, [pc, #100]	; (80085cc <chk_lock+0xac>)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	011b      	lsls	r3, r3, #4
 800856a:	18d3      	adds	r3, r2, r3
 800856c:	3308      	adds	r3, #8
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008574:	429a      	cmp	r2, r3
 8008576:	d102      	bne.n	800857e <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 8008578:	e007      	b.n	800858a <chk_lock+0x6a>
		} else {			/* Blank entry */
			be = 1;
 800857a:	2301      	movs	r3, #1
 800857c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	3301      	adds	r3, #1
 8008582:	60fb      	str	r3, [r7, #12]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2b01      	cmp	r3, #1
 8008588:	d9d4      	bls.n	8008534 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2b02      	cmp	r3, #2
 800858e:	d109      	bne.n	80085a4 <chk_lock+0x84>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d102      	bne.n	800859c <chk_lock+0x7c>
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	2b02      	cmp	r3, #2
 800859a:	d101      	bne.n	80085a0 <chk_lock+0x80>
 800859c:	2300      	movs	r3, #0
 800859e:	e011      	b.n	80085c4 <chk_lock+0xa4>
 80085a0:	2312      	movs	r3, #18
 80085a2:	e00f      	b.n	80085c4 <chk_lock+0xa4>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d109      	bne.n	80085be <chk_lock+0x9e>
 80085aa:	4a08      	ldr	r2, [pc, #32]	; (80085cc <chk_lock+0xac>)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	011b      	lsls	r3, r3, #4
 80085b0:	18d3      	adds	r3, r2, r3
 80085b2:	330c      	adds	r3, #12
 80085b4:	881a      	ldrh	r2, [r3, #0]
 80085b6:	2380      	movs	r3, #128	; 0x80
 80085b8:	005b      	lsls	r3, r3, #1
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d101      	bne.n	80085c2 <chk_lock+0xa2>
 80085be:	2310      	movs	r3, #16
 80085c0:	e000      	b.n	80085c4 <chk_lock+0xa4>
 80085c2:	2300      	movs	r3, #0
}
 80085c4:	0018      	movs	r0, r3
 80085c6:	46bd      	mov	sp, r7
 80085c8:	b004      	add	sp, #16
 80085ca:	bd80      	pop	{r7, pc}
 80085cc:	20000c74 	.word	0x20000c74

080085d0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80085d6:	2300      	movs	r3, #0
 80085d8:	607b      	str	r3, [r7, #4]
 80085da:	e002      	b.n	80085e2 <enq_lock+0x12>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	3301      	adds	r3, #1
 80085e0:	607b      	str	r3, [r7, #4]
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d805      	bhi.n	80085f4 <enq_lock+0x24>
 80085e8:	4b07      	ldr	r3, [pc, #28]	; (8008608 <enq_lock+0x38>)
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	0112      	lsls	r2, r2, #4
 80085ee:	58d3      	ldr	r3, [r2, r3]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d1f3      	bne.n	80085dc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	3b02      	subs	r3, #2
 80085f8:	1e5a      	subs	r2, r3, #1
 80085fa:	4193      	sbcs	r3, r2
 80085fc:	b2db      	uxtb	r3, r3
}
 80085fe:	0018      	movs	r0, r3
 8008600:	46bd      	mov	sp, r7
 8008602:	b002      	add	sp, #8
 8008604:	bd80      	pop	{r7, pc}
 8008606:	46c0      	nop			; (mov r8, r8)
 8008608:	20000c74 	.word	0x20000c74

0800860c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b084      	sub	sp, #16
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008616:	2300      	movs	r3, #0
 8008618:	60fb      	str	r3, [r7, #12]
 800861a:	e01e      	b.n	800865a <inc_lock+0x4e>
		if (Files[i].fs == dp->obj.fs &&
 800861c:	4b3f      	ldr	r3, [pc, #252]	; (800871c <inc_lock+0x110>)
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	0112      	lsls	r2, r2, #4
 8008622:	58d2      	ldr	r2, [r2, r3]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	429a      	cmp	r2, r3
 800862a:	d113      	bne.n	8008654 <inc_lock+0x48>
			Files[i].clu == dp->obj.sclust &&
 800862c:	4a3b      	ldr	r2, [pc, #236]	; (800871c <inc_lock+0x110>)
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	011b      	lsls	r3, r3, #4
 8008632:	18d3      	adds	r3, r2, r3
 8008634:	3304      	adds	r3, #4
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800863c:	429a      	cmp	r2, r3
 800863e:	d109      	bne.n	8008654 <inc_lock+0x48>
			Files[i].ofs == dp->dptr) break;
 8008640:	4a36      	ldr	r2, [pc, #216]	; (800871c <inc_lock+0x110>)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	011b      	lsls	r3, r3, #4
 8008646:	18d3      	adds	r3, r2, r3
 8008648:	3308      	adds	r3, #8
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008650:	429a      	cmp	r2, r3
 8008652:	d006      	beq.n	8008662 <inc_lock+0x56>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	3301      	adds	r3, #1
 8008658:	60fb      	str	r3, [r7, #12]
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2b01      	cmp	r3, #1
 800865e:	d9dd      	bls.n	800861c <inc_lock+0x10>
 8008660:	e000      	b.n	8008664 <inc_lock+0x58>
			Files[i].ofs == dp->dptr) break;
 8008662:	46c0      	nop			; (mov r8, r8)
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2b02      	cmp	r3, #2
 8008668:	d130      	bne.n	80086cc <inc_lock+0xc0>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800866a:	2300      	movs	r3, #0
 800866c:	60fb      	str	r3, [r7, #12]
 800866e:	e002      	b.n	8008676 <inc_lock+0x6a>
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	3301      	adds	r3, #1
 8008674:	60fb      	str	r3, [r7, #12]
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2b01      	cmp	r3, #1
 800867a:	d805      	bhi.n	8008688 <inc_lock+0x7c>
 800867c:	4b27      	ldr	r3, [pc, #156]	; (800871c <inc_lock+0x110>)
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	0112      	lsls	r2, r2, #4
 8008682:	58d3      	ldr	r3, [r2, r3]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d1f3      	bne.n	8008670 <inc_lock+0x64>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2b02      	cmp	r3, #2
 800868c:	d101      	bne.n	8008692 <inc_lock+0x86>
 800868e:	2300      	movs	r3, #0
 8008690:	e03f      	b.n	8008712 <inc_lock+0x106>
		Files[i].fs = dp->obj.fs;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6819      	ldr	r1, [r3, #0]
 8008696:	4b21      	ldr	r3, [pc, #132]	; (800871c <inc_lock+0x110>)
 8008698:	68fa      	ldr	r2, [r7, #12]
 800869a:	0112      	lsls	r2, r2, #4
 800869c:	50d1      	str	r1, [r2, r3]
		Files[i].clu = dp->obj.sclust;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	689a      	ldr	r2, [r3, #8]
 80086a2:	491e      	ldr	r1, [pc, #120]	; (800871c <inc_lock+0x110>)
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	011b      	lsls	r3, r3, #4
 80086a8:	18cb      	adds	r3, r1, r3
 80086aa:	3304      	adds	r3, #4
 80086ac:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	695a      	ldr	r2, [r3, #20]
 80086b2:	491a      	ldr	r1, [pc, #104]	; (800871c <inc_lock+0x110>)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	011b      	lsls	r3, r3, #4
 80086b8:	18cb      	adds	r3, r1, r3
 80086ba:	3308      	adds	r3, #8
 80086bc:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80086be:	4a17      	ldr	r2, [pc, #92]	; (800871c <inc_lock+0x110>)
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	011b      	lsls	r3, r3, #4
 80086c4:	18d3      	adds	r3, r2, r3
 80086c6:	330c      	adds	r3, #12
 80086c8:	2200      	movs	r2, #0
 80086ca:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d009      	beq.n	80086e6 <inc_lock+0xda>
 80086d2:	4a12      	ldr	r2, [pc, #72]	; (800871c <inc_lock+0x110>)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	011b      	lsls	r3, r3, #4
 80086d8:	18d3      	adds	r3, r2, r3
 80086da:	330c      	adds	r3, #12
 80086dc:	881b      	ldrh	r3, [r3, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d001      	beq.n	80086e6 <inc_lock+0xda>
 80086e2:	2300      	movs	r3, #0
 80086e4:	e015      	b.n	8008712 <inc_lock+0x106>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d108      	bne.n	80086fe <inc_lock+0xf2>
 80086ec:	4a0b      	ldr	r2, [pc, #44]	; (800871c <inc_lock+0x110>)
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	011b      	lsls	r3, r3, #4
 80086f2:	18d3      	adds	r3, r2, r3
 80086f4:	330c      	adds	r3, #12
 80086f6:	881b      	ldrh	r3, [r3, #0]
 80086f8:	3301      	adds	r3, #1
 80086fa:	b29b      	uxth	r3, r3
 80086fc:	e001      	b.n	8008702 <inc_lock+0xf6>
 80086fe:	2380      	movs	r3, #128	; 0x80
 8008700:	005b      	lsls	r3, r3, #1
 8008702:	4906      	ldr	r1, [pc, #24]	; (800871c <inc_lock+0x110>)
 8008704:	68fa      	ldr	r2, [r7, #12]
 8008706:	0112      	lsls	r2, r2, #4
 8008708:	188a      	adds	r2, r1, r2
 800870a:	320c      	adds	r2, #12
 800870c:	8013      	strh	r3, [r2, #0]

	return i + 1;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	3301      	adds	r3, #1
}
 8008712:	0018      	movs	r0, r3
 8008714:	46bd      	mov	sp, r7
 8008716:	b004      	add	sp, #16
 8008718:	bd80      	pop	{r7, pc}
 800871a:	46c0      	nop			; (mov r8, r8)
 800871c:	20000c74 	.word	0x20000c74

08008720 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b084      	sub	sp, #16
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	3b01      	subs	r3, #1
 800872c:	607b      	str	r3, [r7, #4]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d832      	bhi.n	800879a <dec_lock+0x7a>
		n = Files[i].ctr;
 8008734:	200e      	movs	r0, #14
 8008736:	183b      	adds	r3, r7, r0
 8008738:	491d      	ldr	r1, [pc, #116]	; (80087b0 <dec_lock+0x90>)
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	0112      	lsls	r2, r2, #4
 800873e:	188a      	adds	r2, r1, r2
 8008740:	320c      	adds	r2, #12
 8008742:	8812      	ldrh	r2, [r2, #0]
 8008744:	801a      	strh	r2, [r3, #0]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008746:	183b      	adds	r3, r7, r0
 8008748:	881a      	ldrh	r2, [r3, #0]
 800874a:	2380      	movs	r3, #128	; 0x80
 800874c:	005b      	lsls	r3, r3, #1
 800874e:	429a      	cmp	r2, r3
 8008750:	d102      	bne.n	8008758 <dec_lock+0x38>
 8008752:	183b      	adds	r3, r7, r0
 8008754:	2200      	movs	r2, #0
 8008756:	801a      	strh	r2, [r3, #0]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008758:	210e      	movs	r1, #14
 800875a:	187b      	adds	r3, r7, r1
 800875c:	881b      	ldrh	r3, [r3, #0]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d004      	beq.n	800876c <dec_lock+0x4c>
 8008762:	187b      	adds	r3, r7, r1
 8008764:	881a      	ldrh	r2, [r3, #0]
 8008766:	187b      	adds	r3, r7, r1
 8008768:	3a01      	subs	r2, #1
 800876a:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = n;
 800876c:	4a10      	ldr	r2, [pc, #64]	; (80087b0 <dec_lock+0x90>)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	011b      	lsls	r3, r3, #4
 8008772:	18d3      	adds	r3, r2, r3
 8008774:	330c      	adds	r3, #12
 8008776:	210e      	movs	r1, #14
 8008778:	187a      	adds	r2, r7, r1
 800877a:	8812      	ldrh	r2, [r2, #0]
 800877c:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800877e:	187b      	adds	r3, r7, r1
 8008780:	881b      	ldrh	r3, [r3, #0]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d104      	bne.n	8008790 <dec_lock+0x70>
 8008786:	4b0a      	ldr	r3, [pc, #40]	; (80087b0 <dec_lock+0x90>)
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	0112      	lsls	r2, r2, #4
 800878c:	2100      	movs	r1, #0
 800878e:	50d1      	str	r1, [r2, r3]
		res = FR_OK;
 8008790:	230d      	movs	r3, #13
 8008792:	18fb      	adds	r3, r7, r3
 8008794:	2200      	movs	r2, #0
 8008796:	701a      	strb	r2, [r3, #0]
 8008798:	e003      	b.n	80087a2 <dec_lock+0x82>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800879a:	230d      	movs	r3, #13
 800879c:	18fb      	adds	r3, r7, r3
 800879e:	2202      	movs	r2, #2
 80087a0:	701a      	strb	r2, [r3, #0]
	}
	return res;
 80087a2:	230d      	movs	r3, #13
 80087a4:	18fb      	adds	r3, r7, r3
 80087a6:	781b      	ldrb	r3, [r3, #0]
}
 80087a8:	0018      	movs	r0, r3
 80087aa:	46bd      	mov	sp, r7
 80087ac:	b004      	add	sp, #16
 80087ae:	bd80      	pop	{r7, pc}
 80087b0:	20000c74 	.word	0x20000c74

080087b4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80087bc:	2300      	movs	r3, #0
 80087be:	60fb      	str	r3, [r7, #12]
 80087c0:	e00e      	b.n	80087e0 <clear_lock+0x2c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80087c2:	4b0b      	ldr	r3, [pc, #44]	; (80087f0 <clear_lock+0x3c>)
 80087c4:	68fa      	ldr	r2, [r7, #12]
 80087c6:	0112      	lsls	r2, r2, #4
 80087c8:	58d3      	ldr	r3, [r2, r3]
 80087ca:	687a      	ldr	r2, [r7, #4]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d104      	bne.n	80087da <clear_lock+0x26>
 80087d0:	4b07      	ldr	r3, [pc, #28]	; (80087f0 <clear_lock+0x3c>)
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	0112      	lsls	r2, r2, #4
 80087d6:	2100      	movs	r1, #0
 80087d8:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < _FS_LOCK; i++) {
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	3301      	adds	r3, #1
 80087de:	60fb      	str	r3, [r7, #12]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d9ed      	bls.n	80087c2 <clear_lock+0xe>
	}
}
 80087e6:	46c0      	nop			; (mov r8, r8)
 80087e8:	46c0      	nop			; (mov r8, r8)
 80087ea:	46bd      	mov	sp, r7
 80087ec:	b004      	add	sp, #16
 80087ee:	bd80      	pop	{r7, pc}
 80087f0:	20000c74 	.word	0x20000c74

080087f4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80087f4:	b590      	push	{r4, r7, lr}
 80087f6:	b087      	sub	sp, #28
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80087fc:	240f      	movs	r4, #15
 80087fe:	193b      	adds	r3, r7, r4
 8008800:	2200      	movs	r2, #0
 8008802:	701a      	strb	r2, [r3, #0]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	78db      	ldrb	r3, [r3, #3]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d034      	beq.n	8008876 <sync_window+0x82>
		wsect = fs->winsect;	/* Current sector number */
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008810:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	7858      	ldrb	r0, [r3, #1]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	3334      	adds	r3, #52	; 0x34
 800881a:	0019      	movs	r1, r3
 800881c:	697a      	ldr	r2, [r7, #20]
 800881e:	2301      	movs	r3, #1
 8008820:	f7ff fd34 	bl	800828c <disk_write>
 8008824:	1e03      	subs	r3, r0, #0
 8008826:	d003      	beq.n	8008830 <sync_window+0x3c>
			res = FR_DISK_ERR;
 8008828:	193b      	adds	r3, r7, r4
 800882a:	2201      	movs	r2, #1
 800882c:	701a      	strb	r2, [r3, #0]
 800882e:	e022      	b.n	8008876 <sync_window+0x82>
		} else {
			fs->wflag = 0;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	1ad2      	subs	r2, r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	69db      	ldr	r3, [r3, #28]
 8008842:	429a      	cmp	r2, r3
 8008844:	d217      	bcs.n	8008876 <sync_window+0x82>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	789b      	ldrb	r3, [r3, #2]
 800884a:	613b      	str	r3, [r7, #16]
 800884c:	e010      	b.n	8008870 <sync_window+0x7c>
					wsect += fs->fsize;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	69db      	ldr	r3, [r3, #28]
 8008852:	697a      	ldr	r2, [r7, #20]
 8008854:	18d3      	adds	r3, r2, r3
 8008856:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	7858      	ldrb	r0, [r3, #1]
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	3334      	adds	r3, #52	; 0x34
 8008860:	0019      	movs	r1, r3
 8008862:	697a      	ldr	r2, [r7, #20]
 8008864:	2301      	movs	r3, #1
 8008866:	f7ff fd11 	bl	800828c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	3b01      	subs	r3, #1
 800886e:	613b      	str	r3, [r7, #16]
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	2b01      	cmp	r3, #1
 8008874:	d8eb      	bhi.n	800884e <sync_window+0x5a>
				}
			}
		}
	}
	return res;
 8008876:	230f      	movs	r3, #15
 8008878:	18fb      	adds	r3, r7, r3
 800887a:	781b      	ldrb	r3, [r3, #0]
}
 800887c:	0018      	movs	r0, r3
 800887e:	46bd      	mov	sp, r7
 8008880:	b007      	add	sp, #28
 8008882:	bd90      	pop	{r4, r7, pc}

08008884 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008884:	b5b0      	push	{r4, r5, r7, lr}
 8008886:	b084      	sub	sp, #16
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800888e:	250f      	movs	r5, #15
 8008890:	197b      	adds	r3, r7, r5
 8008892:	2200      	movs	r2, #0
 8008894:	701a      	strb	r2, [r3, #0]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800889a:	683a      	ldr	r2, [r7, #0]
 800889c:	429a      	cmp	r2, r3
 800889e:	d01f      	beq.n	80088e0 <move_window+0x5c>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80088a0:	197c      	adds	r4, r7, r5
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	0018      	movs	r0, r3
 80088a6:	f7ff ffa5 	bl	80087f4 <sync_window>
 80088aa:	0003      	movs	r3, r0
 80088ac:	7023      	strb	r3, [r4, #0]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80088ae:	002c      	movs	r4, r5
 80088b0:	193b      	adds	r3, r7, r4
 80088b2:	781b      	ldrb	r3, [r3, #0]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d113      	bne.n	80088e0 <move_window+0x5c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	7858      	ldrb	r0, [r3, #1]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	3334      	adds	r3, #52	; 0x34
 80088c0:	0019      	movs	r1, r3
 80088c2:	683a      	ldr	r2, [r7, #0]
 80088c4:	2301      	movs	r3, #1
 80088c6:	f7ff fcb9 	bl	800823c <disk_read>
 80088ca:	1e03      	subs	r3, r0, #0
 80088cc:	d005      	beq.n	80088da <move_window+0x56>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80088ce:	2301      	movs	r3, #1
 80088d0:	425b      	negs	r3, r3
 80088d2:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80088d4:	193b      	adds	r3, r7, r4
 80088d6:	2201      	movs	r2, #1
 80088d8:	701a      	strb	r2, [r3, #0]
			}
			fs->winsect = sector;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	683a      	ldr	r2, [r7, #0]
 80088de:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 80088e0:	230f      	movs	r3, #15
 80088e2:	18fb      	adds	r3, r7, r3
 80088e4:	781b      	ldrb	r3, [r3, #0]
}
 80088e6:	0018      	movs	r0, r3
 80088e8:	46bd      	mov	sp, r7
 80088ea:	b004      	add	sp, #16
 80088ec:	bdb0      	pop	{r4, r5, r7, pc}
	...

080088f0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80088f0:	b5b0      	push	{r4, r5, r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80088f8:	250f      	movs	r5, #15
 80088fa:	197c      	adds	r4, r7, r5
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	0018      	movs	r0, r3
 8008900:	f7ff ff78 	bl	80087f4 <sync_window>
 8008904:	0003      	movs	r3, r0
 8008906:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8008908:	197b      	adds	r3, r7, r5
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d15d      	bne.n	80089cc <sync_fs+0xdc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	781b      	ldrb	r3, [r3, #0]
 8008914:	2b03      	cmp	r3, #3
 8008916:	d14c      	bne.n	80089b2 <sync_fs+0xc2>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	791b      	ldrb	r3, [r3, #4]
 800891c:	2b01      	cmp	r3, #1
 800891e:	d148      	bne.n	80089b2 <sync_fs+0xc2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	3334      	adds	r3, #52	; 0x34
 8008924:	2280      	movs	r2, #128	; 0x80
 8008926:	0092      	lsls	r2, r2, #2
 8008928:	2100      	movs	r1, #0
 800892a:	0018      	movs	r0, r3
 800892c:	f7ff fda1 	bl	8008472 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	3334      	adds	r3, #52	; 0x34
 8008934:	33ff      	adds	r3, #255	; 0xff
 8008936:	33ff      	adds	r3, #255	; 0xff
 8008938:	4a28      	ldr	r2, [pc, #160]	; (80089dc <sync_fs+0xec>)
 800893a:	0011      	movs	r1, r2
 800893c:	0018      	movs	r0, r3
 800893e:	f7ff fd31 	bl	80083a4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	3334      	adds	r3, #52	; 0x34
 8008946:	4a26      	ldr	r2, [pc, #152]	; (80089e0 <sync_fs+0xf0>)
 8008948:	0011      	movs	r1, r2
 800894a:	0018      	movs	r0, r3
 800894c:	f7ff fd48 	bl	80083e0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	3334      	adds	r3, #52	; 0x34
 8008954:	33e5      	adds	r3, #229	; 0xe5
 8008956:	33ff      	adds	r3, #255	; 0xff
 8008958:	4a22      	ldr	r2, [pc, #136]	; (80089e4 <sync_fs+0xf4>)
 800895a:	0011      	movs	r1, r2
 800895c:	0018      	movs	r0, r3
 800895e:	f7ff fd3f 	bl	80083e0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	3334      	adds	r3, #52	; 0x34
 8008966:	33e9      	adds	r3, #233	; 0xe9
 8008968:	33ff      	adds	r3, #255	; 0xff
 800896a:	001a      	movs	r2, r3
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	695b      	ldr	r3, [r3, #20]
 8008970:	0019      	movs	r1, r3
 8008972:	0010      	movs	r0, r2
 8008974:	f7ff fd34 	bl	80083e0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	3334      	adds	r3, #52	; 0x34
 800897c:	33ed      	adds	r3, #237	; 0xed
 800897e:	33ff      	adds	r3, #255	; 0xff
 8008980:	001a      	movs	r2, r3
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	691b      	ldr	r3, [r3, #16]
 8008986:	0019      	movs	r1, r3
 8008988:	0010      	movs	r0, r2
 800898a:	f7ff fd29 	bl	80083e0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6a1b      	ldr	r3, [r3, #32]
 8008992:	1c5a      	adds	r2, r3, #1
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	7858      	ldrb	r0, [r3, #1]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	3334      	adds	r3, #52	; 0x34
 80089a0:	0019      	movs	r1, r3
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089a6:	2301      	movs	r3, #1
 80089a8:	f7ff fc70 	bl	800828c <disk_write>
			fs->fsi_flag = 0;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2200      	movs	r2, #0
 80089b0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	785b      	ldrb	r3, [r3, #1]
 80089b6:	2200      	movs	r2, #0
 80089b8:	2100      	movs	r1, #0
 80089ba:	0018      	movs	r0, r3
 80089bc:	f7ff fc8e 	bl	80082dc <disk_ioctl>
 80089c0:	1e03      	subs	r3, r0, #0
 80089c2:	d003      	beq.n	80089cc <sync_fs+0xdc>
 80089c4:	230f      	movs	r3, #15
 80089c6:	18fb      	adds	r3, r7, r3
 80089c8:	2201      	movs	r2, #1
 80089ca:	701a      	strb	r2, [r3, #0]
	}

	return res;
 80089cc:	230f      	movs	r3, #15
 80089ce:	18fb      	adds	r3, r7, r3
 80089d0:	781b      	ldrb	r3, [r3, #0]
}
 80089d2:	0018      	movs	r0, r3
 80089d4:	46bd      	mov	sp, r7
 80089d6:	b004      	add	sp, #16
 80089d8:	bdb0      	pop	{r4, r5, r7, pc}
 80089da:	46c0      	nop			; (mov r8, r8)
 80089dc:	0000aa55 	.word	0x0000aa55
 80089e0:	41615252 	.word	0x41615252
 80089e4:	61417272 	.word	0x61417272

080089e8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	3b02      	subs	r3, #2
 80089f6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	699b      	ldr	r3, [r3, #24]
 80089fc:	3b02      	subs	r3, #2
 80089fe:	683a      	ldr	r2, [r7, #0]
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d301      	bcc.n	8008a08 <clust2sect+0x20>
 8008a04:	2300      	movs	r3, #0
 8008a06:	e007      	b.n	8008a18 <clust2sect+0x30>
	return clst * fs->csize + fs->database;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	895b      	ldrh	r3, [r3, #10]
 8008a0c:	001a      	movs	r2, r3
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	435a      	muls	r2, r3
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a16:	18d3      	adds	r3, r2, r3
}
 8008a18:	0018      	movs	r0, r3
 8008a1a:	46bd      	mov	sp, r7
 8008a1c:	b002      	add	sp, #8
 8008a1e:	bd80      	pop	{r7, pc}

08008a20 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b086      	sub	sp, #24
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d904      	bls.n	8008a40 <get_fat+0x20>
 8008a36:	693b      	ldr	r3, [r7, #16]
 8008a38:	699b      	ldr	r3, [r3, #24]
 8008a3a:	683a      	ldr	r2, [r7, #0]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d302      	bcc.n	8008a46 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008a40:	2301      	movs	r3, #1
 8008a42:	617b      	str	r3, [r7, #20]
 8008a44:	e092      	b.n	8008b6c <get_fat+0x14c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008a46:	2301      	movs	r3, #1
 8008a48:	425b      	negs	r3, r3
 8008a4a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	781b      	ldrb	r3, [r3, #0]
 8008a50:	2b03      	cmp	r3, #3
 8008a52:	d064      	beq.n	8008b1e <get_fat+0xfe>
 8008a54:	dd00      	ble.n	8008a58 <get_fat+0x38>
 8008a56:	e07f      	b.n	8008b58 <get_fat+0x138>
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d002      	beq.n	8008a62 <get_fat+0x42>
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d043      	beq.n	8008ae8 <get_fat+0xc8>
 8008a60:	e07a      	b.n	8008b58 <get_fat+0x138>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	60fb      	str	r3, [r7, #12]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	085b      	lsrs	r3, r3, #1
 8008a6a:	68fa      	ldr	r2, [r7, #12]
 8008a6c:	18d3      	adds	r3, r2, r3
 8008a6e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	0a5b      	lsrs	r3, r3, #9
 8008a78:	18d2      	adds	r2, r2, r3
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	0011      	movs	r1, r2
 8008a7e:	0018      	movs	r0, r3
 8008a80:	f7ff ff00 	bl	8008884 <move_window>
 8008a84:	1e03      	subs	r3, r0, #0
 8008a86:	d16a      	bne.n	8008b5e <get_fat+0x13e>
			wc = fs->win[bc++ % SS(fs)];
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	1c5a      	adds	r2, r3, #1
 8008a8c:	60fa      	str	r2, [r7, #12]
 8008a8e:	05db      	lsls	r3, r3, #23
 8008a90:	0ddb      	lsrs	r3, r3, #23
 8008a92:	693a      	ldr	r2, [r7, #16]
 8008a94:	2134      	movs	r1, #52	; 0x34
 8008a96:	18d3      	adds	r3, r2, r3
 8008a98:	185b      	adds	r3, r3, r1
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	0a5b      	lsrs	r3, r3, #9
 8008aa6:	18d2      	adds	r2, r2, r3
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	0011      	movs	r1, r2
 8008aac:	0018      	movs	r0, r3
 8008aae:	f7ff fee9 	bl	8008884 <move_window>
 8008ab2:	1e03      	subs	r3, r0, #0
 8008ab4:	d155      	bne.n	8008b62 <get_fat+0x142>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	05db      	lsls	r3, r3, #23
 8008aba:	0ddb      	lsrs	r3, r3, #23
 8008abc:	693a      	ldr	r2, [r7, #16]
 8008abe:	2134      	movs	r1, #52	; 0x34
 8008ac0:	18d3      	adds	r3, r2, r3
 8008ac2:	185b      	adds	r3, r3, r1
 8008ac4:	781b      	ldrb	r3, [r3, #0]
 8008ac6:	021b      	lsls	r3, r3, #8
 8008ac8:	001a      	movs	r2, r3
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	4313      	orrs	r3, r2
 8008ace:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	4013      	ands	r3, r2
 8008ad6:	d002      	beq.n	8008ade <get_fat+0xbe>
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	091b      	lsrs	r3, r3, #4
 8008adc:	e002      	b.n	8008ae4 <get_fat+0xc4>
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	051b      	lsls	r3, r3, #20
 8008ae2:	0d1b      	lsrs	r3, r3, #20
 8008ae4:	617b      	str	r3, [r7, #20]
			break;
 8008ae6:	e041      	b.n	8008b6c <get_fat+0x14c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	0a1b      	lsrs	r3, r3, #8
 8008af0:	18d2      	adds	r2, r2, r3
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	0011      	movs	r1, r2
 8008af6:	0018      	movs	r0, r3
 8008af8:	f7ff fec4 	bl	8008884 <move_window>
 8008afc:	1e03      	subs	r3, r0, #0
 8008afe:	d132      	bne.n	8008b66 <get_fat+0x146>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	3334      	adds	r3, #52	; 0x34
 8008b04:	001a      	movs	r2, r3
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	0059      	lsls	r1, r3, #1
 8008b0a:	23ff      	movs	r3, #255	; 0xff
 8008b0c:	005b      	lsls	r3, r3, #1
 8008b0e:	400b      	ands	r3, r1
 8008b10:	18d3      	adds	r3, r2, r3
 8008b12:	0018      	movs	r0, r3
 8008b14:	f7ff fc0a 	bl	800832c <ld_word>
 8008b18:	0003      	movs	r3, r0
 8008b1a:	617b      	str	r3, [r7, #20]
			break;
 8008b1c:	e026      	b.n	8008b6c <get_fat+0x14c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	09db      	lsrs	r3, r3, #7
 8008b26:	18d2      	adds	r2, r2, r3
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	0011      	movs	r1, r2
 8008b2c:	0018      	movs	r0, r3
 8008b2e:	f7ff fea9 	bl	8008884 <move_window>
 8008b32:	1e03      	subs	r3, r0, #0
 8008b34:	d119      	bne.n	8008b6a <get_fat+0x14a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	3334      	adds	r3, #52	; 0x34
 8008b3a:	001a      	movs	r2, r3
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	0099      	lsls	r1, r3, #2
 8008b40:	23fe      	movs	r3, #254	; 0xfe
 8008b42:	005b      	lsls	r3, r3, #1
 8008b44:	400b      	ands	r3, r1
 8008b46:	18d3      	adds	r3, r2, r3
 8008b48:	0018      	movs	r0, r3
 8008b4a:	f7ff fc0a 	bl	8008362 <ld_dword>
 8008b4e:	0003      	movs	r3, r0
 8008b50:	011b      	lsls	r3, r3, #4
 8008b52:	091b      	lsrs	r3, r3, #4
 8008b54:	617b      	str	r3, [r7, #20]
			break;
 8008b56:	e009      	b.n	8008b6c <get_fat+0x14c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008b58:	2301      	movs	r3, #1
 8008b5a:	617b      	str	r3, [r7, #20]
 8008b5c:	e006      	b.n	8008b6c <get_fat+0x14c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008b5e:	46c0      	nop			; (mov r8, r8)
 8008b60:	e004      	b.n	8008b6c <get_fat+0x14c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008b62:	46c0      	nop			; (mov r8, r8)
 8008b64:	e002      	b.n	8008b6c <get_fat+0x14c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008b66:	46c0      	nop			; (mov r8, r8)
 8008b68:	e000      	b.n	8008b6c <get_fat+0x14c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008b6a:	46c0      	nop			; (mov r8, r8)
		}
	}

	return val;
 8008b6c:	697b      	ldr	r3, [r7, #20]
}
 8008b6e:	0018      	movs	r0, r3
 8008b70:	46bd      	mov	sp, r7
 8008b72:	b006      	add	sp, #24
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008b76:	b5b0      	push	{r4, r5, r7, lr}
 8008b78:	b088      	sub	sp, #32
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	60f8      	str	r0, [r7, #12]
 8008b7e:	60b9      	str	r1, [r7, #8]
 8008b80:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008b82:	231f      	movs	r3, #31
 8008b84:	18fb      	adds	r3, r7, r3
 8008b86:	2202      	movs	r2, #2
 8008b88:	701a      	strb	r2, [r3, #0]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d800      	bhi.n	8008b92 <put_fat+0x1c>
 8008b90:	e0eb      	b.n	8008d6a <put_fat+0x1f4>
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	699b      	ldr	r3, [r3, #24]
 8008b96:	68ba      	ldr	r2, [r7, #8]
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	d300      	bcc.n	8008b9e <put_fat+0x28>
 8008b9c:	e0e5      	b.n	8008d6a <put_fat+0x1f4>
		switch (fs->fs_type) {
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	781b      	ldrb	r3, [r3, #0]
 8008ba2:	2b03      	cmp	r3, #3
 8008ba4:	d100      	bne.n	8008ba8 <put_fat+0x32>
 8008ba6:	e0a1      	b.n	8008cec <put_fat+0x176>
 8008ba8:	dd00      	ble.n	8008bac <put_fat+0x36>
 8008baa:	e0de      	b.n	8008d6a <put_fat+0x1f4>
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d003      	beq.n	8008bb8 <put_fat+0x42>
 8008bb0:	2b02      	cmp	r3, #2
 8008bb2:	d100      	bne.n	8008bb6 <put_fat+0x40>
 8008bb4:	e075      	b.n	8008ca2 <put_fat+0x12c>
 8008bb6:	e0d8      	b.n	8008d6a <put_fat+0x1f4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	61bb      	str	r3, [r7, #24]
 8008bbc:	69bb      	ldr	r3, [r7, #24]
 8008bbe:	085b      	lsrs	r3, r3, #1
 8008bc0:	69ba      	ldr	r2, [r7, #24]
 8008bc2:	18d3      	adds	r3, r2, r3
 8008bc4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008bca:	69bb      	ldr	r3, [r7, #24]
 8008bcc:	0a5b      	lsrs	r3, r3, #9
 8008bce:	18d2      	adds	r2, r2, r3
 8008bd0:	251f      	movs	r5, #31
 8008bd2:	197c      	adds	r4, r7, r5
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	0011      	movs	r1, r2
 8008bd8:	0018      	movs	r0, r3
 8008bda:	f7ff fe53 	bl	8008884 <move_window>
 8008bde:	0003      	movs	r3, r0
 8008be0:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8008be2:	197b      	adds	r3, r7, r5
 8008be4:	781b      	ldrb	r3, [r3, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d000      	beq.n	8008bec <put_fat+0x76>
 8008bea:	e0b7      	b.n	8008d5c <put_fat+0x1e6>
			p = fs->win + bc++ % SS(fs);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	3334      	adds	r3, #52	; 0x34
 8008bf0:	001a      	movs	r2, r3
 8008bf2:	69bb      	ldr	r3, [r7, #24]
 8008bf4:	1c59      	adds	r1, r3, #1
 8008bf6:	61b9      	str	r1, [r7, #24]
 8008bf8:	05db      	lsls	r3, r3, #23
 8008bfa:	0ddb      	lsrs	r3, r3, #23
 8008bfc:	18d3      	adds	r3, r2, r3
 8008bfe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	2201      	movs	r2, #1
 8008c04:	4013      	ands	r3, r2
 8008c06:	d00d      	beq.n	8008c24 <put_fat+0xae>
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	b25b      	sxtb	r3, r3
 8008c0e:	220f      	movs	r2, #15
 8008c10:	4013      	ands	r3, r2
 8008c12:	b25a      	sxtb	r2, r3
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	011b      	lsls	r3, r3, #4
 8008c1a:	b25b      	sxtb	r3, r3
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	b25b      	sxtb	r3, r3
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	e001      	b.n	8008c28 <put_fat+0xb2>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	697a      	ldr	r2, [r7, #20]
 8008c2a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c36:	69bb      	ldr	r3, [r7, #24]
 8008c38:	0a5b      	lsrs	r3, r3, #9
 8008c3a:	18d2      	adds	r2, r2, r3
 8008c3c:	251f      	movs	r5, #31
 8008c3e:	197c      	adds	r4, r7, r5
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	0011      	movs	r1, r2
 8008c44:	0018      	movs	r0, r3
 8008c46:	f7ff fe1d 	bl	8008884 <move_window>
 8008c4a:	0003      	movs	r3, r0
 8008c4c:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8008c4e:	197b      	adds	r3, r7, r5
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d000      	beq.n	8008c58 <put_fat+0xe2>
 8008c56:	e083      	b.n	8008d60 <put_fat+0x1ea>
			p = fs->win + bc % SS(fs);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	3334      	adds	r3, #52	; 0x34
 8008c5c:	001a      	movs	r2, r3
 8008c5e:	69bb      	ldr	r3, [r7, #24]
 8008c60:	05db      	lsls	r3, r3, #23
 8008c62:	0ddb      	lsrs	r3, r3, #23
 8008c64:	18d3      	adds	r3, r2, r3
 8008c66:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	4013      	ands	r3, r2
 8008c6e:	d003      	beq.n	8008c78 <put_fat+0x102>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	091b      	lsrs	r3, r3, #4
 8008c74:	b2db      	uxtb	r3, r3
 8008c76:	e00e      	b.n	8008c96 <put_fat+0x120>
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	781b      	ldrb	r3, [r3, #0]
 8008c7c:	b25b      	sxtb	r3, r3
 8008c7e:	220f      	movs	r2, #15
 8008c80:	4393      	bics	r3, r2
 8008c82:	b25a      	sxtb	r2, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	0a1b      	lsrs	r3, r3, #8
 8008c88:	b25b      	sxtb	r3, r3
 8008c8a:	210f      	movs	r1, #15
 8008c8c:	400b      	ands	r3, r1
 8008c8e:	b25b      	sxtb	r3, r3
 8008c90:	4313      	orrs	r3, r2
 8008c92:	b25b      	sxtb	r3, r3
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	697a      	ldr	r2, [r7, #20]
 8008c98:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	70da      	strb	r2, [r3, #3]
			break;
 8008ca0:	e063      	b.n	8008d6a <put_fat+0x1f4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	0a1b      	lsrs	r3, r3, #8
 8008caa:	18d2      	adds	r2, r2, r3
 8008cac:	251f      	movs	r5, #31
 8008cae:	197c      	adds	r4, r7, r5
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	0011      	movs	r1, r2
 8008cb4:	0018      	movs	r0, r3
 8008cb6:	f7ff fde5 	bl	8008884 <move_window>
 8008cba:	0003      	movs	r3, r0
 8008cbc:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8008cbe:	197b      	adds	r3, r7, r5
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d14e      	bne.n	8008d64 <put_fat+0x1ee>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	3334      	adds	r3, #52	; 0x34
 8008cca:	001a      	movs	r2, r3
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	0059      	lsls	r1, r3, #1
 8008cd0:	23ff      	movs	r3, #255	; 0xff
 8008cd2:	005b      	lsls	r3, r3, #1
 8008cd4:	400b      	ands	r3, r1
 8008cd6:	18d3      	adds	r3, r2, r3
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	b292      	uxth	r2, r2
 8008cdc:	0011      	movs	r1, r2
 8008cde:	0018      	movs	r0, r3
 8008ce0:	f7ff fb60 	bl	80083a4 <st_word>
			fs->wflag = 1;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	70da      	strb	r2, [r3, #3]
			break;
 8008cea:	e03e      	b.n	8008d6a <put_fat+0x1f4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	09db      	lsrs	r3, r3, #7
 8008cf4:	18d2      	adds	r2, r2, r3
 8008cf6:	251f      	movs	r5, #31
 8008cf8:	197c      	adds	r4, r7, r5
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	0011      	movs	r1, r2
 8008cfe:	0018      	movs	r0, r3
 8008d00:	f7ff fdc0 	bl	8008884 <move_window>
 8008d04:	0003      	movs	r3, r0
 8008d06:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8008d08:	197b      	adds	r3, r7, r5
 8008d0a:	781b      	ldrb	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d12b      	bne.n	8008d68 <put_fat+0x1f2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	011b      	lsls	r3, r3, #4
 8008d14:	091c      	lsrs	r4, r3, #4
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	3334      	adds	r3, #52	; 0x34
 8008d1a:	001a      	movs	r2, r3
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	0099      	lsls	r1, r3, #2
 8008d20:	23fe      	movs	r3, #254	; 0xfe
 8008d22:	005b      	lsls	r3, r3, #1
 8008d24:	400b      	ands	r3, r1
 8008d26:	18d3      	adds	r3, r2, r3
 8008d28:	0018      	movs	r0, r3
 8008d2a:	f7ff fb1a 	bl	8008362 <ld_dword>
 8008d2e:	0003      	movs	r3, r0
 8008d30:	0f1b      	lsrs	r3, r3, #28
 8008d32:	071b      	lsls	r3, r3, #28
 8008d34:	4323      	orrs	r3, r4
 8008d36:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	3334      	adds	r3, #52	; 0x34
 8008d3c:	001a      	movs	r2, r3
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	0099      	lsls	r1, r3, #2
 8008d42:	23fe      	movs	r3, #254	; 0xfe
 8008d44:	005b      	lsls	r3, r3, #1
 8008d46:	400b      	ands	r3, r1
 8008d48:	18d3      	adds	r3, r2, r3
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	0011      	movs	r1, r2
 8008d4e:	0018      	movs	r0, r3
 8008d50:	f7ff fb46 	bl	80083e0 <st_dword>
			fs->wflag = 1;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2201      	movs	r2, #1
 8008d58:	70da      	strb	r2, [r3, #3]
			break;
 8008d5a:	e006      	b.n	8008d6a <put_fat+0x1f4>
			if (res != FR_OK) break;
 8008d5c:	46c0      	nop			; (mov r8, r8)
 8008d5e:	e004      	b.n	8008d6a <put_fat+0x1f4>
			if (res != FR_OK) break;
 8008d60:	46c0      	nop			; (mov r8, r8)
 8008d62:	e002      	b.n	8008d6a <put_fat+0x1f4>
			if (res != FR_OK) break;
 8008d64:	46c0      	nop			; (mov r8, r8)
 8008d66:	e000      	b.n	8008d6a <put_fat+0x1f4>
			if (res != FR_OK) break;
 8008d68:	46c0      	nop			; (mov r8, r8)
		}
	}
	return res;
 8008d6a:	231f      	movs	r3, #31
 8008d6c:	18fb      	adds	r3, r7, r3
 8008d6e:	781b      	ldrb	r3, [r3, #0]
}
 8008d70:	0018      	movs	r0, r3
 8008d72:	46bd      	mov	sp, r7
 8008d74:	b008      	add	sp, #32
 8008d76:	bdb0      	pop	{r4, r5, r7, pc}

08008d78 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008d78:	b5b0      	push	{r4, r5, r7, lr}
 8008d7a:	b088      	sub	sp, #32
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008d84:	231f      	movs	r3, #31
 8008d86:	18fb      	adds	r3, r7, r3
 8008d88:	2200      	movs	r2, #0
 8008d8a:	701a      	strb	r2, [r3, #0]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	2b01      	cmp	r3, #1
 8008d96:	d904      	bls.n	8008da2 <remove_chain+0x2a>
 8008d98:	69bb      	ldr	r3, [r7, #24]
 8008d9a:	699b      	ldr	r3, [r3, #24]
 8008d9c:	68ba      	ldr	r2, [r7, #8]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d301      	bcc.n	8008da6 <remove_chain+0x2e>
 8008da2:	2302      	movs	r3, #2
 8008da4:	e057      	b.n	8008e56 <remove_chain+0xde>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d011      	beq.n	8008dd0 <remove_chain+0x58>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008dac:	251f      	movs	r5, #31
 8008dae:	197c      	adds	r4, r7, r5
 8008db0:	2301      	movs	r3, #1
 8008db2:	425a      	negs	r2, r3
 8008db4:	6879      	ldr	r1, [r7, #4]
 8008db6:	69bb      	ldr	r3, [r7, #24]
 8008db8:	0018      	movs	r0, r3
 8008dba:	f7ff fedc 	bl	8008b76 <put_fat>
 8008dbe:	0003      	movs	r3, r0
 8008dc0:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) return res;
 8008dc2:	197b      	adds	r3, r7, r5
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d002      	beq.n	8008dd0 <remove_chain+0x58>
 8008dca:	197b      	adds	r3, r7, r5
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	e042      	b.n	8008e56 <remove_chain+0xde>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008dd0:	68ba      	ldr	r2, [r7, #8]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	0011      	movs	r1, r2
 8008dd6:	0018      	movs	r0, r3
 8008dd8:	f7ff fe22 	bl	8008a20 <get_fat>
 8008ddc:	0003      	movs	r3, r0
 8008dde:	617b      	str	r3, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d035      	beq.n	8008e52 <remove_chain+0xda>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d101      	bne.n	8008df0 <remove_chain+0x78>
 8008dec:	2302      	movs	r3, #2
 8008dee:	e032      	b.n	8008e56 <remove_chain+0xde>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	3301      	adds	r3, #1
 8008df4:	d101      	bne.n	8008dfa <remove_chain+0x82>
 8008df6:	2301      	movs	r3, #1
 8008df8:	e02d      	b.n	8008e56 <remove_chain+0xde>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008dfa:	251f      	movs	r5, #31
 8008dfc:	197c      	adds	r4, r7, r5
 8008dfe:	68b9      	ldr	r1, [r7, #8]
 8008e00:	69bb      	ldr	r3, [r7, #24]
 8008e02:	2200      	movs	r2, #0
 8008e04:	0018      	movs	r0, r3
 8008e06:	f7ff feb6 	bl	8008b76 <put_fat>
 8008e0a:	0003      	movs	r3, r0
 8008e0c:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) return res;
 8008e0e:	197b      	adds	r3, r7, r5
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d002      	beq.n	8008e1c <remove_chain+0xa4>
 8008e16:	197b      	adds	r3, r7, r5
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	e01c      	b.n	8008e56 <remove_chain+0xde>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	695a      	ldr	r2, [r3, #20]
 8008e20:	69bb      	ldr	r3, [r7, #24]
 8008e22:	699b      	ldr	r3, [r3, #24]
 8008e24:	3b02      	subs	r3, #2
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d20b      	bcs.n	8008e42 <remove_chain+0xca>
			fs->free_clst++;
 8008e2a:	69bb      	ldr	r3, [r7, #24]
 8008e2c:	695b      	ldr	r3, [r3, #20]
 8008e2e:	1c5a      	adds	r2, r3, #1
 8008e30:	69bb      	ldr	r3, [r7, #24]
 8008e32:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	791b      	ldrb	r3, [r3, #4]
 8008e38:	2201      	movs	r2, #1
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	b2da      	uxtb	r2, r3
 8008e3e:	69bb      	ldr	r3, [r7, #24]
 8008e40:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	699b      	ldr	r3, [r3, #24]
 8008e4a:	68ba      	ldr	r2, [r7, #8]
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d3bf      	bcc.n	8008dd0 <remove_chain+0x58>
 8008e50:	e000      	b.n	8008e54 <remove_chain+0xdc>
		if (nxt == 0) break;				/* Empty cluster? */
 8008e52:	46c0      	nop			; (mov r8, r8)
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008e54:	2300      	movs	r3, #0
}
 8008e56:	0018      	movs	r0, r3
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	b008      	add	sp, #32
 8008e5c:	bdb0      	pop	{r4, r5, r7, pc}

08008e5e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008e5e:	b5b0      	push	{r4, r5, r7, lr}
 8008e60:	b088      	sub	sp, #32
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
 8008e66:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d10d      	bne.n	8008e90 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	691b      	ldr	r3, [r3, #16]
 8008e78:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d004      	beq.n	8008e8a <create_chain+0x2c>
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	699b      	ldr	r3, [r3, #24]
 8008e84:	69ba      	ldr	r2, [r7, #24]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d31d      	bcc.n	8008ec6 <create_chain+0x68>
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	61bb      	str	r3, [r7, #24]
 8008e8e:	e01a      	b.n	8008ec6 <create_chain+0x68>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008e90:	683a      	ldr	r2, [r7, #0]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	0011      	movs	r1, r2
 8008e96:	0018      	movs	r0, r3
 8008e98:	f7ff fdc2 	bl	8008a20 <get_fat>
 8008e9c:	0003      	movs	r3, r0
 8008e9e:	60fb      	str	r3, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d801      	bhi.n	8008eaa <create_chain+0x4c>
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e07b      	b.n	8008fa2 <create_chain+0x144>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	3301      	adds	r3, #1
 8008eae:	d101      	bne.n	8008eb4 <create_chain+0x56>
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	e076      	b.n	8008fa2 <create_chain+0x144>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	699b      	ldr	r3, [r3, #24]
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d201      	bcs.n	8008ec2 <create_chain+0x64>
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	e06f      	b.n	8008fa2 <create_chain+0x144>
		scl = clst;
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008ec6:	69bb      	ldr	r3, [r7, #24]
 8008ec8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008eca:	69fb      	ldr	r3, [r7, #28]
 8008ecc:	3301      	adds	r3, #1
 8008ece:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008ed0:	693b      	ldr	r3, [r7, #16]
 8008ed2:	699b      	ldr	r3, [r3, #24]
 8008ed4:	69fa      	ldr	r2, [r7, #28]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d307      	bcc.n	8008eea <create_chain+0x8c>
				ncl = 2;
 8008eda:	2302      	movs	r3, #2
 8008edc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008ede:	69fa      	ldr	r2, [r7, #28]
 8008ee0:	69bb      	ldr	r3, [r7, #24]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d901      	bls.n	8008eea <create_chain+0x8c>
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	e05b      	b.n	8008fa2 <create_chain+0x144>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008eea:	69fa      	ldr	r2, [r7, #28]
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	0011      	movs	r1, r2
 8008ef0:	0018      	movs	r0, r3
 8008ef2:	f7ff fd95 	bl	8008a20 <get_fat>
 8008ef6:	0003      	movs	r3, r0
 8008ef8:	60fb      	str	r3, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d00d      	beq.n	8008f1c <create_chain+0xbe>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d002      	beq.n	8008f0c <create_chain+0xae>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	3301      	adds	r3, #1
 8008f0a:	d101      	bne.n	8008f10 <create_chain+0xb2>
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	e048      	b.n	8008fa2 <create_chain+0x144>
			if (ncl == scl) return 0;		/* No free cluster */
 8008f10:	69fa      	ldr	r2, [r7, #28]
 8008f12:	69bb      	ldr	r3, [r7, #24]
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d1d8      	bne.n	8008eca <create_chain+0x6c>
 8008f18:	2300      	movs	r3, #0
 8008f1a:	e042      	b.n	8008fa2 <create_chain+0x144>
			if (cs == 0) break;				/* Found a free cluster */
 8008f1c:	46c0      	nop			; (mov r8, r8)
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008f1e:	2517      	movs	r5, #23
 8008f20:	197c      	adds	r4, r7, r5
 8008f22:	2301      	movs	r3, #1
 8008f24:	425a      	negs	r2, r3
 8008f26:	69f9      	ldr	r1, [r7, #28]
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	0018      	movs	r0, r3
 8008f2c:	f7ff fe23 	bl	8008b76 <put_fat>
 8008f30:	0003      	movs	r3, r0
 8008f32:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK && clst != 0) {
 8008f34:	197b      	adds	r3, r7, r5
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d10b      	bne.n	8008f54 <create_chain+0xf6>
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d008      	beq.n	8008f54 <create_chain+0xf6>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008f42:	197c      	adds	r4, r7, r5
 8008f44:	69fa      	ldr	r2, [r7, #28]
 8008f46:	6839      	ldr	r1, [r7, #0]
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	0018      	movs	r0, r3
 8008f4c:	f7ff fe13 	bl	8008b76 <put_fat>
 8008f50:	0003      	movs	r3, r0
 8008f52:	7023      	strb	r3, [r4, #0]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008f54:	2317      	movs	r3, #23
 8008f56:	18fb      	adds	r3, r7, r3
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d116      	bne.n	8008f8c <create_chain+0x12e>
		fs->last_clst = ncl;
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	69fa      	ldr	r2, [r7, #28]
 8008f62:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	695a      	ldr	r2, [r3, #20]
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	699b      	ldr	r3, [r3, #24]
 8008f6c:	3b02      	subs	r3, #2
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	d804      	bhi.n	8008f7c <create_chain+0x11e>
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	695b      	ldr	r3, [r3, #20]
 8008f76:	1e5a      	subs	r2, r3, #1
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	791b      	ldrb	r3, [r3, #4]
 8008f80:	2201      	movs	r2, #1
 8008f82:	4313      	orrs	r3, r2
 8008f84:	b2da      	uxtb	r2, r3
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	711a      	strb	r2, [r3, #4]
 8008f8a:	e009      	b.n	8008fa0 <create_chain+0x142>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008f8c:	2317      	movs	r3, #23
 8008f8e:	18fb      	adds	r3, r7, r3
 8008f90:	781b      	ldrb	r3, [r3, #0]
 8008f92:	2b01      	cmp	r3, #1
 8008f94:	d102      	bne.n	8008f9c <create_chain+0x13e>
 8008f96:	2301      	movs	r3, #1
 8008f98:	425b      	negs	r3, r3
 8008f9a:	e000      	b.n	8008f9e <create_chain+0x140>
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008fa0:	69fb      	ldr	r3, [r7, #28]
}
 8008fa2:	0018      	movs	r0, r3
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	b008      	add	sp, #32
 8008fa8:	bdb0      	pop	{r4, r5, r7, pc}

08008faa <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008faa:	b580      	push	{r7, lr}
 8008fac:	b086      	sub	sp, #24
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	6078      	str	r0, [r7, #4]
 8008fb2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fbe:	3304      	adds	r3, #4
 8008fc0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	0a5a      	lsrs	r2, r3, #9
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	895b      	ldrh	r3, [r3, #10]
 8008fca:	0019      	movs	r1, r3
 8008fcc:	0010      	movs	r0, r2
 8008fce:	f7f7 f8ad 	bl	800012c <__udivsi3>
 8008fd2:	0003      	movs	r3, r0
 8008fd4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	1d1a      	adds	r2, r3, #4
 8008fda:	613a      	str	r2, [r7, #16]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d101      	bne.n	8008fea <clmt_clust+0x40>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	e010      	b.n	800900c <clmt_clust+0x62>
		if (cl < ncl) break;	/* In this fragment? */
 8008fea:	697a      	ldr	r2, [r7, #20]
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d307      	bcc.n	8009002 <clmt_clust+0x58>
		cl -= ncl; tbl++;		/* Next fragment */
 8008ff2:	697a      	ldr	r2, [r7, #20]
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	1ad3      	subs	r3, r2, r3
 8008ff8:	617b      	str	r3, [r7, #20]
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	3304      	adds	r3, #4
 8008ffe:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009000:	e7e9      	b.n	8008fd6 <clmt_clust+0x2c>
		if (cl < ncl) break;	/* In this fragment? */
 8009002:	46c0      	nop			; (mov r8, r8)
	}
	return cl + *tbl;	/* Return the cluster number */
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	681a      	ldr	r2, [r3, #0]
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	18d3      	adds	r3, r2, r3
}
 800900c:	0018      	movs	r0, r3
 800900e:	46bd      	mov	sp, r7
 8009010:	b006      	add	sp, #24
 8009012:	bd80      	pop	{r7, pc}

08009014 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b086      	sub	sp, #24
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009024:	683a      	ldr	r2, [r7, #0]
 8009026:	2380      	movs	r3, #128	; 0x80
 8009028:	039b      	lsls	r3, r3, #14
 800902a:	429a      	cmp	r2, r3
 800902c:	d203      	bcs.n	8009036 <dir_sdi+0x22>
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	221f      	movs	r2, #31
 8009032:	4013      	ands	r3, r2
 8009034:	d001      	beq.n	800903a <dir_sdi+0x26>
		return FR_INT_ERR;
 8009036:	2302      	movs	r3, #2
 8009038:	e066      	b.n	8009108 <dir_sdi+0xf4>
	}
	dp->dptr = ofs;				/* Set current offset */
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	683a      	ldr	r2, [r7, #0]
 800903e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d106      	bne.n	800905a <dir_sdi+0x46>
 800904c:	693b      	ldr	r3, [r7, #16]
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	2b02      	cmp	r3, #2
 8009052:	d902      	bls.n	800905a <dir_sdi+0x46>
		clst = fs->dirbase;
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009058:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d10c      	bne.n	800907a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	095b      	lsrs	r3, r3, #5
 8009064:	693a      	ldr	r2, [r7, #16]
 8009066:	8912      	ldrh	r2, [r2, #8]
 8009068:	4293      	cmp	r3, r2
 800906a:	d301      	bcc.n	8009070 <dir_sdi+0x5c>
 800906c:	2302      	movs	r3, #2
 800906e:	e04b      	b.n	8009108 <dir_sdi+0xf4>
		dp->sect = fs->dirbase;
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	61da      	str	r2, [r3, #28]
 8009078:	e02c      	b.n	80090d4 <dir_sdi+0xc0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	895b      	ldrh	r3, [r3, #10]
 800907e:	025b      	lsls	r3, r3, #9
 8009080:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009082:	e01a      	b.n	80090ba <dir_sdi+0xa6>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	0011      	movs	r1, r2
 800908a:	0018      	movs	r0, r3
 800908c:	f7ff fcc8 	bl	8008a20 <get_fat>
 8009090:	0003      	movs	r3, r0
 8009092:	617b      	str	r3, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	3301      	adds	r3, #1
 8009098:	d101      	bne.n	800909e <dir_sdi+0x8a>
 800909a:	2301      	movs	r3, #1
 800909c:	e034      	b.n	8009108 <dir_sdi+0xf4>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d904      	bls.n	80090ae <dir_sdi+0x9a>
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	699b      	ldr	r3, [r3, #24]
 80090a8:	697a      	ldr	r2, [r7, #20]
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d301      	bcc.n	80090b2 <dir_sdi+0x9e>
 80090ae:	2302      	movs	r3, #2
 80090b0:	e02a      	b.n	8009108 <dir_sdi+0xf4>
			ofs -= csz;
 80090b2:	683a      	ldr	r2, [r7, #0]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	1ad3      	subs	r3, r2, r3
 80090b8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80090ba:	683a      	ldr	r2, [r7, #0]
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d2e0      	bcs.n	8009084 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80090c2:	697a      	ldr	r2, [r7, #20]
 80090c4:	693b      	ldr	r3, [r7, #16]
 80090c6:	0011      	movs	r1, r2
 80090c8:	0018      	movs	r0, r3
 80090ca:	f7ff fc8d 	bl	80089e8 <clust2sect>
 80090ce:	0002      	movs	r2, r0
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	697a      	ldr	r2, [r7, #20]
 80090d8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	69db      	ldr	r3, [r3, #28]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d101      	bne.n	80090e6 <dir_sdi+0xd2>
 80090e2:	2302      	movs	r3, #2
 80090e4:	e010      	b.n	8009108 <dir_sdi+0xf4>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	69da      	ldr	r2, [r3, #28]
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	0a5b      	lsrs	r3, r3, #9
 80090ee:	18d2      	adds	r2, r2, r3
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	3334      	adds	r3, #52	; 0x34
 80090f8:	001a      	movs	r2, r3
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	05db      	lsls	r3, r3, #23
 80090fe:	0ddb      	lsrs	r3, r3, #23
 8009100:	18d2      	adds	r2, r2, r3
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009106:	2300      	movs	r3, #0
}
 8009108:	0018      	movs	r0, r3
 800910a:	46bd      	mov	sp, r7
 800910c:	b006      	add	sp, #24
 800910e:	bd80      	pop	{r7, pc}

08009110 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b086      	sub	sp, #24
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	695b      	ldr	r3, [r3, #20]
 8009124:	3320      	adds	r3, #32
 8009126:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	69db      	ldr	r3, [r3, #28]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d004      	beq.n	800913a <dir_next+0x2a>
 8009130:	68ba      	ldr	r2, [r7, #8]
 8009132:	2380      	movs	r3, #128	; 0x80
 8009134:	039b      	lsls	r3, r3, #14
 8009136:	429a      	cmp	r2, r3
 8009138:	d301      	bcc.n	800913e <dir_next+0x2e>
 800913a:	2304      	movs	r3, #4
 800913c:	e0ad      	b.n	800929a <dir_next+0x18a>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	05db      	lsls	r3, r3, #23
 8009142:	0ddb      	lsrs	r3, r3, #23
 8009144:	d000      	beq.n	8009148 <dir_next+0x38>
 8009146:	e09b      	b.n	8009280 <dir_next+0x170>
		dp->sect++;				/* Next sector */
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	69db      	ldr	r3, [r3, #28]
 800914c:	1c5a      	adds	r2, r3, #1
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	699b      	ldr	r3, [r3, #24]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d10b      	bne.n	8009172 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	095b      	lsrs	r3, r3, #5
 800915e:	68fa      	ldr	r2, [r7, #12]
 8009160:	8912      	ldrh	r2, [r2, #8]
 8009162:	4293      	cmp	r3, r2
 8009164:	d200      	bcs.n	8009168 <dir_next+0x58>
 8009166:	e08b      	b.n	8009280 <dir_next+0x170>
				dp->sect = 0; return FR_NO_FILE;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2200      	movs	r2, #0
 800916c:	61da      	str	r2, [r3, #28]
 800916e:	2304      	movs	r3, #4
 8009170:	e093      	b.n	800929a <dir_next+0x18a>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009172:	68bb      	ldr	r3, [r7, #8]
 8009174:	0a5b      	lsrs	r3, r3, #9
 8009176:	68fa      	ldr	r2, [r7, #12]
 8009178:	8952      	ldrh	r2, [r2, #10]
 800917a:	3a01      	subs	r2, #1
 800917c:	4013      	ands	r3, r2
 800917e:	d000      	beq.n	8009182 <dir_next+0x72>
 8009180:	e07e      	b.n	8009280 <dir_next+0x170>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009182:	687a      	ldr	r2, [r7, #4]
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	699b      	ldr	r3, [r3, #24]
 8009188:	0019      	movs	r1, r3
 800918a:	0010      	movs	r0, r2
 800918c:	f7ff fc48 	bl	8008a20 <get_fat>
 8009190:	0003      	movs	r3, r0
 8009192:	617b      	str	r3, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	2b01      	cmp	r3, #1
 8009198:	d801      	bhi.n	800919e <dir_next+0x8e>
 800919a:	2302      	movs	r3, #2
 800919c:	e07d      	b.n	800929a <dir_next+0x18a>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	3301      	adds	r3, #1
 80091a2:	d101      	bne.n	80091a8 <dir_next+0x98>
 80091a4:	2301      	movs	r3, #1
 80091a6:	e078      	b.n	800929a <dir_next+0x18a>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	699b      	ldr	r3, [r3, #24]
 80091ac:	697a      	ldr	r2, [r7, #20]
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d35a      	bcc.n	8009268 <dir_next+0x158>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d104      	bne.n	80091c2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2200      	movs	r2, #0
 80091bc:	61da      	str	r2, [r3, #28]
 80091be:	2304      	movs	r3, #4
 80091c0:	e06b      	b.n	800929a <dir_next+0x18a>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	699b      	ldr	r3, [r3, #24]
 80091c8:	0019      	movs	r1, r3
 80091ca:	0010      	movs	r0, r2
 80091cc:	f7ff fe47 	bl	8008e5e <create_chain>
 80091d0:	0003      	movs	r3, r0
 80091d2:	617b      	str	r3, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d101      	bne.n	80091de <dir_next+0xce>
 80091da:	2307      	movs	r3, #7
 80091dc:	e05d      	b.n	800929a <dir_next+0x18a>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d101      	bne.n	80091e8 <dir_next+0xd8>
 80091e4:	2302      	movs	r3, #2
 80091e6:	e058      	b.n	800929a <dir_next+0x18a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	3301      	adds	r3, #1
 80091ec:	d101      	bne.n	80091f2 <dir_next+0xe2>
 80091ee:	2301      	movs	r3, #1
 80091f0:	e053      	b.n	800929a <dir_next+0x18a>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	0018      	movs	r0, r3
 80091f6:	f7ff fafd 	bl	80087f4 <sync_window>
 80091fa:	1e03      	subs	r3, r0, #0
 80091fc:	d001      	beq.n	8009202 <dir_next+0xf2>
 80091fe:	2301      	movs	r3, #1
 8009200:	e04b      	b.n	800929a <dir_next+0x18a>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	3334      	adds	r3, #52	; 0x34
 8009206:	2280      	movs	r2, #128	; 0x80
 8009208:	0092      	lsls	r2, r2, #2
 800920a:	2100      	movs	r1, #0
 800920c:	0018      	movs	r0, r3
 800920e:	f7ff f930 	bl	8008472 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009212:	2300      	movs	r3, #0
 8009214:	613b      	str	r3, [r7, #16]
 8009216:	697a      	ldr	r2, [r7, #20]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	0011      	movs	r1, r2
 800921c:	0018      	movs	r0, r3
 800921e:	f7ff fbe3 	bl	80089e8 <clust2sect>
 8009222:	0002      	movs	r2, r0
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	631a      	str	r2, [r3, #48]	; 0x30
 8009228:	e012      	b.n	8009250 <dir_next+0x140>
						fs->wflag = 1;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2201      	movs	r2, #1
 800922e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	0018      	movs	r0, r3
 8009234:	f7ff fade 	bl	80087f4 <sync_window>
 8009238:	1e03      	subs	r3, r0, #0
 800923a:	d001      	beq.n	8009240 <dir_next+0x130>
 800923c:	2301      	movs	r3, #1
 800923e:	e02c      	b.n	800929a <dir_next+0x18a>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	3301      	adds	r3, #1
 8009244:	613b      	str	r3, [r7, #16]
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800924a:	1c5a      	adds	r2, r3, #1
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	631a      	str	r2, [r3, #48]	; 0x30
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	895b      	ldrh	r3, [r3, #10]
 8009254:	001a      	movs	r2, r3
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	4293      	cmp	r3, r2
 800925a:	d3e6      	bcc.n	800922a <dir_next+0x11a>
					}
					fs->winsect -= n;							/* Restore window offset */
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	1ad2      	subs	r2, r2, r3
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	697a      	ldr	r2, [r7, #20]
 800926c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800926e:	697a      	ldr	r2, [r7, #20]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	0011      	movs	r1, r2
 8009274:	0018      	movs	r0, r3
 8009276:	f7ff fbb7 	bl	80089e8 <clust2sect>
 800927a:	0002      	movs	r2, r0
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	68ba      	ldr	r2, [r7, #8]
 8009284:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	3334      	adds	r3, #52	; 0x34
 800928a:	001a      	movs	r2, r3
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	05db      	lsls	r3, r3, #23
 8009290:	0ddb      	lsrs	r3, r3, #23
 8009292:	18d2      	adds	r2, r2, r3
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009298:	2300      	movs	r3, #0
}
 800929a:	0018      	movs	r0, r3
 800929c:	46bd      	mov	sp, r7
 800929e:	b006      	add	sp, #24
 80092a0:	bd80      	pop	{r7, pc}

080092a2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80092a2:	b5b0      	push	{r4, r5, r7, lr}
 80092a4:	b086      	sub	sp, #24
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
 80092aa:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80092b2:	2517      	movs	r5, #23
 80092b4:	197c      	adds	r4, r7, r5
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2100      	movs	r1, #0
 80092ba:	0018      	movs	r0, r3
 80092bc:	f7ff feaa 	bl	8009014 <dir_sdi>
 80092c0:	0003      	movs	r3, r0
 80092c2:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 80092c4:	197b      	adds	r3, r7, r5
 80092c6:	781b      	ldrb	r3, [r3, #0]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d133      	bne.n	8009334 <dir_alloc+0x92>
		n = 0;
 80092cc:	2300      	movs	r3, #0
 80092ce:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	69da      	ldr	r2, [r3, #28]
 80092d4:	2517      	movs	r5, #23
 80092d6:	197c      	adds	r4, r7, r5
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	0011      	movs	r1, r2
 80092dc:	0018      	movs	r0, r3
 80092de:	f7ff fad1 	bl	8008884 <move_window>
 80092e2:	0003      	movs	r3, r0
 80092e4:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 80092e6:	197b      	adds	r3, r7, r5
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d121      	bne.n	8009332 <dir_alloc+0x90>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a1b      	ldr	r3, [r3, #32]
 80092f2:	781b      	ldrb	r3, [r3, #0]
 80092f4:	2be5      	cmp	r3, #229	; 0xe5
 80092f6:	d004      	beq.n	8009302 <dir_alloc+0x60>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a1b      	ldr	r3, [r3, #32]
 80092fc:	781b      	ldrb	r3, [r3, #0]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d107      	bne.n	8009312 <dir_alloc+0x70>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	3301      	adds	r3, #1
 8009306:	613b      	str	r3, [r7, #16]
 8009308:	693a      	ldr	r2, [r7, #16]
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	429a      	cmp	r2, r3
 800930e:	d102      	bne.n	8009316 <dir_alloc+0x74>
 8009310:	e010      	b.n	8009334 <dir_alloc+0x92>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009312:	2300      	movs	r3, #0
 8009314:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009316:	2517      	movs	r5, #23
 8009318:	197c      	adds	r4, r7, r5
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2101      	movs	r1, #1
 800931e:	0018      	movs	r0, r3
 8009320:	f7ff fef6 	bl	8009110 <dir_next>
 8009324:	0003      	movs	r3, r0
 8009326:	7023      	strb	r3, [r4, #0]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009328:	197b      	adds	r3, r7, r5
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d0cf      	beq.n	80092d0 <dir_alloc+0x2e>
 8009330:	e000      	b.n	8009334 <dir_alloc+0x92>
			if (res != FR_OK) break;
 8009332:	46c0      	nop			; (mov r8, r8)
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009334:	2217      	movs	r2, #23
 8009336:	18bb      	adds	r3, r7, r2
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	2b04      	cmp	r3, #4
 800933c:	d102      	bne.n	8009344 <dir_alloc+0xa2>
 800933e:	18bb      	adds	r3, r7, r2
 8009340:	2207      	movs	r2, #7
 8009342:	701a      	strb	r2, [r3, #0]
	return res;
 8009344:	2317      	movs	r3, #23
 8009346:	18fb      	adds	r3, r7, r3
 8009348:	781b      	ldrb	r3, [r3, #0]
}
 800934a:	0018      	movs	r0, r3
 800934c:	46bd      	mov	sp, r7
 800934e:	b006      	add	sp, #24
 8009350:	bdb0      	pop	{r4, r5, r7, pc}

08009352 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009352:	b580      	push	{r7, lr}
 8009354:	b084      	sub	sp, #16
 8009356:	af00      	add	r7, sp, #0
 8009358:	6078      	str	r0, [r7, #4]
 800935a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	331a      	adds	r3, #26
 8009360:	0018      	movs	r0, r3
 8009362:	f7fe ffe3 	bl	800832c <ld_word>
 8009366:	0003      	movs	r3, r0
 8009368:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	2b03      	cmp	r3, #3
 8009370:	d109      	bne.n	8009386 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	3314      	adds	r3, #20
 8009376:	0018      	movs	r0, r3
 8009378:	f7fe ffd8 	bl	800832c <ld_word>
 800937c:	0003      	movs	r3, r0
 800937e:	041b      	lsls	r3, r3, #16
 8009380:	68fa      	ldr	r2, [r7, #12]
 8009382:	4313      	orrs	r3, r2
 8009384:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009386:	68fb      	ldr	r3, [r7, #12]
}
 8009388:	0018      	movs	r0, r3
 800938a:	46bd      	mov	sp, r7
 800938c:	b004      	add	sp, #16
 800938e:	bd80      	pop	{r7, pc}

08009390 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	331a      	adds	r3, #26
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	b292      	uxth	r2, r2
 80093a4:	0011      	movs	r1, r2
 80093a6:	0018      	movs	r0, r3
 80093a8:	f7fe fffc 	bl	80083a4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	781b      	ldrb	r3, [r3, #0]
 80093b0:	2b03      	cmp	r3, #3
 80093b2:	d109      	bne.n	80093c8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	3314      	adds	r3, #20
 80093b8:	001a      	movs	r2, r3
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	0c1b      	lsrs	r3, r3, #16
 80093be:	b29b      	uxth	r3, r3
 80093c0:	0019      	movs	r1, r3
 80093c2:	0010      	movs	r0, r2
 80093c4:	f7fe ffee 	bl	80083a4 <st_word>
	}
}
 80093c8:	46c0      	nop			; (mov r8, r8)
 80093ca:	46bd      	mov	sp, r7
 80093cc:	b004      	add	sp, #16
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80093d0:	b5b0      	push	{r4, r5, r7, lr}
 80093d2:	b086      	sub	sp, #24
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	331a      	adds	r3, #26
 80093de:	0018      	movs	r0, r3
 80093e0:	f7fe ffa4 	bl	800832c <ld_word>
 80093e4:	1e03      	subs	r3, r0, #0
 80093e6:	d001      	beq.n	80093ec <cmp_lfn+0x1c>
 80093e8:	2300      	movs	r3, #0
 80093ea:	e068      	b.n	80094be <cmp_lfn+0xee>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	001a      	movs	r2, r3
 80093f2:	233f      	movs	r3, #63	; 0x3f
 80093f4:	4013      	ands	r3, r2
 80093f6:	1e5a      	subs	r2, r3, #1
 80093f8:	0013      	movs	r3, r2
 80093fa:	005b      	lsls	r3, r3, #1
 80093fc:	189b      	adds	r3, r3, r2
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	189b      	adds	r3, r3, r2
 8009402:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009404:	230e      	movs	r3, #14
 8009406:	18fb      	adds	r3, r7, r3
 8009408:	2201      	movs	r2, #1
 800940a:	801a      	strh	r2, [r3, #0]
 800940c:	2300      	movs	r3, #0
 800940e:	613b      	str	r3, [r7, #16]
 8009410:	e03d      	b.n	800948e <cmp_lfn+0xbe>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8009412:	4a2d      	ldr	r2, [pc, #180]	; (80094c8 <cmp_lfn+0xf8>)
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	18d3      	adds	r3, r2, r3
 8009418:	781b      	ldrb	r3, [r3, #0]
 800941a:	001a      	movs	r2, r3
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	189b      	adds	r3, r3, r2
 8009420:	250c      	movs	r5, #12
 8009422:	197c      	adds	r4, r7, r5
 8009424:	0018      	movs	r0, r3
 8009426:	f7fe ff81 	bl	800832c <ld_word>
 800942a:	0003      	movs	r3, r0
 800942c:	8023      	strh	r3, [r4, #0]
		if (wc) {
 800942e:	230e      	movs	r3, #14
 8009430:	18fb      	adds	r3, r7, r3
 8009432:	881b      	ldrh	r3, [r3, #0]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d01f      	beq.n	8009478 <cmp_lfn+0xa8>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009438:	697b      	ldr	r3, [r7, #20]
 800943a:	2bfe      	cmp	r3, #254	; 0xfe
 800943c:	d813      	bhi.n	8009466 <cmp_lfn+0x96>
 800943e:	197b      	adds	r3, r7, r5
 8009440:	881b      	ldrh	r3, [r3, #0]
 8009442:	0018      	movs	r0, r3
 8009444:	f001 fe82 	bl	800b14c <ff_wtoupper>
 8009448:	0003      	movs	r3, r0
 800944a:	001c      	movs	r4, r3
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	1c5a      	adds	r2, r3, #1
 8009450:	617a      	str	r2, [r7, #20]
 8009452:	005b      	lsls	r3, r3, #1
 8009454:	687a      	ldr	r2, [r7, #4]
 8009456:	18d3      	adds	r3, r2, r3
 8009458:	881b      	ldrh	r3, [r3, #0]
 800945a:	0018      	movs	r0, r3
 800945c:	f001 fe76 	bl	800b14c <ff_wtoupper>
 8009460:	0003      	movs	r3, r0
 8009462:	429c      	cmp	r4, r3
 8009464:	d001      	beq.n	800946a <cmp_lfn+0x9a>
				return 0;					/* Not matched */
 8009466:	2300      	movs	r3, #0
 8009468:	e029      	b.n	80094be <cmp_lfn+0xee>
			}
			wc = uc;
 800946a:	230e      	movs	r3, #14
 800946c:	18fb      	adds	r3, r7, r3
 800946e:	220c      	movs	r2, #12
 8009470:	18ba      	adds	r2, r7, r2
 8009472:	8812      	ldrh	r2, [r2, #0]
 8009474:	801a      	strh	r2, [r3, #0]
 8009476:	e007      	b.n	8009488 <cmp_lfn+0xb8>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009478:	230c      	movs	r3, #12
 800947a:	18fb      	adds	r3, r7, r3
 800947c:	881b      	ldrh	r3, [r3, #0]
 800947e:	4a13      	ldr	r2, [pc, #76]	; (80094cc <cmp_lfn+0xfc>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d001      	beq.n	8009488 <cmp_lfn+0xb8>
 8009484:	2300      	movs	r3, #0
 8009486:	e01a      	b.n	80094be <cmp_lfn+0xee>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	3301      	adds	r3, #1
 800948c:	613b      	str	r3, [r7, #16]
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	2b0c      	cmp	r3, #12
 8009492:	d9be      	bls.n	8009412 <cmp_lfn+0x42>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	001a      	movs	r2, r3
 800949a:	2340      	movs	r3, #64	; 0x40
 800949c:	4013      	ands	r3, r2
 800949e:	d00d      	beq.n	80094bc <cmp_lfn+0xec>
 80094a0:	230e      	movs	r3, #14
 80094a2:	18fb      	adds	r3, r7, r3
 80094a4:	881b      	ldrh	r3, [r3, #0]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d008      	beq.n	80094bc <cmp_lfn+0xec>
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	005b      	lsls	r3, r3, #1
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	18d3      	adds	r3, r2, r3
 80094b2:	881b      	ldrh	r3, [r3, #0]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d001      	beq.n	80094bc <cmp_lfn+0xec>
 80094b8:	2300      	movs	r3, #0
 80094ba:	e000      	b.n	80094be <cmp_lfn+0xee>

	return 1;		/* The part of LFN matched */
 80094bc:	2301      	movs	r3, #1
}
 80094be:	0018      	movs	r0, r3
 80094c0:	46bd      	mov	sp, r7
 80094c2:	b006      	add	sp, #24
 80094c4:	bdb0      	pop	{r4, r5, r7, pc}
 80094c6:	46c0      	nop			; (mov r8, r8)
 80094c8:	0800c594 	.word	0x0800c594
 80094cc:	0000ffff 	.word	0x0000ffff

080094d0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80094d0:	b590      	push	{r4, r7, lr}
 80094d2:	b089      	sub	sp, #36	; 0x24
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	60f8      	str	r0, [r7, #12]
 80094d8:	60b9      	str	r1, [r7, #8]
 80094da:	0019      	movs	r1, r3
 80094dc:	1dfb      	adds	r3, r7, #7
 80094de:	701a      	strb	r2, [r3, #0]
 80094e0:	1dbb      	adds	r3, r7, #6
 80094e2:	1c0a      	adds	r2, r1, #0
 80094e4:	701a      	strb	r2, [r3, #0]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	330d      	adds	r3, #13
 80094ea:	1dba      	adds	r2, r7, #6
 80094ec:	7812      	ldrb	r2, [r2, #0]
 80094ee:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	330b      	adds	r3, #11
 80094f4:	220f      	movs	r2, #15
 80094f6:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	330c      	adds	r3, #12
 80094fc:	2200      	movs	r2, #0
 80094fe:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	331a      	adds	r3, #26
 8009504:	2100      	movs	r1, #0
 8009506:	0018      	movs	r0, r3
 8009508:	f7fe ff4c 	bl	80083a4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800950c:	1dfb      	adds	r3, r7, #7
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	1e5a      	subs	r2, r3, #1
 8009512:	0013      	movs	r3, r2
 8009514:	005b      	lsls	r3, r3, #1
 8009516:	189b      	adds	r3, r3, r2
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	189b      	adds	r3, r3, r2
 800951c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800951e:	2316      	movs	r3, #22
 8009520:	18fb      	adds	r3, r7, r3
 8009522:	2200      	movs	r2, #0
 8009524:	801a      	strh	r2, [r3, #0]
 8009526:	2300      	movs	r3, #0
 8009528:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800952a:	2116      	movs	r1, #22
 800952c:	187b      	adds	r3, r7, r1
 800952e:	881b      	ldrh	r3, [r3, #0]
 8009530:	4a21      	ldr	r2, [pc, #132]	; (80095b8 <put_lfn+0xe8>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d008      	beq.n	8009548 <put_lfn+0x78>
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	1c5a      	adds	r2, r3, #1
 800953a:	61fa      	str	r2, [r7, #28]
 800953c:	005b      	lsls	r3, r3, #1
 800953e:	68fa      	ldr	r2, [r7, #12]
 8009540:	18d2      	adds	r2, r2, r3
 8009542:	187b      	adds	r3, r7, r1
 8009544:	8812      	ldrh	r2, [r2, #0]
 8009546:	801a      	strh	r2, [r3, #0]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009548:	4a1c      	ldr	r2, [pc, #112]	; (80095bc <put_lfn+0xec>)
 800954a:	69bb      	ldr	r3, [r7, #24]
 800954c:	18d3      	adds	r3, r2, r3
 800954e:	781b      	ldrb	r3, [r3, #0]
 8009550:	001a      	movs	r2, r3
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	189a      	adds	r2, r3, r2
 8009556:	2416      	movs	r4, #22
 8009558:	193b      	adds	r3, r7, r4
 800955a:	881b      	ldrh	r3, [r3, #0]
 800955c:	0019      	movs	r1, r3
 800955e:	0010      	movs	r0, r2
 8009560:	f7fe ff20 	bl	80083a4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009564:	0022      	movs	r2, r4
 8009566:	18bb      	adds	r3, r7, r2
 8009568:	881b      	ldrh	r3, [r3, #0]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d103      	bne.n	8009576 <put_lfn+0xa6>
 800956e:	18bb      	adds	r3, r7, r2
 8009570:	2201      	movs	r2, #1
 8009572:	4252      	negs	r2, r2
 8009574:	801a      	strh	r2, [r3, #0]
	} while (++s < 13);
 8009576:	69bb      	ldr	r3, [r7, #24]
 8009578:	3301      	adds	r3, #1
 800957a:	61bb      	str	r3, [r7, #24]
 800957c:	69bb      	ldr	r3, [r7, #24]
 800957e:	2b0c      	cmp	r3, #12
 8009580:	d9d3      	bls.n	800952a <put_lfn+0x5a>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009582:	2316      	movs	r3, #22
 8009584:	18fb      	adds	r3, r7, r3
 8009586:	881b      	ldrh	r3, [r3, #0]
 8009588:	4a0b      	ldr	r2, [pc, #44]	; (80095b8 <put_lfn+0xe8>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d006      	beq.n	800959c <put_lfn+0xcc>
 800958e:	69fb      	ldr	r3, [r7, #28]
 8009590:	005b      	lsls	r3, r3, #1
 8009592:	68fa      	ldr	r2, [r7, #12]
 8009594:	18d3      	adds	r3, r2, r3
 8009596:	881b      	ldrh	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d105      	bne.n	80095a8 <put_lfn+0xd8>
 800959c:	1dfb      	adds	r3, r7, #7
 800959e:	1dfa      	adds	r2, r7, #7
 80095a0:	7812      	ldrb	r2, [r2, #0]
 80095a2:	2140      	movs	r1, #64	; 0x40
 80095a4:	430a      	orrs	r2, r1
 80095a6:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	1dfa      	adds	r2, r7, #7
 80095ac:	7812      	ldrb	r2, [r2, #0]
 80095ae:	701a      	strb	r2, [r3, #0]
}
 80095b0:	46c0      	nop			; (mov r8, r8)
 80095b2:	46bd      	mov	sp, r7
 80095b4:	b009      	add	sp, #36	; 0x24
 80095b6:	bd90      	pop	{r4, r7, pc}
 80095b8:	0000ffff 	.word	0x0000ffff
 80095bc:	0800c594 	.word	0x0800c594

080095c0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b08c      	sub	sp, #48	; 0x30
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	607a      	str	r2, [r7, #4]
 80095cc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80095ce:	68b9      	ldr	r1, [r7, #8]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	220b      	movs	r2, #11
 80095d4:	0018      	movs	r0, r3
 80095d6:	f7fe ff2d 	bl	8008434 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	2b05      	cmp	r3, #5
 80095de:	d92f      	bls.n	8009640 <gen_numname+0x80>
		sr = seq;
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80095e4:	e026      	b.n	8009634 <gen_numname+0x74>
			wc = *lfn++;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	1c9a      	adds	r2, r3, #2
 80095ea:	607a      	str	r2, [r7, #4]
 80095ec:	2222      	movs	r2, #34	; 0x22
 80095ee:	18ba      	adds	r2, r7, r2
 80095f0:	881b      	ldrh	r3, [r3, #0]
 80095f2:	8013      	strh	r3, [r2, #0]
			for (i = 0; i < 16; i++) {
 80095f4:	2300      	movs	r3, #0
 80095f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80095f8:	e019      	b.n	800962e <gen_numname+0x6e>
				sr = (sr << 1) + (wc & 1);
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	005a      	lsls	r2, r3, #1
 80095fe:	2022      	movs	r0, #34	; 0x22
 8009600:	183b      	adds	r3, r7, r0
 8009602:	881b      	ldrh	r3, [r3, #0]
 8009604:	2101      	movs	r1, #1
 8009606:	400b      	ands	r3, r1
 8009608:	18d3      	adds	r3, r2, r3
 800960a:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800960c:	183b      	adds	r3, r7, r0
 800960e:	183a      	adds	r2, r7, r0
 8009610:	8812      	ldrh	r2, [r2, #0]
 8009612:	0852      	lsrs	r2, r2, #1
 8009614:	801a      	strh	r2, [r3, #0]
				if (sr & 0x10000) sr ^= 0x11021;
 8009616:	69fa      	ldr	r2, [r7, #28]
 8009618:	2380      	movs	r3, #128	; 0x80
 800961a:	025b      	lsls	r3, r3, #9
 800961c:	4013      	ands	r3, r2
 800961e:	d003      	beq.n	8009628 <gen_numname+0x68>
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	4a30      	ldr	r2, [pc, #192]	; (80096e4 <gen_numname+0x124>)
 8009624:	4053      	eors	r3, r2
 8009626:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8009628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800962a:	3301      	adds	r3, #1
 800962c:	62bb      	str	r3, [r7, #40]	; 0x28
 800962e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009630:	2b0f      	cmp	r3, #15
 8009632:	d9e2      	bls.n	80095fa <gen_numname+0x3a>
		while (*lfn) {	/* Create a CRC */
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	881b      	ldrh	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d1d4      	bne.n	80095e6 <gen_numname+0x26>
			}
		}
		seq = (UINT)sr;
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009640:	2307      	movs	r3, #7
 8009642:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	b2db      	uxtb	r3, r3
 8009648:	220f      	movs	r2, #15
 800964a:	4013      	ands	r3, r2
 800964c:	b2da      	uxtb	r2, r3
 800964e:	212f      	movs	r1, #47	; 0x2f
 8009650:	187b      	adds	r3, r7, r1
 8009652:	3230      	adds	r2, #48	; 0x30
 8009654:	701a      	strb	r2, [r3, #0]
		if (c > '9') c += 7;
 8009656:	187b      	adds	r3, r7, r1
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	2b39      	cmp	r3, #57	; 0x39
 800965c:	d904      	bls.n	8009668 <gen_numname+0xa8>
 800965e:	187b      	adds	r3, r7, r1
 8009660:	187a      	adds	r2, r7, r1
 8009662:	7812      	ldrb	r2, [r2, #0]
 8009664:	3207      	adds	r2, #7
 8009666:	701a      	strb	r2, [r3, #0]
		ns[i--] = c;
 8009668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800966a:	1e5a      	subs	r2, r3, #1
 800966c:	62ba      	str	r2, [r7, #40]	; 0x28
 800966e:	2014      	movs	r0, #20
 8009670:	183a      	adds	r2, r7, r0
 8009672:	212f      	movs	r1, #47	; 0x2f
 8009674:	1879      	adds	r1, r7, r1
 8009676:	7809      	ldrb	r1, [r1, #0]
 8009678:	54d1      	strb	r1, [r2, r3]
		seq /= 16;
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	091b      	lsrs	r3, r3, #4
 800967e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d1de      	bne.n	8009644 <gen_numname+0x84>
	ns[i] = '~';
 8009686:	183a      	adds	r2, r7, r0
 8009688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800968a:	18d3      	adds	r3, r2, r3
 800968c:	227e      	movs	r2, #126	; 0x7e
 800968e:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009690:	2300      	movs	r3, #0
 8009692:	627b      	str	r3, [r7, #36]	; 0x24
 8009694:	e002      	b.n	800969c <gen_numname+0xdc>
 8009696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009698:	3301      	adds	r3, #1
 800969a:	627b      	str	r3, [r7, #36]	; 0x24
 800969c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800969e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d205      	bcs.n	80096b0 <gen_numname+0xf0>
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096a8:	18d3      	adds	r3, r2, r3
 80096aa:	781b      	ldrb	r3, [r3, #0]
 80096ac:	2b20      	cmp	r3, #32
 80096ae:	d1f2      	bne.n	8009696 <gen_numname+0xd6>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80096b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b2:	2b07      	cmp	r3, #7
 80096b4:	d806      	bhi.n	80096c4 <gen_numname+0x104>
 80096b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b8:	1c5a      	adds	r2, r3, #1
 80096ba:	62ba      	str	r2, [r7, #40]	; 0x28
 80096bc:	2214      	movs	r2, #20
 80096be:	18ba      	adds	r2, r7, r2
 80096c0:	5cd1      	ldrb	r1, [r2, r3]
 80096c2:	e000      	b.n	80096c6 <gen_numname+0x106>
 80096c4:	2120      	movs	r1, #32
 80096c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c8:	1c5a      	adds	r2, r3, #1
 80096ca:	627a      	str	r2, [r7, #36]	; 0x24
 80096cc:	68fa      	ldr	r2, [r7, #12]
 80096ce:	18d3      	adds	r3, r2, r3
 80096d0:	1c0a      	adds	r2, r1, #0
 80096d2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80096d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d6:	2b07      	cmp	r3, #7
 80096d8:	d9ea      	bls.n	80096b0 <gen_numname+0xf0>
}
 80096da:	46c0      	nop			; (mov r8, r8)
 80096dc:	46c0      	nop			; (mov r8, r8)
 80096de:	46bd      	mov	sp, r7
 80096e0:	b00c      	add	sp, #48	; 0x30
 80096e2:	bd80      	pop	{r7, pc}
 80096e4:	00011021 	.word	0x00011021

080096e8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b084      	sub	sp, #16
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80096f0:	230f      	movs	r3, #15
 80096f2:	18fb      	adds	r3, r7, r3
 80096f4:	2200      	movs	r2, #0
 80096f6:	701a      	strb	r2, [r3, #0]
	UINT n = 11;
 80096f8:	230b      	movs	r3, #11
 80096fa:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80096fc:	200f      	movs	r0, #15
 80096fe:	183b      	adds	r3, r7, r0
 8009700:	781b      	ldrb	r3, [r3, #0]
 8009702:	b2da      	uxtb	r2, r3
 8009704:	0852      	lsrs	r2, r2, #1
 8009706:	01db      	lsls	r3, r3, #7
 8009708:	4313      	orrs	r3, r2
 800970a:	b2d9      	uxtb	r1, r3
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	1c5a      	adds	r2, r3, #1
 8009710:	607a      	str	r2, [r7, #4]
 8009712:	781a      	ldrb	r2, [r3, #0]
 8009714:	183b      	adds	r3, r7, r0
 8009716:	188a      	adds	r2, r1, r2
 8009718:	701a      	strb	r2, [r3, #0]
	} while (--n);
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	3b01      	subs	r3, #1
 800971e:	60bb      	str	r3, [r7, #8]
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d1ea      	bne.n	80096fc <sum_sfn+0x14>
	return sum;
 8009726:	183b      	adds	r3, r7, r0
 8009728:	781b      	ldrb	r3, [r3, #0]
}
 800972a:	0018      	movs	r0, r3
 800972c:	46bd      	mov	sp, r7
 800972e:	b004      	add	sp, #16
 8009730:	bd80      	pop	{r7, pc}

08009732 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009732:	b5b0      	push	{r4, r5, r7, lr}
 8009734:	b086      	sub	sp, #24
 8009736:	af00      	add	r7, sp, #0
 8009738:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009740:	2517      	movs	r5, #23
 8009742:	197c      	adds	r4, r7, r5
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2100      	movs	r1, #0
 8009748:	0018      	movs	r0, r3
 800974a:	f7ff fc63 	bl	8009014 <dir_sdi>
 800974e:	0003      	movs	r3, r0
 8009750:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) return res;
 8009752:	197b      	adds	r3, r7, r5
 8009754:	781b      	ldrb	r3, [r3, #0]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d002      	beq.n	8009760 <dir_find+0x2e>
 800975a:	197b      	adds	r3, r7, r5
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	e0df      	b.n	8009920 <dir_find+0x1ee>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009760:	2114      	movs	r1, #20
 8009762:	187b      	adds	r3, r7, r1
 8009764:	22ff      	movs	r2, #255	; 0xff
 8009766:	701a      	strb	r2, [r3, #0]
 8009768:	2315      	movs	r3, #21
 800976a:	18fb      	adds	r3, r7, r3
 800976c:	187a      	adds	r2, r7, r1
 800976e:	7812      	ldrb	r2, [r2, #0]
 8009770:	701a      	strb	r2, [r3, #0]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2201      	movs	r2, #1
 8009776:	4252      	negs	r2, r2
 8009778:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	69da      	ldr	r2, [r3, #28]
 800977e:	2517      	movs	r5, #23
 8009780:	197c      	adds	r4, r7, r5
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	0011      	movs	r1, r2
 8009786:	0018      	movs	r0, r3
 8009788:	f7ff f87c 	bl	8008884 <move_window>
 800978c:	0003      	movs	r3, r0
 800978e:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) break;
 8009790:	0029      	movs	r1, r5
 8009792:	187b      	adds	r3, r7, r1
 8009794:	781b      	ldrb	r3, [r3, #0]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d000      	beq.n	800979c <dir_find+0x6a>
 800979a:	e0b9      	b.n	8009910 <dir_find+0x1de>
		c = dp->dir[DIR_Name];
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6a1a      	ldr	r2, [r3, #32]
 80097a0:	2016      	movs	r0, #22
 80097a2:	183b      	adds	r3, r7, r0
 80097a4:	7812      	ldrb	r2, [r2, #0]
 80097a6:	701a      	strb	r2, [r3, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80097a8:	183b      	adds	r3, r7, r0
 80097aa:	781b      	ldrb	r3, [r3, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d103      	bne.n	80097b8 <dir_find+0x86>
 80097b0:	187b      	adds	r3, r7, r1
 80097b2:	2204      	movs	r2, #4
 80097b4:	701a      	strb	r2, [r3, #0]
 80097b6:	e0b0      	b.n	800991a <dir_find+0x1e8>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6a1b      	ldr	r3, [r3, #32]
 80097bc:	330b      	adds	r3, #11
 80097be:	781a      	ldrb	r2, [r3, #0]
 80097c0:	200f      	movs	r0, #15
 80097c2:	183b      	adds	r3, r7, r0
 80097c4:	213f      	movs	r1, #63	; 0x3f
 80097c6:	400a      	ands	r2, r1
 80097c8:	701a      	strb	r2, [r3, #0]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	0001      	movs	r1, r0
 80097ce:	187a      	adds	r2, r7, r1
 80097d0:	7812      	ldrb	r2, [r2, #0]
 80097d2:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80097d4:	2316      	movs	r3, #22
 80097d6:	18fb      	adds	r3, r7, r3
 80097d8:	781b      	ldrb	r3, [r3, #0]
 80097da:	2be5      	cmp	r3, #229	; 0xe5
 80097dc:	d008      	beq.n	80097f0 <dir_find+0xbe>
 80097de:	187b      	adds	r3, r7, r1
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	2208      	movs	r2, #8
 80097e4:	4013      	ands	r3, r2
 80097e6:	d00c      	beq.n	8009802 <dir_find+0xd0>
 80097e8:	187b      	adds	r3, r7, r1
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	2b0f      	cmp	r3, #15
 80097ee:	d008      	beq.n	8009802 <dir_find+0xd0>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80097f0:	2315      	movs	r3, #21
 80097f2:	18fb      	adds	r3, r7, r3
 80097f4:	22ff      	movs	r2, #255	; 0xff
 80097f6:	701a      	strb	r2, [r3, #0]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2201      	movs	r2, #1
 80097fc:	4252      	negs	r2, r2
 80097fe:	631a      	str	r2, [r3, #48]	; 0x30
 8009800:	e077      	b.n	80098f2 <dir_find+0x1c0>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009802:	230f      	movs	r3, #15
 8009804:	18fb      	adds	r3, r7, r3
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	2b0f      	cmp	r3, #15
 800980a:	d148      	bne.n	800989e <dir_find+0x16c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	222f      	movs	r2, #47	; 0x2f
 8009810:	5c9b      	ldrb	r3, [r3, r2]
 8009812:	001a      	movs	r2, r3
 8009814:	2340      	movs	r3, #64	; 0x40
 8009816:	4013      	ands	r3, r2
 8009818:	d000      	beq.n	800981c <dir_find+0xea>
 800981a:	e06a      	b.n	80098f2 <dir_find+0x1c0>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800981c:	2116      	movs	r1, #22
 800981e:	187b      	adds	r3, r7, r1
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	2240      	movs	r2, #64	; 0x40
 8009824:	4013      	ands	r3, r2
 8009826:	d015      	beq.n	8009854 <dir_find+0x122>
						sum = dp->dir[LDIR_Chksum];
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6a1a      	ldr	r2, [r3, #32]
 800982c:	2314      	movs	r3, #20
 800982e:	18fb      	adds	r3, r7, r3
 8009830:	7b52      	ldrb	r2, [r2, #13]
 8009832:	701a      	strb	r2, [r3, #0]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009834:	187b      	adds	r3, r7, r1
 8009836:	0008      	movs	r0, r1
 8009838:	187a      	adds	r2, r7, r1
 800983a:	7812      	ldrb	r2, [r2, #0]
 800983c:	2140      	movs	r1, #64	; 0x40
 800983e:	438a      	bics	r2, r1
 8009840:	701a      	strb	r2, [r3, #0]
 8009842:	2315      	movs	r3, #21
 8009844:	18fb      	adds	r3, r7, r3
 8009846:	183a      	adds	r2, r7, r0
 8009848:	7812      	ldrb	r2, [r2, #0]
 800984a:	701a      	strb	r2, [r3, #0]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	695a      	ldr	r2, [r3, #20]
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009854:	2316      	movs	r3, #22
 8009856:	18fa      	adds	r2, r7, r3
 8009858:	2415      	movs	r4, #21
 800985a:	193b      	adds	r3, r7, r4
 800985c:	7812      	ldrb	r2, [r2, #0]
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	429a      	cmp	r2, r3
 8009862:	d117      	bne.n	8009894 <dir_find+0x162>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a1b      	ldr	r3, [r3, #32]
 8009868:	330d      	adds	r3, #13
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	2214      	movs	r2, #20
 800986e:	18ba      	adds	r2, r7, r2
 8009870:	7812      	ldrb	r2, [r2, #0]
 8009872:	429a      	cmp	r2, r3
 8009874:	d10e      	bne.n	8009894 <dir_find+0x162>
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	68da      	ldr	r2, [r3, #12]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6a1b      	ldr	r3, [r3, #32]
 800987e:	0019      	movs	r1, r3
 8009880:	0010      	movs	r0, r2
 8009882:	f7ff fda5 	bl	80093d0 <cmp_lfn>
 8009886:	1e03      	subs	r3, r0, #0
 8009888:	d004      	beq.n	8009894 <dir_find+0x162>
 800988a:	193b      	adds	r3, r7, r4
 800988c:	781b      	ldrb	r3, [r3, #0]
 800988e:	3b01      	subs	r3, #1
 8009890:	b2da      	uxtb	r2, r3
 8009892:	e000      	b.n	8009896 <dir_find+0x164>
 8009894:	22ff      	movs	r2, #255	; 0xff
 8009896:	2315      	movs	r3, #21
 8009898:	18fb      	adds	r3, r7, r3
 800989a:	701a      	strb	r2, [r3, #0]
 800989c:	e029      	b.n	80098f2 <dir_find+0x1c0>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800989e:	2315      	movs	r3, #21
 80098a0:	18fb      	adds	r3, r7, r3
 80098a2:	781b      	ldrb	r3, [r3, #0]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d10b      	bne.n	80098c0 <dir_find+0x18e>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6a1b      	ldr	r3, [r3, #32]
 80098ac:	0018      	movs	r0, r3
 80098ae:	f7ff ff1b 	bl	80096e8 <sum_sfn>
 80098b2:	0003      	movs	r3, r0
 80098b4:	001a      	movs	r2, r3
 80098b6:	2314      	movs	r3, #20
 80098b8:	18fb      	adds	r3, r7, r3
 80098ba:	781b      	ldrb	r3, [r3, #0]
 80098bc:	4293      	cmp	r3, r2
 80098be:	d029      	beq.n	8009914 <dir_find+0x1e2>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	222f      	movs	r2, #47	; 0x2f
 80098c4:	5c9b      	ldrb	r3, [r3, r2]
 80098c6:	001a      	movs	r2, r3
 80098c8:	2301      	movs	r3, #1
 80098ca:	4013      	ands	r3, r2
 80098cc:	d109      	bne.n	80098e2 <dir_find+0x1b0>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6a18      	ldr	r0, [r3, #32]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	3324      	adds	r3, #36	; 0x24
 80098d6:	220b      	movs	r2, #11
 80098d8:	0019      	movs	r1, r3
 80098da:	f7fe fde3 	bl	80084a4 <mem_cmp>
 80098de:	1e03      	subs	r3, r0, #0
 80098e0:	d01a      	beq.n	8009918 <dir_find+0x1e6>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80098e2:	2315      	movs	r3, #21
 80098e4:	18fb      	adds	r3, r7, r3
 80098e6:	22ff      	movs	r2, #255	; 0xff
 80098e8:	701a      	strb	r2, [r3, #0]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2201      	movs	r2, #1
 80098ee:	4252      	negs	r2, r2
 80098f0:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80098f2:	2517      	movs	r5, #23
 80098f4:	197c      	adds	r4, r7, r5
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2100      	movs	r1, #0
 80098fa:	0018      	movs	r0, r3
 80098fc:	f7ff fc08 	bl	8009110 <dir_next>
 8009900:	0003      	movs	r3, r0
 8009902:	7023      	strb	r3, [r4, #0]
	} while (res == FR_OK);
 8009904:	197b      	adds	r3, r7, r5
 8009906:	781b      	ldrb	r3, [r3, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d100      	bne.n	800990e <dir_find+0x1dc>
 800990c:	e735      	b.n	800977a <dir_find+0x48>
 800990e:	e004      	b.n	800991a <dir_find+0x1e8>
		if (res != FR_OK) break;
 8009910:	46c0      	nop			; (mov r8, r8)
 8009912:	e002      	b.n	800991a <dir_find+0x1e8>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009914:	46c0      	nop			; (mov r8, r8)
 8009916:	e000      	b.n	800991a <dir_find+0x1e8>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009918:	46c0      	nop			; (mov r8, r8)

	return res;
 800991a:	2317      	movs	r3, #23
 800991c:	18fb      	adds	r3, r7, r3
 800991e:	781b      	ldrb	r3, [r3, #0]
}
 8009920:	0018      	movs	r0, r3
 8009922:	46bd      	mov	sp, r7
 8009924:	b006      	add	sp, #24
 8009926:	bdb0      	pop	{r4, r5, r7, pc}

08009928 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009928:	b5b0      	push	{r4, r5, r7, lr}
 800992a:	b08c      	sub	sp, #48	; 0x30
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	222f      	movs	r2, #47	; 0x2f
 800993a:	5c9b      	ldrb	r3, [r3, r2]
 800993c:	001a      	movs	r2, r3
 800993e:	23a0      	movs	r3, #160	; 0xa0
 8009940:	4013      	ands	r3, r2
 8009942:	d001      	beq.n	8009948 <dir_register+0x20>
 8009944:	2306      	movs	r3, #6
 8009946:	e0fb      	b.n	8009b40 <dir_register+0x218>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009948:	2300      	movs	r3, #0
 800994a:	627b      	str	r3, [r7, #36]	; 0x24
 800994c:	e002      	b.n	8009954 <dir_register+0x2c>
 800994e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009950:	3301      	adds	r3, #1
 8009952:	627b      	str	r3, [r7, #36]	; 0x24
 8009954:	69fb      	ldr	r3, [r7, #28]
 8009956:	68da      	ldr	r2, [r3, #12]
 8009958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800995a:	005b      	lsls	r3, r3, #1
 800995c:	18d3      	adds	r3, r2, r3
 800995e:	881b      	ldrh	r3, [r3, #0]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d1f4      	bne.n	800994e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	3324      	adds	r3, #36	; 0x24
 8009968:	0019      	movs	r1, r3
 800996a:	240c      	movs	r4, #12
 800996c:	193b      	adds	r3, r7, r4
 800996e:	220c      	movs	r2, #12
 8009970:	0018      	movs	r0, r3
 8009972:	f7fe fd5f 	bl	8008434 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009976:	193b      	adds	r3, r7, r4
 8009978:	7adb      	ldrb	r3, [r3, #11]
 800997a:	001a      	movs	r2, r3
 800997c:	2301      	movs	r3, #1
 800997e:	4013      	ands	r3, r2
 8009980:	d037      	beq.n	80099f2 <dir_register+0xca>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	222f      	movs	r2, #47	; 0x2f
 8009986:	2140      	movs	r1, #64	; 0x40
 8009988:	5499      	strb	r1, [r3, r2]
		for (n = 1; n < 100; n++) {
 800998a:	2301      	movs	r3, #1
 800998c:	62bb      	str	r3, [r7, #40]	; 0x28
 800998e:	e018      	b.n	80099c2 <dir_register+0x9a>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	3324      	adds	r3, #36	; 0x24
 8009994:	0018      	movs	r0, r3
 8009996:	69fb      	ldr	r3, [r7, #28]
 8009998:	68da      	ldr	r2, [r3, #12]
 800999a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800999c:	210c      	movs	r1, #12
 800999e:	1879      	adds	r1, r7, r1
 80099a0:	f7ff fe0e 	bl	80095c0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80099a4:	252f      	movs	r5, #47	; 0x2f
 80099a6:	197c      	adds	r4, r7, r5
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	0018      	movs	r0, r3
 80099ac:	f7ff fec1 	bl	8009732 <dir_find>
 80099b0:	0003      	movs	r3, r0
 80099b2:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 80099b4:	197b      	adds	r3, r7, r5
 80099b6:	781b      	ldrb	r3, [r3, #0]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d106      	bne.n	80099ca <dir_register+0xa2>
		for (n = 1; n < 100; n++) {
 80099bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099be:	3301      	adds	r3, #1
 80099c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80099c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099c4:	2b63      	cmp	r3, #99	; 0x63
 80099c6:	d9e3      	bls.n	8009990 <dir_register+0x68>
 80099c8:	e000      	b.n	80099cc <dir_register+0xa4>
			if (res != FR_OK) break;
 80099ca:	46c0      	nop			; (mov r8, r8)
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80099cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099ce:	2b64      	cmp	r3, #100	; 0x64
 80099d0:	d101      	bne.n	80099d6 <dir_register+0xae>
 80099d2:	2307      	movs	r3, #7
 80099d4:	e0b4      	b.n	8009b40 <dir_register+0x218>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80099d6:	222f      	movs	r2, #47	; 0x2f
 80099d8:	18bb      	adds	r3, r7, r2
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	2b04      	cmp	r3, #4
 80099de:	d002      	beq.n	80099e6 <dir_register+0xbe>
 80099e0:	18bb      	adds	r3, r7, r2
 80099e2:	781b      	ldrb	r3, [r3, #0]
 80099e4:	e0ac      	b.n	8009b40 <dir_register+0x218>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80099e6:	230c      	movs	r3, #12
 80099e8:	18fb      	adds	r3, r7, r3
 80099ea:	7ad9      	ldrb	r1, [r3, #11]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	222f      	movs	r2, #47	; 0x2f
 80099f0:	5499      	strb	r1, [r3, r2]
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80099f2:	230c      	movs	r3, #12
 80099f4:	18fb      	adds	r3, r7, r3
 80099f6:	7adb      	ldrb	r3, [r3, #11]
 80099f8:	001a      	movs	r2, r3
 80099fa:	2302      	movs	r3, #2
 80099fc:	4013      	ands	r3, r2
 80099fe:	d008      	beq.n	8009a12 <dir_register+0xea>
 8009a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a02:	330c      	adds	r3, #12
 8009a04:	210d      	movs	r1, #13
 8009a06:	0018      	movs	r0, r3
 8009a08:	f7f6 fb90 	bl	800012c <__udivsi3>
 8009a0c:	0003      	movs	r3, r0
 8009a0e:	3301      	adds	r3, #1
 8009a10:	e000      	b.n	8009a14 <dir_register+0xec>
 8009a12:	2301      	movs	r3, #1
 8009a14:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009a16:	252f      	movs	r5, #47	; 0x2f
 8009a18:	197c      	adds	r4, r7, r5
 8009a1a:	6a3a      	ldr	r2, [r7, #32]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	0011      	movs	r1, r2
 8009a20:	0018      	movs	r0, r3
 8009a22:	f7ff fc3e 	bl	80092a2 <dir_alloc>
 8009a26:	0003      	movs	r3, r0
 8009a28:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009a2a:	0029      	movs	r1, r5
 8009a2c:	187b      	adds	r3, r7, r1
 8009a2e:	781b      	ldrb	r3, [r3, #0]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d153      	bne.n	8009adc <dir_register+0x1b4>
 8009a34:	6a3b      	ldr	r3, [r7, #32]
 8009a36:	3b01      	subs	r3, #1
 8009a38:	623b      	str	r3, [r7, #32]
 8009a3a:	6a3b      	ldr	r3, [r7, #32]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d04d      	beq.n	8009adc <dir_register+0x1b4>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	695a      	ldr	r2, [r3, #20]
 8009a44:	6a3b      	ldr	r3, [r7, #32]
 8009a46:	015b      	lsls	r3, r3, #5
 8009a48:	1ad2      	subs	r2, r2, r3
 8009a4a:	000d      	movs	r5, r1
 8009a4c:	187c      	adds	r4, r7, r1
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	0011      	movs	r1, r2
 8009a52:	0018      	movs	r0, r3
 8009a54:	f7ff fade 	bl	8009014 <dir_sdi>
 8009a58:	0003      	movs	r3, r0
 8009a5a:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 8009a5c:	197b      	adds	r3, r7, r5
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d13b      	bne.n	8009adc <dir_register+0x1b4>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	3324      	adds	r3, #36	; 0x24
 8009a68:	221b      	movs	r2, #27
 8009a6a:	18bc      	adds	r4, r7, r2
 8009a6c:	0018      	movs	r0, r3
 8009a6e:	f7ff fe3b 	bl	80096e8 <sum_sfn>
 8009a72:	0003      	movs	r3, r0
 8009a74:	7023      	strb	r3, [r4, #0]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	69da      	ldr	r2, [r3, #28]
 8009a7a:	252f      	movs	r5, #47	; 0x2f
 8009a7c:	197c      	adds	r4, r7, r5
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	0011      	movs	r1, r2
 8009a82:	0018      	movs	r0, r3
 8009a84:	f7fe fefe 	bl	8008884 <move_window>
 8009a88:	0003      	movs	r3, r0
 8009a8a:	7023      	strb	r3, [r4, #0]
				if (res != FR_OK) break;
 8009a8c:	002c      	movs	r4, r5
 8009a8e:	193b      	adds	r3, r7, r4
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d121      	bne.n	8009ada <dir_register+0x1b2>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009a96:	69fb      	ldr	r3, [r7, #28]
 8009a98:	68d8      	ldr	r0, [r3, #12]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6a19      	ldr	r1, [r3, #32]
 8009a9e:	6a3b      	ldr	r3, [r7, #32]
 8009aa0:	b2da      	uxtb	r2, r3
 8009aa2:	231b      	movs	r3, #27
 8009aa4:	18fb      	adds	r3, r7, r3
 8009aa6:	781b      	ldrb	r3, [r3, #0]
 8009aa8:	f7ff fd12 	bl	80094d0 <put_lfn>
				fs->wflag = 1;
 8009aac:	69fb      	ldr	r3, [r7, #28]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009ab2:	0025      	movs	r5, r4
 8009ab4:	193c      	adds	r4, r7, r4
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2100      	movs	r1, #0
 8009aba:	0018      	movs	r0, r3
 8009abc:	f7ff fb28 	bl	8009110 <dir_next>
 8009ac0:	0003      	movs	r3, r0
 8009ac2:	7023      	strb	r3, [r4, #0]
			} while (res == FR_OK && --nent);
 8009ac4:	197b      	adds	r3, r7, r5
 8009ac6:	781b      	ldrb	r3, [r3, #0]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d107      	bne.n	8009adc <dir_register+0x1b4>
 8009acc:	6a3b      	ldr	r3, [r7, #32]
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	623b      	str	r3, [r7, #32]
 8009ad2:	6a3b      	ldr	r3, [r7, #32]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d1ce      	bne.n	8009a76 <dir_register+0x14e>
 8009ad8:	e000      	b.n	8009adc <dir_register+0x1b4>
				if (res != FR_OK) break;
 8009ada:	46c0      	nop			; (mov r8, r8)
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009adc:	252f      	movs	r5, #47	; 0x2f
 8009ade:	197b      	adds	r3, r7, r5
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d129      	bne.n	8009b3a <dir_register+0x212>
		res = move_window(fs, dp->sect);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	69da      	ldr	r2, [r3, #28]
 8009aea:	197c      	adds	r4, r7, r5
 8009aec:	69fb      	ldr	r3, [r7, #28]
 8009aee:	0011      	movs	r1, r2
 8009af0:	0018      	movs	r0, r3
 8009af2:	f7fe fec7 	bl	8008884 <move_window>
 8009af6:	0003      	movs	r3, r0
 8009af8:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 8009afa:	197b      	adds	r3, r7, r5
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d11b      	bne.n	8009b3a <dir_register+0x212>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6a1b      	ldr	r3, [r3, #32]
 8009b06:	2220      	movs	r2, #32
 8009b08:	2100      	movs	r1, #0
 8009b0a:	0018      	movs	r0, r3
 8009b0c:	f7fe fcb1 	bl	8008472 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6a18      	ldr	r0, [r3, #32]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	3324      	adds	r3, #36	; 0x24
 8009b18:	220b      	movs	r2, #11
 8009b1a:	0019      	movs	r1, r3
 8009b1c:	f7fe fc8a 	bl	8008434 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	222f      	movs	r2, #47	; 0x2f
 8009b24:	5c9a      	ldrb	r2, [r3, r2]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6a1b      	ldr	r3, [r3, #32]
 8009b2a:	330c      	adds	r3, #12
 8009b2c:	2118      	movs	r1, #24
 8009b2e:	400a      	ands	r2, r1
 8009b30:	b2d2      	uxtb	r2, r2
 8009b32:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009b34:	69fb      	ldr	r3, [r7, #28]
 8009b36:	2201      	movs	r2, #1
 8009b38:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009b3a:	232f      	movs	r3, #47	; 0x2f
 8009b3c:	18fb      	adds	r3, r7, r3
 8009b3e:	781b      	ldrb	r3, [r3, #0]
}
 8009b40:	0018      	movs	r0, r3
 8009b42:	46bd      	mov	sp, r7
 8009b44:	b00c      	add	sp, #48	; 0x30
 8009b46:	bdb0      	pop	{r4, r5, r7, pc}

08009b48 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009b48:	b5b0      	push	{r4, r5, r7, lr}
 8009b4a:	b08a      	sub	sp, #40	; 0x28
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	613b      	str	r3, [r7, #16]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	60fb      	str	r3, [r7, #12]
 8009b60:	2300      	movs	r3, #0
 8009b62:	617b      	str	r3, [r7, #20]
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009b68:	69bb      	ldr	r3, [r7, #24]
 8009b6a:	1c5a      	adds	r2, r3, #1
 8009b6c:	61ba      	str	r2, [r7, #24]
 8009b6e:	693a      	ldr	r2, [r7, #16]
 8009b70:	18d3      	adds	r3, r2, r3
 8009b72:	781a      	ldrb	r2, [r3, #0]
 8009b74:	2124      	movs	r1, #36	; 0x24
 8009b76:	187b      	adds	r3, r7, r1
 8009b78:	801a      	strh	r2, [r3, #0]
		if (w < ' ') break;				/* Break if end of the path name */
 8009b7a:	000a      	movs	r2, r1
 8009b7c:	18bb      	adds	r3, r7, r2
 8009b7e:	881b      	ldrh	r3, [r3, #0]
 8009b80:	2b1f      	cmp	r3, #31
 8009b82:	d94e      	bls.n	8009c22 <create_name+0xda>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009b84:	18bb      	adds	r3, r7, r2
 8009b86:	881b      	ldrh	r3, [r3, #0]
 8009b88:	2b2f      	cmp	r3, #47	; 0x2f
 8009b8a:	d007      	beq.n	8009b9c <create_name+0x54>
 8009b8c:	18bb      	adds	r3, r7, r2
 8009b8e:	881b      	ldrh	r3, [r3, #0]
 8009b90:	2b5c      	cmp	r3, #92	; 0x5c
 8009b92:	d110      	bne.n	8009bb6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009b94:	e002      	b.n	8009b9c <create_name+0x54>
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	3301      	adds	r3, #1
 8009b9a:	61bb      	str	r3, [r7, #24]
 8009b9c:	693a      	ldr	r2, [r7, #16]
 8009b9e:	69bb      	ldr	r3, [r7, #24]
 8009ba0:	18d3      	adds	r3, r2, r3
 8009ba2:	781b      	ldrb	r3, [r3, #0]
 8009ba4:	2b2f      	cmp	r3, #47	; 0x2f
 8009ba6:	d0f6      	beq.n	8009b96 <create_name+0x4e>
 8009ba8:	693a      	ldr	r2, [r7, #16]
 8009baa:	69bb      	ldr	r3, [r7, #24]
 8009bac:	18d3      	adds	r3, r2, r3
 8009bae:	781b      	ldrb	r3, [r3, #0]
 8009bb0:	2b5c      	cmp	r3, #92	; 0x5c
 8009bb2:	d0f0      	beq.n	8009b96 <create_name+0x4e>
			break;
 8009bb4:	e036      	b.n	8009c24 <create_name+0xdc>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	2bfe      	cmp	r3, #254	; 0xfe
 8009bba:	d901      	bls.n	8009bc0 <create_name+0x78>
 8009bbc:	2306      	movs	r3, #6
 8009bbe:	e1c2      	b.n	8009f46 <create_name+0x3fe>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009bc0:	2524      	movs	r5, #36	; 0x24
 8009bc2:	197b      	adds	r3, r7, r5
 8009bc4:	197a      	adds	r2, r7, r5
 8009bc6:	8812      	ldrh	r2, [r2, #0]
 8009bc8:	21ff      	movs	r1, #255	; 0xff
 8009bca:	400a      	ands	r2, r1
 8009bcc:	801a      	strh	r2, [r3, #0]
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009bce:	197c      	adds	r4, r7, r5
 8009bd0:	197b      	adds	r3, r7, r5
 8009bd2:	881b      	ldrh	r3, [r3, #0]
 8009bd4:	2101      	movs	r1, #1
 8009bd6:	0018      	movs	r0, r3
 8009bd8:	f001 fa66 	bl	800b0a8 <ff_convert>
 8009bdc:	0003      	movs	r3, r0
 8009bde:	8023      	strh	r3, [r4, #0]
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009be0:	197b      	adds	r3, r7, r5
 8009be2:	881b      	ldrh	r3, [r3, #0]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d101      	bne.n	8009bec <create_name+0xa4>
 8009be8:	2306      	movs	r3, #6
 8009bea:	e1ac      	b.n	8009f46 <create_name+0x3fe>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009bec:	2224      	movs	r2, #36	; 0x24
 8009bee:	18bb      	adds	r3, r7, r2
 8009bf0:	881b      	ldrh	r3, [r3, #0]
 8009bf2:	2b7f      	cmp	r3, #127	; 0x7f
 8009bf4:	d80a      	bhi.n	8009c0c <create_name+0xc4>
 8009bf6:	18bb      	adds	r3, r7, r2
 8009bf8:	881a      	ldrh	r2, [r3, #0]
 8009bfa:	4ba7      	ldr	r3, [pc, #668]	; (8009e98 <create_name+0x350>)
 8009bfc:	0011      	movs	r1, r2
 8009bfe:	0018      	movs	r0, r3
 8009c00:	f7fe fc75 	bl	80084ee <chk_chr>
 8009c04:	1e03      	subs	r3, r0, #0
 8009c06:	d001      	beq.n	8009c0c <create_name+0xc4>
 8009c08:	2306      	movs	r3, #6
 8009c0a:	e19c      	b.n	8009f46 <create_name+0x3fe>
		lfn[di++] = w;					/* Store the Unicode character */
 8009c0c:	697b      	ldr	r3, [r7, #20]
 8009c0e:	1c5a      	adds	r2, r3, #1
 8009c10:	617a      	str	r2, [r7, #20]
 8009c12:	005b      	lsls	r3, r3, #1
 8009c14:	68fa      	ldr	r2, [r7, #12]
 8009c16:	18d3      	adds	r3, r2, r3
 8009c18:	2224      	movs	r2, #36	; 0x24
 8009c1a:	18ba      	adds	r2, r7, r2
 8009c1c:	8812      	ldrh	r2, [r2, #0]
 8009c1e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009c20:	e7a2      	b.n	8009b68 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009c22:	46c0      	nop			; (mov r8, r8)
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009c24:	693a      	ldr	r2, [r7, #16]
 8009c26:	69bb      	ldr	r3, [r7, #24]
 8009c28:	18d2      	adds	r2, r2, r3
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009c2e:	2324      	movs	r3, #36	; 0x24
 8009c30:	18fb      	adds	r3, r7, r3
 8009c32:	881b      	ldrh	r3, [r3, #0]
 8009c34:	2b1f      	cmp	r3, #31
 8009c36:	d801      	bhi.n	8009c3c <create_name+0xf4>
 8009c38:	2204      	movs	r2, #4
 8009c3a:	e000      	b.n	8009c3e <create_name+0xf6>
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	2327      	movs	r3, #39	; 0x27
 8009c40:	18fb      	adds	r3, r7, r3
 8009c42:	701a      	strb	r2, [r3, #0]
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009c44:	e016      	b.n	8009c74 <create_name+0x12c>
		w = lfn[di - 1];
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	4a94      	ldr	r2, [pc, #592]	; (8009e9c <create_name+0x354>)
 8009c4a:	4694      	mov	ip, r2
 8009c4c:	4463      	add	r3, ip
 8009c4e:	005b      	lsls	r3, r3, #1
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	18d2      	adds	r2, r2, r3
 8009c54:	2124      	movs	r1, #36	; 0x24
 8009c56:	187b      	adds	r3, r7, r1
 8009c58:	8812      	ldrh	r2, [r2, #0]
 8009c5a:	801a      	strh	r2, [r3, #0]
		if (w != ' ' && w != '.') break;
 8009c5c:	000a      	movs	r2, r1
 8009c5e:	18bb      	adds	r3, r7, r2
 8009c60:	881b      	ldrh	r3, [r3, #0]
 8009c62:	2b20      	cmp	r3, #32
 8009c64:	d003      	beq.n	8009c6e <create_name+0x126>
 8009c66:	18bb      	adds	r3, r7, r2
 8009c68:	881b      	ldrh	r3, [r3, #0]
 8009c6a:	2b2e      	cmp	r3, #46	; 0x2e
 8009c6c:	d106      	bne.n	8009c7c <create_name+0x134>
		di--;
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	3b01      	subs	r3, #1
 8009c72:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d1e5      	bne.n	8009c46 <create_name+0xfe>
 8009c7a:	e000      	b.n	8009c7e <create_name+0x136>
		if (w != ' ' && w != '.') break;
 8009c7c:	46c0      	nop			; (mov r8, r8)
	}
	lfn[di] = 0;						/* LFN is created */
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	005b      	lsls	r3, r3, #1
 8009c82:	68fa      	ldr	r2, [r7, #12]
 8009c84:	18d3      	adds	r3, r2, r3
 8009c86:	2200      	movs	r2, #0
 8009c88:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d101      	bne.n	8009c94 <create_name+0x14c>
 8009c90:	2306      	movs	r3, #6
 8009c92:	e158      	b.n	8009f46 <create_name+0x3fe>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	3324      	adds	r3, #36	; 0x24
 8009c98:	220b      	movs	r2, #11
 8009c9a:	2120      	movs	r1, #32
 8009c9c:	0018      	movs	r0, r3
 8009c9e:	f7fe fbe8 	bl	8008472 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	61bb      	str	r3, [r7, #24]
 8009ca6:	e002      	b.n	8009cae <create_name+0x166>
 8009ca8:	69bb      	ldr	r3, [r7, #24]
 8009caa:	3301      	adds	r3, #1
 8009cac:	61bb      	str	r3, [r7, #24]
 8009cae:	69bb      	ldr	r3, [r7, #24]
 8009cb0:	005b      	lsls	r3, r3, #1
 8009cb2:	68fa      	ldr	r2, [r7, #12]
 8009cb4:	18d3      	adds	r3, r2, r3
 8009cb6:	881b      	ldrh	r3, [r3, #0]
 8009cb8:	2b20      	cmp	r3, #32
 8009cba:	d0f5      	beq.n	8009ca8 <create_name+0x160>
 8009cbc:	69bb      	ldr	r3, [r7, #24]
 8009cbe:	005b      	lsls	r3, r3, #1
 8009cc0:	68fa      	ldr	r2, [r7, #12]
 8009cc2:	18d3      	adds	r3, r2, r3
 8009cc4:	881b      	ldrh	r3, [r3, #0]
 8009cc6:	2b2e      	cmp	r3, #46	; 0x2e
 8009cc8:	d0ee      	beq.n	8009ca8 <create_name+0x160>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009cca:	69bb      	ldr	r3, [r7, #24]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d00a      	beq.n	8009ce6 <create_name+0x19e>
 8009cd0:	2227      	movs	r2, #39	; 0x27
 8009cd2:	18bb      	adds	r3, r7, r2
 8009cd4:	18ba      	adds	r2, r7, r2
 8009cd6:	7812      	ldrb	r2, [r2, #0]
 8009cd8:	2103      	movs	r1, #3
 8009cda:	430a      	orrs	r2, r1
 8009cdc:	701a      	strb	r2, [r3, #0]
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009cde:	e002      	b.n	8009ce6 <create_name+0x19e>
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	3b01      	subs	r3, #1
 8009ce4:	617b      	str	r3, [r7, #20]
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d009      	beq.n	8009d00 <create_name+0x1b8>
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	4a6b      	ldr	r2, [pc, #428]	; (8009e9c <create_name+0x354>)
 8009cf0:	4694      	mov	ip, r2
 8009cf2:	4463      	add	r3, ip
 8009cf4:	005b      	lsls	r3, r3, #1
 8009cf6:	68fa      	ldr	r2, [r7, #12]
 8009cf8:	18d3      	adds	r3, r2, r3
 8009cfa:	881b      	ldrh	r3, [r3, #0]
 8009cfc:	2b2e      	cmp	r3, #46	; 0x2e
 8009cfe:	d1ef      	bne.n	8009ce0 <create_name+0x198>

	i = b = 0; ni = 8;
 8009d00:	2326      	movs	r3, #38	; 0x26
 8009d02:	18fb      	adds	r3, r7, r3
 8009d04:	2200      	movs	r2, #0
 8009d06:	701a      	strb	r2, [r3, #0]
 8009d08:	2300      	movs	r3, #0
 8009d0a:	623b      	str	r3, [r7, #32]
 8009d0c:	2308      	movs	r3, #8
 8009d0e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009d10:	69bb      	ldr	r3, [r7, #24]
 8009d12:	1c5a      	adds	r2, r3, #1
 8009d14:	61ba      	str	r2, [r7, #24]
 8009d16:	005b      	lsls	r3, r3, #1
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	18d2      	adds	r2, r2, r3
 8009d1c:	2124      	movs	r1, #36	; 0x24
 8009d1e:	187b      	adds	r3, r7, r1
 8009d20:	8812      	ldrh	r2, [r2, #0]
 8009d22:	801a      	strh	r2, [r3, #0]
		if (!w) break;					/* Break on end of the LFN */
 8009d24:	000a      	movs	r2, r1
 8009d26:	18bb      	adds	r3, r7, r2
 8009d28:	881b      	ldrh	r3, [r3, #0]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d100      	bne.n	8009d30 <create_name+0x1e8>
 8009d2e:	e0b1      	b.n	8009e94 <create_name+0x34c>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009d30:	18bb      	adds	r3, r7, r2
 8009d32:	881b      	ldrh	r3, [r3, #0]
 8009d34:	2b20      	cmp	r3, #32
 8009d36:	d007      	beq.n	8009d48 <create_name+0x200>
 8009d38:	18bb      	adds	r3, r7, r2
 8009d3a:	881b      	ldrh	r3, [r3, #0]
 8009d3c:	2b2e      	cmp	r3, #46	; 0x2e
 8009d3e:	d10b      	bne.n	8009d58 <create_name+0x210>
 8009d40:	69ba      	ldr	r2, [r7, #24]
 8009d42:	697b      	ldr	r3, [r7, #20]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d007      	beq.n	8009d58 <create_name+0x210>
			cf |= NS_LOSS | NS_LFN; continue;
 8009d48:	2227      	movs	r2, #39	; 0x27
 8009d4a:	18bb      	adds	r3, r7, r2
 8009d4c:	18ba      	adds	r2, r7, r2
 8009d4e:	7812      	ldrb	r2, [r2, #0]
 8009d50:	2103      	movs	r1, #3
 8009d52:	430a      	orrs	r2, r1
 8009d54:	701a      	strb	r2, [r3, #0]
 8009d56:	e09c      	b.n	8009e92 <create_name+0x34a>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009d58:	6a3a      	ldr	r2, [r7, #32]
 8009d5a:	69fb      	ldr	r3, [r7, #28]
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d203      	bcs.n	8009d68 <create_name+0x220>
 8009d60:	69ba      	ldr	r2, [r7, #24]
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d127      	bne.n	8009db8 <create_name+0x270>
			if (ni == 11) {				/* Long extension */
 8009d68:	69fb      	ldr	r3, [r7, #28]
 8009d6a:	2b0b      	cmp	r3, #11
 8009d6c:	d107      	bne.n	8009d7e <create_name+0x236>
				cf |= NS_LOSS | NS_LFN; break;
 8009d6e:	2227      	movs	r2, #39	; 0x27
 8009d70:	18bb      	adds	r3, r7, r2
 8009d72:	18ba      	adds	r2, r7, r2
 8009d74:	7812      	ldrb	r2, [r2, #0]
 8009d76:	2103      	movs	r1, #3
 8009d78:	430a      	orrs	r2, r1
 8009d7a:	701a      	strb	r2, [r3, #0]
 8009d7c:	e095      	b.n	8009eaa <create_name+0x362>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009d7e:	69ba      	ldr	r2, [r7, #24]
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	429a      	cmp	r2, r3
 8009d84:	d006      	beq.n	8009d94 <create_name+0x24c>
 8009d86:	2227      	movs	r2, #39	; 0x27
 8009d88:	18bb      	adds	r3, r7, r2
 8009d8a:	18ba      	adds	r2, r7, r2
 8009d8c:	7812      	ldrb	r2, [r2, #0]
 8009d8e:	2103      	movs	r1, #3
 8009d90:	430a      	orrs	r2, r1
 8009d92:	701a      	strb	r2, [r3, #0]
			if (si > di) break;			/* No extension */
 8009d94:	69ba      	ldr	r2, [r7, #24]
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	429a      	cmp	r2, r3
 8009d9a:	d900      	bls.n	8009d9e <create_name+0x256>
 8009d9c:	e084      	b.n	8009ea8 <create_name+0x360>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	61bb      	str	r3, [r7, #24]
 8009da2:	2308      	movs	r3, #8
 8009da4:	623b      	str	r3, [r7, #32]
 8009da6:	230b      	movs	r3, #11
 8009da8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009daa:	2226      	movs	r2, #38	; 0x26
 8009dac:	18bb      	adds	r3, r7, r2
 8009dae:	18ba      	adds	r2, r7, r2
 8009db0:	7812      	ldrb	r2, [r2, #0]
 8009db2:	0092      	lsls	r2, r2, #2
 8009db4:	701a      	strb	r2, [r3, #0]
 8009db6:	e06c      	b.n	8009e92 <create_name+0x34a>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009db8:	2524      	movs	r5, #36	; 0x24
 8009dba:	197b      	adds	r3, r7, r5
 8009dbc:	881b      	ldrh	r3, [r3, #0]
 8009dbe:	2b7f      	cmp	r3, #127	; 0x7f
 8009dc0:	d91a      	bls.n	8009df8 <create_name+0x2b0>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009dc2:	197c      	adds	r4, r7, r5
 8009dc4:	197b      	adds	r3, r7, r5
 8009dc6:	881b      	ldrh	r3, [r3, #0]
 8009dc8:	2100      	movs	r1, #0
 8009dca:	0018      	movs	r0, r3
 8009dcc:	f001 f96c 	bl	800b0a8 <ff_convert>
 8009dd0:	0003      	movs	r3, r0
 8009dd2:	8023      	strh	r3, [r4, #0]
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009dd4:	197b      	adds	r3, r7, r5
 8009dd6:	881b      	ldrh	r3, [r3, #0]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d006      	beq.n	8009dea <create_name+0x2a2>
 8009ddc:	197b      	adds	r3, r7, r5
 8009dde:	881b      	ldrh	r3, [r3, #0]
 8009de0:	3b80      	subs	r3, #128	; 0x80
 8009de2:	4a2f      	ldr	r2, [pc, #188]	; (8009ea0 <create_name+0x358>)
 8009de4:	5cd2      	ldrb	r2, [r2, r3]
 8009de6:	197b      	adds	r3, r7, r5
 8009de8:	801a      	strh	r2, [r3, #0]
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009dea:	2227      	movs	r2, #39	; 0x27
 8009dec:	18bb      	adds	r3, r7, r2
 8009dee:	18ba      	adds	r2, r7, r2
 8009df0:	7812      	ldrb	r2, [r2, #0]
 8009df2:	2102      	movs	r1, #2
 8009df4:	430a      	orrs	r2, r1
 8009df6:	701a      	strb	r2, [r3, #0]
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009df8:	2224      	movs	r2, #36	; 0x24
 8009dfa:	18bb      	adds	r3, r7, r2
 8009dfc:	881b      	ldrh	r3, [r3, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d008      	beq.n	8009e14 <create_name+0x2cc>
 8009e02:	18bb      	adds	r3, r7, r2
 8009e04:	881a      	ldrh	r2, [r3, #0]
 8009e06:	4b27      	ldr	r3, [pc, #156]	; (8009ea4 <create_name+0x35c>)
 8009e08:	0011      	movs	r1, r2
 8009e0a:	0018      	movs	r0, r3
 8009e0c:	f7fe fb6f 	bl	80084ee <chk_chr>
 8009e10:	1e03      	subs	r3, r0, #0
 8009e12:	d00b      	beq.n	8009e2c <create_name+0x2e4>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009e14:	2324      	movs	r3, #36	; 0x24
 8009e16:	18fb      	adds	r3, r7, r3
 8009e18:	225f      	movs	r2, #95	; 0x5f
 8009e1a:	801a      	strh	r2, [r3, #0]
 8009e1c:	2227      	movs	r2, #39	; 0x27
 8009e1e:	18bb      	adds	r3, r7, r2
 8009e20:	18ba      	adds	r2, r7, r2
 8009e22:	7812      	ldrb	r2, [r2, #0]
 8009e24:	2103      	movs	r1, #3
 8009e26:	430a      	orrs	r2, r1
 8009e28:	701a      	strb	r2, [r3, #0]
 8009e2a:	e025      	b.n	8009e78 <create_name+0x330>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009e2c:	2224      	movs	r2, #36	; 0x24
 8009e2e:	18bb      	adds	r3, r7, r2
 8009e30:	881b      	ldrh	r3, [r3, #0]
 8009e32:	2b40      	cmp	r3, #64	; 0x40
 8009e34:	d90b      	bls.n	8009e4e <create_name+0x306>
 8009e36:	18bb      	adds	r3, r7, r2
 8009e38:	881b      	ldrh	r3, [r3, #0]
 8009e3a:	2b5a      	cmp	r3, #90	; 0x5a
 8009e3c:	d807      	bhi.n	8009e4e <create_name+0x306>
					b |= 2;
 8009e3e:	2226      	movs	r2, #38	; 0x26
 8009e40:	18bb      	adds	r3, r7, r2
 8009e42:	18ba      	adds	r2, r7, r2
 8009e44:	7812      	ldrb	r2, [r2, #0]
 8009e46:	2102      	movs	r1, #2
 8009e48:	430a      	orrs	r2, r1
 8009e4a:	701a      	strb	r2, [r3, #0]
 8009e4c:	e014      	b.n	8009e78 <create_name+0x330>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009e4e:	2024      	movs	r0, #36	; 0x24
 8009e50:	183b      	adds	r3, r7, r0
 8009e52:	881b      	ldrh	r3, [r3, #0]
 8009e54:	2b60      	cmp	r3, #96	; 0x60
 8009e56:	d90f      	bls.n	8009e78 <create_name+0x330>
 8009e58:	183b      	adds	r3, r7, r0
 8009e5a:	881b      	ldrh	r3, [r3, #0]
 8009e5c:	2b7a      	cmp	r3, #122	; 0x7a
 8009e5e:	d80b      	bhi.n	8009e78 <create_name+0x330>
						b |= 1; w -= 0x20;
 8009e60:	2226      	movs	r2, #38	; 0x26
 8009e62:	18bb      	adds	r3, r7, r2
 8009e64:	18ba      	adds	r2, r7, r2
 8009e66:	7812      	ldrb	r2, [r2, #0]
 8009e68:	2101      	movs	r1, #1
 8009e6a:	430a      	orrs	r2, r1
 8009e6c:	701a      	strb	r2, [r3, #0]
 8009e6e:	183b      	adds	r3, r7, r0
 8009e70:	183a      	adds	r2, r7, r0
 8009e72:	8812      	ldrh	r2, [r2, #0]
 8009e74:	3a20      	subs	r2, #32
 8009e76:	801a      	strh	r2, [r3, #0]
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009e78:	6a3b      	ldr	r3, [r7, #32]
 8009e7a:	1c5a      	adds	r2, r3, #1
 8009e7c:	623a      	str	r2, [r7, #32]
 8009e7e:	2224      	movs	r2, #36	; 0x24
 8009e80:	18ba      	adds	r2, r7, r2
 8009e82:	8812      	ldrh	r2, [r2, #0]
 8009e84:	b2d0      	uxtb	r0, r2
 8009e86:	687a      	ldr	r2, [r7, #4]
 8009e88:	2124      	movs	r1, #36	; 0x24
 8009e8a:	18d3      	adds	r3, r2, r3
 8009e8c:	185b      	adds	r3, r3, r1
 8009e8e:	1c02      	adds	r2, r0, #0
 8009e90:	701a      	strb	r2, [r3, #0]
		w = lfn[si++];					/* Get an LFN character */
 8009e92:	e73d      	b.n	8009d10 <create_name+0x1c8>
		if (!w) break;					/* Break on end of the LFN */
 8009e94:	46c0      	nop			; (mov r8, r8)
 8009e96:	e008      	b.n	8009eaa <create_name+0x362>
 8009e98:	0800bd6c 	.word	0x0800bd6c
 8009e9c:	7fffffff 	.word	0x7fffffff
 8009ea0:	0800c514 	.word	0x0800c514
 8009ea4:	0800bd78 	.word	0x0800bd78
			if (si > di) break;			/* No extension */
 8009ea8:	46c0      	nop			; (mov r8, r8)
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2224      	movs	r2, #36	; 0x24
 8009eae:	5c9b      	ldrb	r3, [r3, r2]
 8009eb0:	2be5      	cmp	r3, #229	; 0xe5
 8009eb2:	d103      	bne.n	8009ebc <create_name+0x374>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2224      	movs	r2, #36	; 0x24
 8009eb8:	2105      	movs	r1, #5
 8009eba:	5499      	strb	r1, [r3, r2]

	if (ni == 8) b <<= 2;
 8009ebc:	69fb      	ldr	r3, [r7, #28]
 8009ebe:	2b08      	cmp	r3, #8
 8009ec0:	d105      	bne.n	8009ece <create_name+0x386>
 8009ec2:	2226      	movs	r2, #38	; 0x26
 8009ec4:	18bb      	adds	r3, r7, r2
 8009ec6:	18ba      	adds	r2, r7, r2
 8009ec8:	7812      	ldrb	r2, [r2, #0]
 8009eca:	0092      	lsls	r2, r2, #2
 8009ecc:	701a      	strb	r2, [r3, #0]
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009ece:	2126      	movs	r1, #38	; 0x26
 8009ed0:	187b      	adds	r3, r7, r1
 8009ed2:	781b      	ldrb	r3, [r3, #0]
 8009ed4:	220c      	movs	r2, #12
 8009ed6:	4013      	ands	r3, r2
 8009ed8:	2b0c      	cmp	r3, #12
 8009eda:	d005      	beq.n	8009ee8 <create_name+0x3a0>
 8009edc:	187b      	adds	r3, r7, r1
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	2203      	movs	r2, #3
 8009ee2:	4013      	ands	r3, r2
 8009ee4:	2b03      	cmp	r3, #3
 8009ee6:	d106      	bne.n	8009ef6 <create_name+0x3ae>
 8009ee8:	2227      	movs	r2, #39	; 0x27
 8009eea:	18bb      	adds	r3, r7, r2
 8009eec:	18ba      	adds	r2, r7, r2
 8009eee:	7812      	ldrb	r2, [r2, #0]
 8009ef0:	2102      	movs	r1, #2
 8009ef2:	430a      	orrs	r2, r1
 8009ef4:	701a      	strb	r2, [r3, #0]
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009ef6:	2127      	movs	r1, #39	; 0x27
 8009ef8:	187b      	adds	r3, r7, r1
 8009efa:	781b      	ldrb	r3, [r3, #0]
 8009efc:	2202      	movs	r2, #2
 8009efe:	4013      	ands	r3, r2
 8009f00:	d11a      	bne.n	8009f38 <create_name+0x3f0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009f02:	2326      	movs	r3, #38	; 0x26
 8009f04:	18fb      	adds	r3, r7, r3
 8009f06:	781b      	ldrb	r3, [r3, #0]
 8009f08:	2203      	movs	r2, #3
 8009f0a:	4013      	ands	r3, r2
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d105      	bne.n	8009f1c <create_name+0x3d4>
 8009f10:	187b      	adds	r3, r7, r1
 8009f12:	187a      	adds	r2, r7, r1
 8009f14:	7812      	ldrb	r2, [r2, #0]
 8009f16:	2110      	movs	r1, #16
 8009f18:	430a      	orrs	r2, r1
 8009f1a:	701a      	strb	r2, [r3, #0]
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009f1c:	2326      	movs	r3, #38	; 0x26
 8009f1e:	18fb      	adds	r3, r7, r3
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	220c      	movs	r2, #12
 8009f24:	4013      	ands	r3, r2
 8009f26:	2b04      	cmp	r3, #4
 8009f28:	d106      	bne.n	8009f38 <create_name+0x3f0>
 8009f2a:	2227      	movs	r2, #39	; 0x27
 8009f2c:	18bb      	adds	r3, r7, r2
 8009f2e:	18ba      	adds	r2, r7, r2
 8009f30:	7812      	ldrb	r2, [r2, #0]
 8009f32:	2108      	movs	r1, #8
 8009f34:	430a      	orrs	r2, r1
 8009f36:	701a      	strb	r2, [r3, #0]
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2227      	movs	r2, #39	; 0x27
 8009f3c:	18ba      	adds	r2, r7, r2
 8009f3e:	212f      	movs	r1, #47	; 0x2f
 8009f40:	7812      	ldrb	r2, [r2, #0]
 8009f42:	545a      	strb	r2, [r3, r1]

	return FR_OK;
 8009f44:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8009f46:	0018      	movs	r0, r3
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	b00a      	add	sp, #40	; 0x28
 8009f4c:	bdb0      	pop	{r4, r5, r7, pc}
 8009f4e:	46c0      	nop			; (mov r8, r8)

08009f50 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009f50:	b5b0      	push	{r4, r5, r7, lr}
 8009f52:	b086      	sub	sp, #24
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	6078      	str	r0, [r7, #4]
 8009f58:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009f64:	e002      	b.n	8009f6c <follow_path+0x1c>
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	3301      	adds	r3, #1
 8009f6a:	603b      	str	r3, [r7, #0]
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	2b2f      	cmp	r3, #47	; 0x2f
 8009f72:	d0f8      	beq.n	8009f66 <follow_path+0x16>
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	781b      	ldrb	r3, [r3, #0]
 8009f78:	2b5c      	cmp	r3, #92	; 0x5c
 8009f7a:	d0f4      	beq.n	8009f66 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	781b      	ldrb	r3, [r3, #0]
 8009f86:	2b1f      	cmp	r3, #31
 8009f88:	d80d      	bhi.n	8009fa6 <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	222f      	movs	r2, #47	; 0x2f
 8009f8e:	2180      	movs	r1, #128	; 0x80
 8009f90:	5499      	strb	r1, [r3, r2]
		res = dir_sdi(dp, 0);
 8009f92:	2317      	movs	r3, #23
 8009f94:	18fc      	adds	r4, r7, r3
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2100      	movs	r1, #0
 8009f9a:	0018      	movs	r0, r3
 8009f9c:	f7ff f83a 	bl	8009014 <dir_sdi>
 8009fa0:	0003      	movs	r3, r0
 8009fa2:	7023      	strb	r3, [r4, #0]
 8009fa4:	e052      	b.n	800a04c <follow_path+0xfc>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009fa6:	2517      	movs	r5, #23
 8009fa8:	197c      	adds	r4, r7, r5
 8009faa:	003a      	movs	r2, r7
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	0011      	movs	r1, r2
 8009fb0:	0018      	movs	r0, r3
 8009fb2:	f7ff fdc9 	bl	8009b48 <create_name>
 8009fb6:	0003      	movs	r3, r0
 8009fb8:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8009fba:	197b      	adds	r3, r7, r5
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d13f      	bne.n	800a042 <follow_path+0xf2>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009fc2:	197c      	adds	r4, r7, r5
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	0018      	movs	r0, r3
 8009fc8:	f7ff fbb3 	bl	8009732 <dir_find>
 8009fcc:	0003      	movs	r3, r0
 8009fce:	7023      	strb	r3, [r4, #0]
			ns = dp->fn[NSFLAG];
 8009fd0:	200b      	movs	r0, #11
 8009fd2:	183b      	adds	r3, r7, r0
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	212f      	movs	r1, #47	; 0x2f
 8009fd8:	5c52      	ldrb	r2, [r2, r1]
 8009fda:	701a      	strb	r2, [r3, #0]
			if (res != FR_OK) {				/* Failed to find the object */
 8009fdc:	197b      	adds	r3, r7, r5
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d00c      	beq.n	8009ffe <follow_path+0xae>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009fe4:	197b      	adds	r3, r7, r5
 8009fe6:	781b      	ldrb	r3, [r3, #0]
 8009fe8:	2b04      	cmp	r3, #4
 8009fea:	d12c      	bne.n	800a046 <follow_path+0xf6>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009fec:	183b      	adds	r3, r7, r0
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	2204      	movs	r2, #4
 8009ff2:	4013      	ands	r3, r2
 8009ff4:	d127      	bne.n	800a046 <follow_path+0xf6>
 8009ff6:	197b      	adds	r3, r7, r5
 8009ff8:	2205      	movs	r2, #5
 8009ffa:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 8009ffc:	e023      	b.n	800a046 <follow_path+0xf6>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009ffe:	230b      	movs	r3, #11
 800a000:	18fb      	adds	r3, r7, r3
 800a002:	781b      	ldrb	r3, [r3, #0]
 800a004:	2204      	movs	r2, #4
 800a006:	4013      	ands	r3, r2
 800a008:	d11f      	bne.n	800a04a <follow_path+0xfa>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	799b      	ldrb	r3, [r3, #6]
 800a00e:	001a      	movs	r2, r3
 800a010:	2310      	movs	r3, #16
 800a012:	4013      	ands	r3, r2
 800a014:	d104      	bne.n	800a020 <follow_path+0xd0>
				res = FR_NO_PATH; break;
 800a016:	2317      	movs	r3, #23
 800a018:	18fb      	adds	r3, r7, r3
 800a01a:	2205      	movs	r2, #5
 800a01c:	701a      	strb	r2, [r3, #0]
 800a01e:	e015      	b.n	800a04c <follow_path+0xfc>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	3334      	adds	r3, #52	; 0x34
 800a024:	001a      	movs	r2, r3
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	695b      	ldr	r3, [r3, #20]
 800a02a:	05db      	lsls	r3, r3, #23
 800a02c:	0ddb      	lsrs	r3, r3, #23
 800a02e:	18d2      	adds	r2, r2, r3
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	0011      	movs	r1, r2
 800a034:	0018      	movs	r0, r3
 800a036:	f7ff f98c 	bl	8009352 <ld_clust>
 800a03a:	0002      	movs	r2, r0
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a040:	e7b1      	b.n	8009fa6 <follow_path+0x56>
			if (res != FR_OK) break;
 800a042:	46c0      	nop			; (mov r8, r8)
 800a044:	e002      	b.n	800a04c <follow_path+0xfc>
				break;
 800a046:	46c0      	nop			; (mov r8, r8)
 800a048:	e000      	b.n	800a04c <follow_path+0xfc>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a04a:	46c0      	nop			; (mov r8, r8)
			}
		}
	}

	return res;
 800a04c:	2317      	movs	r3, #23
 800a04e:	18fb      	adds	r3, r7, r3
 800a050:	781b      	ldrb	r3, [r3, #0]
}
 800a052:	0018      	movs	r0, r3
 800a054:	46bd      	mov	sp, r7
 800a056:	b006      	add	sp, #24
 800a058:	bdb0      	pop	{r4, r5, r7, pc}

0800a05a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b086      	sub	sp, #24
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a062:	2301      	movs	r3, #1
 800a064:	425b      	negs	r3, r3
 800a066:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d031      	beq.n	800a0d4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	617b      	str	r3, [r7, #20]
 800a076:	e002      	b.n	800a07e <get_ldnumber+0x24>
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	3301      	adds	r3, #1
 800a07c:	617b      	str	r3, [r7, #20]
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	781b      	ldrb	r3, [r3, #0]
 800a082:	2b1f      	cmp	r3, #31
 800a084:	d903      	bls.n	800a08e <get_ldnumber+0x34>
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	781b      	ldrb	r3, [r3, #0]
 800a08a:	2b3a      	cmp	r3, #58	; 0x3a
 800a08c:	d1f4      	bne.n	800a078 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	2b3a      	cmp	r3, #58	; 0x3a
 800a094:	d11c      	bne.n	800a0d0 <get_ldnumber+0x76>
			tp = *path;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	1c5a      	adds	r2, r3, #1
 800a0a0:	60fa      	str	r2, [r7, #12]
 800a0a2:	781b      	ldrb	r3, [r3, #0]
 800a0a4:	3b30      	subs	r3, #48	; 0x30
 800a0a6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	2b09      	cmp	r3, #9
 800a0ac:	d80e      	bhi.n	800a0cc <get_ldnumber+0x72>
 800a0ae:	68fa      	ldr	r2, [r7, #12]
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d10a      	bne.n	800a0cc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d107      	bne.n	800a0cc <get_ldnumber+0x72>
					vol = (int)i;
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a0c0:	697b      	ldr	r3, [r7, #20]
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	617b      	str	r3, [r7, #20]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	697a      	ldr	r2, [r7, #20]
 800a0ca:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	e002      	b.n	800a0d6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a0d4:	693b      	ldr	r3, [r7, #16]
}
 800a0d6:	0018      	movs	r0, r3
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	b006      	add	sp, #24
 800a0dc:	bd80      	pop	{r7, pc}
	...

0800a0e0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	70da      	strb	r2, [r3, #3]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	4252      	negs	r2, r2
 800a0f6:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a0f8:	683a      	ldr	r2, [r7, #0]
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	0011      	movs	r1, r2
 800a0fe:	0018      	movs	r0, r3
 800a100:	f7fe fbc0 	bl	8008884 <move_window>
 800a104:	1e03      	subs	r3, r0, #0
 800a106:	d001      	beq.n	800a10c <check_fs+0x2c>
 800a108:	2304      	movs	r3, #4
 800a10a:	e037      	b.n	800a17c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	3334      	adds	r3, #52	; 0x34
 800a110:	33ff      	adds	r3, #255	; 0xff
 800a112:	33ff      	adds	r3, #255	; 0xff
 800a114:	0018      	movs	r0, r3
 800a116:	f7fe f909 	bl	800832c <ld_word>
 800a11a:	0003      	movs	r3, r0
 800a11c:	001a      	movs	r2, r3
 800a11e:	4b19      	ldr	r3, [pc, #100]	; (800a184 <check_fs+0xa4>)
 800a120:	429a      	cmp	r2, r3
 800a122:	d001      	beq.n	800a128 <check_fs+0x48>
 800a124:	2303      	movs	r3, #3
 800a126:	e029      	b.n	800a17c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2234      	movs	r2, #52	; 0x34
 800a12c:	5c9b      	ldrb	r3, [r3, r2]
 800a12e:	2be9      	cmp	r3, #233	; 0xe9
 800a130:	d009      	beq.n	800a146 <check_fs+0x66>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2234      	movs	r2, #52	; 0x34
 800a136:	5c9b      	ldrb	r3, [r3, r2]
 800a138:	2beb      	cmp	r3, #235	; 0xeb
 800a13a:	d11e      	bne.n	800a17a <check_fs+0x9a>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2236      	movs	r2, #54	; 0x36
 800a140:	5c9b      	ldrb	r3, [r3, r2]
 800a142:	2b90      	cmp	r3, #144	; 0x90
 800a144:	d119      	bne.n	800a17a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	3334      	adds	r3, #52	; 0x34
 800a14a:	3336      	adds	r3, #54	; 0x36
 800a14c:	0018      	movs	r0, r3
 800a14e:	f7fe f908 	bl	8008362 <ld_dword>
 800a152:	0003      	movs	r3, r0
 800a154:	021b      	lsls	r3, r3, #8
 800a156:	0a1b      	lsrs	r3, r3, #8
 800a158:	4a0b      	ldr	r2, [pc, #44]	; (800a188 <check_fs+0xa8>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d101      	bne.n	800a162 <check_fs+0x82>
 800a15e:	2300      	movs	r3, #0
 800a160:	e00c      	b.n	800a17c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	3334      	adds	r3, #52	; 0x34
 800a166:	3352      	adds	r3, #82	; 0x52
 800a168:	0018      	movs	r0, r3
 800a16a:	f7fe f8fa 	bl	8008362 <ld_dword>
 800a16e:	0003      	movs	r3, r0
 800a170:	4a06      	ldr	r2, [pc, #24]	; (800a18c <check_fs+0xac>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d101      	bne.n	800a17a <check_fs+0x9a>
 800a176:	2300      	movs	r3, #0
 800a178:	e000      	b.n	800a17c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a17a:	2302      	movs	r3, #2
}
 800a17c:	0018      	movs	r0, r3
 800a17e:	46bd      	mov	sp, r7
 800a180:	b002      	add	sp, #8
 800a182:	bd80      	pop	{r7, pc}
 800a184:	0000aa55 	.word	0x0000aa55
 800a188:	00544146 	.word	0x00544146
 800a18c:	33544146 	.word	0x33544146

0800a190 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a190:	b5b0      	push	{r4, r5, r7, lr}
 800a192:	b096      	sub	sp, #88	; 0x58
 800a194:	af00      	add	r7, sp, #0
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	1dfb      	adds	r3, r7, #7
 800a19c:	701a      	strb	r2, [r3, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	0018      	movs	r0, r3
 800a1a8:	f7ff ff57 	bl	800a05a <get_ldnumber>
 800a1ac:	0003      	movs	r3, r0
 800a1ae:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a1b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	da01      	bge.n	800a1ba <find_volume+0x2a>
 800a1b6:	230b      	movs	r3, #11
 800a1b8:	e24e      	b.n	800a658 <find_volume+0x4c8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a1ba:	4bcc      	ldr	r3, [pc, #816]	; (800a4ec <find_volume+0x35c>)
 800a1bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a1be:	0092      	lsls	r2, r2, #2
 800a1c0:	58d3      	ldr	r3, [r2, r3]
 800a1c2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a1c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d101      	bne.n	800a1ce <find_volume+0x3e>
 800a1ca:	230c      	movs	r3, #12
 800a1cc:	e244      	b.n	800a658 <find_volume+0x4c8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a1d2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a1d4:	1dfb      	adds	r3, r7, #7
 800a1d6:	1dfa      	adds	r2, r7, #7
 800a1d8:	7812      	ldrb	r2, [r2, #0]
 800a1da:	2101      	movs	r1, #1
 800a1dc:	438a      	bics	r2, r1
 800a1de:	701a      	strb	r2, [r3, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a1e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1e2:	781b      	ldrb	r3, [r3, #0]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d01b      	beq.n	800a220 <find_volume+0x90>
		stat = disk_status(fs->drv);
 800a1e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ea:	785b      	ldrb	r3, [r3, #1]
 800a1ec:	2537      	movs	r5, #55	; 0x37
 800a1ee:	197c      	adds	r4, r7, r5
 800a1f0:	0018      	movs	r0, r3
 800a1f2:	f7fd ffd1 	bl	8008198 <disk_status>
 800a1f6:	0003      	movs	r3, r0
 800a1f8:	7023      	strb	r3, [r4, #0]
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a1fa:	0029      	movs	r1, r5
 800a1fc:	187b      	adds	r3, r7, r1
 800a1fe:	781b      	ldrb	r3, [r3, #0]
 800a200:	2201      	movs	r2, #1
 800a202:	4013      	ands	r3, r2
 800a204:	d10c      	bne.n	800a220 <find_volume+0x90>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a206:	1dfb      	adds	r3, r7, #7
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d006      	beq.n	800a21c <find_volume+0x8c>
 800a20e:	187b      	adds	r3, r7, r1
 800a210:	781b      	ldrb	r3, [r3, #0]
 800a212:	2204      	movs	r2, #4
 800a214:	4013      	ands	r3, r2
 800a216:	d001      	beq.n	800a21c <find_volume+0x8c>
				return FR_WRITE_PROTECTED;
 800a218:	230a      	movs	r3, #10
 800a21a:	e21d      	b.n	800a658 <find_volume+0x4c8>
			}
			return FR_OK;				/* The file system object is valid */
 800a21c:	2300      	movs	r3, #0
 800a21e:	e21b      	b.n	800a658 <find_volume+0x4c8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a222:	2200      	movs	r2, #0
 800a224:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a226:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a228:	b2da      	uxtb	r2, r3
 800a22a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a22c:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a22e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a230:	785b      	ldrb	r3, [r3, #1]
 800a232:	2537      	movs	r5, #55	; 0x37
 800a234:	197c      	adds	r4, r7, r5
 800a236:	0018      	movs	r0, r3
 800a238:	f7fd ffd0 	bl	80081dc <disk_initialize>
 800a23c:	0003      	movs	r3, r0
 800a23e:	7023      	strb	r3, [r4, #0]
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a240:	197b      	adds	r3, r7, r5
 800a242:	781b      	ldrb	r3, [r3, #0]
 800a244:	2201      	movs	r2, #1
 800a246:	4013      	ands	r3, r2
 800a248:	d001      	beq.n	800a24e <find_volume+0xbe>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a24a:	2303      	movs	r3, #3
 800a24c:	e204      	b.n	800a658 <find_volume+0x4c8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a24e:	1dfb      	adds	r3, r7, #7
 800a250:	781b      	ldrb	r3, [r3, #0]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d007      	beq.n	800a266 <find_volume+0xd6>
 800a256:	2337      	movs	r3, #55	; 0x37
 800a258:	18fb      	adds	r3, r7, r3
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	2204      	movs	r2, #4
 800a25e:	4013      	ands	r3, r2
 800a260:	d001      	beq.n	800a266 <find_volume+0xd6>
		return FR_WRITE_PROTECTED;
 800a262:	230a      	movs	r3, #10
 800a264:	e1f8      	b.n	800a658 <find_volume+0x4c8>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a266:	2300      	movs	r3, #0
 800a268:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a26a:	2557      	movs	r5, #87	; 0x57
 800a26c:	197c      	adds	r4, r7, r5
 800a26e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a272:	0011      	movs	r1, r2
 800a274:	0018      	movs	r0, r3
 800a276:	f7ff ff33 	bl	800a0e0 <check_fs>
 800a27a:	0003      	movs	r3, r0
 800a27c:	7023      	strb	r3, [r4, #0]
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a27e:	197b      	adds	r3, r7, r5
 800a280:	781b      	ldrb	r3, [r3, #0]
 800a282:	2b02      	cmp	r3, #2
 800a284:	d14b      	bne.n	800a31e <find_volume+0x18e>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a286:	2300      	movs	r3, #0
 800a288:	643b      	str	r3, [r7, #64]	; 0x40
 800a28a:	e01d      	b.n	800a2c8 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a28e:	3334      	adds	r3, #52	; 0x34
 800a290:	001a      	movs	r2, r3
 800a292:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a294:	011b      	lsls	r3, r3, #4
 800a296:	33bf      	adds	r3, #191	; 0xbf
 800a298:	33ff      	adds	r3, #255	; 0xff
 800a29a:	18d3      	adds	r3, r2, r3
 800a29c:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a29e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2a0:	3304      	adds	r3, #4
 800a2a2:	781b      	ldrb	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d006      	beq.n	800a2b6 <find_volume+0x126>
 800a2a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2aa:	3308      	adds	r3, #8
 800a2ac:	0018      	movs	r0, r3
 800a2ae:	f7fe f858 	bl	8008362 <ld_dword>
 800a2b2:	0003      	movs	r3, r0
 800a2b4:	e000      	b.n	800a2b8 <find_volume+0x128>
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	2214      	movs	r2, #20
 800a2ba:	18ba      	adds	r2, r7, r2
 800a2bc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a2be:	0089      	lsls	r1, r1, #2
 800a2c0:	508b      	str	r3, [r1, r2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a2c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2c4:	3301      	adds	r3, #1
 800a2c6:	643b      	str	r3, [r7, #64]	; 0x40
 800a2c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2ca:	2b03      	cmp	r3, #3
 800a2cc:	d9de      	bls.n	800a28c <find_volume+0xfc>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800a2d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d002      	beq.n	800a2de <find_volume+0x14e>
 800a2d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2da:	3b01      	subs	r3, #1
 800a2dc:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a2de:	2314      	movs	r3, #20
 800a2e0:	18fb      	adds	r3, r7, r3
 800a2e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a2e4:	0092      	lsls	r2, r2, #2
 800a2e6:	58d3      	ldr	r3, [r2, r3]
 800a2e8:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a2ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d008      	beq.n	800a302 <find_volume+0x172>
 800a2f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a2f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2f4:	0011      	movs	r1, r2
 800a2f6:	0018      	movs	r0, r3
 800a2f8:	f7ff fef2 	bl	800a0e0 <check_fs>
 800a2fc:	0003      	movs	r3, r0
 800a2fe:	001a      	movs	r2, r3
 800a300:	e000      	b.n	800a304 <find_volume+0x174>
 800a302:	2203      	movs	r2, #3
 800a304:	2157      	movs	r1, #87	; 0x57
 800a306:	187b      	adds	r3, r7, r1
 800a308:	701a      	strb	r2, [r3, #0]
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a30a:	187b      	adds	r3, r7, r1
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	2b01      	cmp	r3, #1
 800a310:	d905      	bls.n	800a31e <find_volume+0x18e>
 800a312:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a314:	3301      	adds	r3, #1
 800a316:	643b      	str	r3, [r7, #64]	; 0x40
 800a318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a31a:	2b03      	cmp	r3, #3
 800a31c:	d9df      	bls.n	800a2de <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a31e:	2357      	movs	r3, #87	; 0x57
 800a320:	18fb      	adds	r3, r7, r3
 800a322:	781b      	ldrb	r3, [r3, #0]
 800a324:	2b04      	cmp	r3, #4
 800a326:	d101      	bne.n	800a32c <find_volume+0x19c>
 800a328:	2301      	movs	r3, #1
 800a32a:	e195      	b.n	800a658 <find_volume+0x4c8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a32c:	2357      	movs	r3, #87	; 0x57
 800a32e:	18fb      	adds	r3, r7, r3
 800a330:	781b      	ldrb	r3, [r3, #0]
 800a332:	2b01      	cmp	r3, #1
 800a334:	d901      	bls.n	800a33a <find_volume+0x1aa>
 800a336:	230d      	movs	r3, #13
 800a338:	e18e      	b.n	800a658 <find_volume+0x4c8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a33a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a33c:	3334      	adds	r3, #52	; 0x34
 800a33e:	330b      	adds	r3, #11
 800a340:	0018      	movs	r0, r3
 800a342:	f7fd fff3 	bl	800832c <ld_word>
 800a346:	0003      	movs	r3, r0
 800a348:	001a      	movs	r2, r3
 800a34a:	2380      	movs	r3, #128	; 0x80
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	429a      	cmp	r2, r3
 800a350:	d001      	beq.n	800a356 <find_volume+0x1c6>
 800a352:	230d      	movs	r3, #13
 800a354:	e180      	b.n	800a658 <find_volume+0x4c8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a358:	3334      	adds	r3, #52	; 0x34
 800a35a:	3316      	adds	r3, #22
 800a35c:	0018      	movs	r0, r3
 800a35e:	f7fd ffe5 	bl	800832c <ld_word>
 800a362:	0003      	movs	r3, r0
 800a364:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a366:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d107      	bne.n	800a37c <find_volume+0x1ec>
 800a36c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a36e:	3334      	adds	r3, #52	; 0x34
 800a370:	3324      	adds	r3, #36	; 0x24
 800a372:	0018      	movs	r0, r3
 800a374:	f7fd fff5 	bl	8008362 <ld_dword>
 800a378:	0003      	movs	r3, r0
 800a37a:	64fb      	str	r3, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a37c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a37e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a380:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a384:	2244      	movs	r2, #68	; 0x44
 800a386:	5c9a      	ldrb	r2, [r3, r2]
 800a388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a38a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a38c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a38e:	789b      	ldrb	r3, [r3, #2]
 800a390:	2b01      	cmp	r3, #1
 800a392:	d005      	beq.n	800a3a0 <find_volume+0x210>
 800a394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a396:	789b      	ldrb	r3, [r3, #2]
 800a398:	2b02      	cmp	r3, #2
 800a39a:	d001      	beq.n	800a3a0 <find_volume+0x210>
 800a39c:	230d      	movs	r3, #13
 800a39e:	e15b      	b.n	800a658 <find_volume+0x4c8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a3a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a2:	789b      	ldrb	r3, [r3, #2]
 800a3a4:	001a      	movs	r2, r3
 800a3a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3a8:	4353      	muls	r3, r2
 800a3aa:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a3ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ae:	2241      	movs	r2, #65	; 0x41
 800a3b0:	5c9b      	ldrb	r3, [r3, r2]
 800a3b2:	b29a      	uxth	r2, r3
 800a3b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3b6:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a3b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ba:	895b      	ldrh	r3, [r3, #10]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d007      	beq.n	800a3d0 <find_volume+0x240>
 800a3c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3c2:	895b      	ldrh	r3, [r3, #10]
 800a3c4:	001a      	movs	r2, r3
 800a3c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3c8:	895b      	ldrh	r3, [r3, #10]
 800a3ca:	3b01      	subs	r3, #1
 800a3cc:	4013      	ands	r3, r2
 800a3ce:	d001      	beq.n	800a3d4 <find_volume+0x244>
 800a3d0:	230d      	movs	r3, #13
 800a3d2:	e141      	b.n	800a658 <find_volume+0x4c8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a3d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3d6:	3334      	adds	r3, #52	; 0x34
 800a3d8:	3311      	adds	r3, #17
 800a3da:	0018      	movs	r0, r3
 800a3dc:	f7fd ffa6 	bl	800832c <ld_word>
 800a3e0:	0003      	movs	r3, r0
 800a3e2:	001a      	movs	r2, r3
 800a3e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3e6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a3e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ea:	891b      	ldrh	r3, [r3, #8]
 800a3ec:	220f      	movs	r2, #15
 800a3ee:	4013      	ands	r3, r2
 800a3f0:	b29b      	uxth	r3, r3
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d001      	beq.n	800a3fa <find_volume+0x26a>
 800a3f6:	230d      	movs	r3, #13
 800a3f8:	e12e      	b.n	800a658 <find_volume+0x4c8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a3fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3fc:	3334      	adds	r3, #52	; 0x34
 800a3fe:	3313      	adds	r3, #19
 800a400:	0018      	movs	r0, r3
 800a402:	f7fd ff93 	bl	800832c <ld_word>
 800a406:	0003      	movs	r3, r0
 800a408:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a40a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d107      	bne.n	800a420 <find_volume+0x290>
 800a410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a412:	3334      	adds	r3, #52	; 0x34
 800a414:	3320      	adds	r3, #32
 800a416:	0018      	movs	r0, r3
 800a418:	f7fd ffa3 	bl	8008362 <ld_dword>
 800a41c:	0003      	movs	r3, r0
 800a41e:	64bb      	str	r3, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a422:	3334      	adds	r3, #52	; 0x34
 800a424:	330e      	adds	r3, #14
 800a426:	252e      	movs	r5, #46	; 0x2e
 800a428:	197c      	adds	r4, r7, r5
 800a42a:	0018      	movs	r0, r3
 800a42c:	f7fd ff7e 	bl	800832c <ld_word>
 800a430:	0003      	movs	r3, r0
 800a432:	8023      	strh	r3, [r4, #0]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a434:	197b      	adds	r3, r7, r5
 800a436:	881b      	ldrh	r3, [r3, #0]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d101      	bne.n	800a440 <find_volume+0x2b0>
 800a43c:	230d      	movs	r3, #13
 800a43e:	e10b      	b.n	800a658 <find_volume+0x4c8>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a440:	232e      	movs	r3, #46	; 0x2e
 800a442:	18fb      	adds	r3, r7, r3
 800a444:	881a      	ldrh	r2, [r3, #0]
 800a446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a448:	18d3      	adds	r3, r2, r3
 800a44a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a44c:	8912      	ldrh	r2, [r2, #8]
 800a44e:	0912      	lsrs	r2, r2, #4
 800a450:	b292      	uxth	r2, r2
 800a452:	189b      	adds	r3, r3, r2
 800a454:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a456:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a45a:	429a      	cmp	r2, r3
 800a45c:	d201      	bcs.n	800a462 <find_volume+0x2d2>
 800a45e:	230d      	movs	r3, #13
 800a460:	e0fa      	b.n	800a658 <find_volume+0x4c8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a462:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a466:	1ad2      	subs	r2, r2, r3
 800a468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a46a:	895b      	ldrh	r3, [r3, #10]
 800a46c:	0019      	movs	r1, r3
 800a46e:	0010      	movs	r0, r2
 800a470:	f7f5 fe5c 	bl	800012c <__udivsi3>
 800a474:	0003      	movs	r3, r0
 800a476:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d101      	bne.n	800a482 <find_volume+0x2f2>
 800a47e:	230d      	movs	r3, #13
 800a480:	e0ea      	b.n	800a658 <find_volume+0x4c8>
		fmt = FS_FAT32;
 800a482:	2157      	movs	r1, #87	; 0x57
 800a484:	187b      	adds	r3, r7, r1
 800a486:	2203      	movs	r2, #3
 800a488:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a48a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a48c:	4a18      	ldr	r2, [pc, #96]	; (800a4f0 <find_volume+0x360>)
 800a48e:	4293      	cmp	r3, r2
 800a490:	d802      	bhi.n	800a498 <find_volume+0x308>
 800a492:	187b      	adds	r3, r7, r1
 800a494:	2202      	movs	r2, #2
 800a496:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a49a:	4a16      	ldr	r2, [pc, #88]	; (800a4f4 <find_volume+0x364>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d803      	bhi.n	800a4a8 <find_volume+0x318>
 800a4a0:	2357      	movs	r3, #87	; 0x57
 800a4a2:	18fb      	adds	r3, r7, r3
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	701a      	strb	r2, [r3, #0]

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a4a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4aa:	1c9a      	adds	r2, r3, #2
 800a4ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4ae:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800a4b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a4b4:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a4b6:	232e      	movs	r3, #46	; 0x2e
 800a4b8:	18fb      	adds	r3, r7, r3
 800a4ba:	881a      	ldrh	r2, [r3, #0]
 800a4bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a4be:	18d2      	adds	r2, r2, r3
 800a4c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c2:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800a4c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4c8:	18d2      	adds	r2, r2, r3
 800a4ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4cc:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800a4ce:	2357      	movs	r3, #87	; 0x57
 800a4d0:	18fb      	adds	r3, r7, r3
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	2b03      	cmp	r3, #3
 800a4d6:	d123      	bne.n	800a520 <find_volume+0x390>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a4d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4da:	3334      	adds	r3, #52	; 0x34
 800a4dc:	332a      	adds	r3, #42	; 0x2a
 800a4de:	0018      	movs	r0, r3
 800a4e0:	f7fd ff24 	bl	800832c <ld_word>
 800a4e4:	1e03      	subs	r3, r0, #0
 800a4e6:	d007      	beq.n	800a4f8 <find_volume+0x368>
 800a4e8:	230d      	movs	r3, #13
 800a4ea:	e0b5      	b.n	800a658 <find_volume+0x4c8>
 800a4ec:	20000c6c 	.word	0x20000c6c
 800a4f0:	0000fff5 	.word	0x0000fff5
 800a4f4:	00000ff5 	.word	0x00000ff5
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a4f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4fa:	891b      	ldrh	r3, [r3, #8]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d001      	beq.n	800a504 <find_volume+0x374>
 800a500:	230d      	movs	r3, #13
 800a502:	e0a9      	b.n	800a658 <find_volume+0x4c8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a506:	3334      	adds	r3, #52	; 0x34
 800a508:	332c      	adds	r3, #44	; 0x2c
 800a50a:	0018      	movs	r0, r3
 800a50c:	f7fd ff29 	bl	8008362 <ld_dword>
 800a510:	0002      	movs	r2, r0
 800a512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a514:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a518:	699b      	ldr	r3, [r3, #24]
 800a51a:	009b      	lsls	r3, r3, #2
 800a51c:	647b      	str	r3, [r7, #68]	; 0x44
 800a51e:	e020      	b.n	800a562 <find_volume+0x3d2>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a522:	891b      	ldrh	r3, [r3, #8]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d101      	bne.n	800a52c <find_volume+0x39c>
 800a528:	230d      	movs	r3, #13
 800a52a:	e095      	b.n	800a658 <find_volume+0x4c8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a52c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a52e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a530:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a532:	18d2      	adds	r2, r2, r3
 800a534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a536:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a538:	2357      	movs	r3, #87	; 0x57
 800a53a:	18fb      	adds	r3, r7, r3
 800a53c:	781b      	ldrb	r3, [r3, #0]
 800a53e:	2b02      	cmp	r3, #2
 800a540:	d103      	bne.n	800a54a <find_volume+0x3ba>
 800a542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a544:	699b      	ldr	r3, [r3, #24]
 800a546:	005b      	lsls	r3, r3, #1
 800a548:	e00a      	b.n	800a560 <find_volume+0x3d0>
 800a54a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a54c:	699a      	ldr	r2, [r3, #24]
 800a54e:	0013      	movs	r3, r2
 800a550:	005b      	lsls	r3, r3, #1
 800a552:	189b      	adds	r3, r3, r2
 800a554:	085a      	lsrs	r2, r3, #1
 800a556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a558:	699b      	ldr	r3, [r3, #24]
 800a55a:	2101      	movs	r1, #1
 800a55c:	400b      	ands	r3, r1
 800a55e:	18d3      	adds	r3, r2, r3
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a560:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a564:	69da      	ldr	r2, [r3, #28]
 800a566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a568:	493d      	ldr	r1, [pc, #244]	; (800a660 <find_volume+0x4d0>)
 800a56a:	468c      	mov	ip, r1
 800a56c:	4463      	add	r3, ip
 800a56e:	0a5b      	lsrs	r3, r3, #9
 800a570:	429a      	cmp	r2, r3
 800a572:	d201      	bcs.n	800a578 <find_volume+0x3e8>
 800a574:	230d      	movs	r3, #13
 800a576:	e06f      	b.n	800a658 <find_volume+0x4c8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a57a:	2201      	movs	r2, #1
 800a57c:	4252      	negs	r2, r2
 800a57e:	615a      	str	r2, [r3, #20]
 800a580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a582:	695a      	ldr	r2, [r3, #20]
 800a584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a586:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800a588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a58a:	2280      	movs	r2, #128	; 0x80
 800a58c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a58e:	2357      	movs	r3, #87	; 0x57
 800a590:	18fb      	adds	r3, r7, r3
 800a592:	781b      	ldrb	r3, [r3, #0]
 800a594:	2b03      	cmp	r3, #3
 800a596:	d148      	bne.n	800a62a <find_volume+0x49a>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a59a:	3334      	adds	r3, #52	; 0x34
 800a59c:	3330      	adds	r3, #48	; 0x30
 800a59e:	0018      	movs	r0, r3
 800a5a0:	f7fd fec4 	bl	800832c <ld_word>
 800a5a4:	0003      	movs	r3, r0
 800a5a6:	2b01      	cmp	r3, #1
 800a5a8:	d13f      	bne.n	800a62a <find_volume+0x49a>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a5aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a5ac:	1c5a      	adds	r2, r3, #1
 800a5ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5b0:	0011      	movs	r1, r2
 800a5b2:	0018      	movs	r0, r3
 800a5b4:	f7fe f966 	bl	8008884 <move_window>
 800a5b8:	1e03      	subs	r3, r0, #0
 800a5ba:	d136      	bne.n	800a62a <find_volume+0x49a>
		{
			fs->fsi_flag = 0;
 800a5bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5be:	2200      	movs	r2, #0
 800a5c0:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a5c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5c4:	3334      	adds	r3, #52	; 0x34
 800a5c6:	33ff      	adds	r3, #255	; 0xff
 800a5c8:	33ff      	adds	r3, #255	; 0xff
 800a5ca:	0018      	movs	r0, r3
 800a5cc:	f7fd feae 	bl	800832c <ld_word>
 800a5d0:	0003      	movs	r3, r0
 800a5d2:	001a      	movs	r2, r3
 800a5d4:	4b23      	ldr	r3, [pc, #140]	; (800a664 <find_volume+0x4d4>)
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	d127      	bne.n	800a62a <find_volume+0x49a>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a5da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5dc:	3334      	adds	r3, #52	; 0x34
 800a5de:	0018      	movs	r0, r3
 800a5e0:	f7fd febf 	bl	8008362 <ld_dword>
 800a5e4:	0003      	movs	r3, r0
 800a5e6:	4a20      	ldr	r2, [pc, #128]	; (800a668 <find_volume+0x4d8>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d11e      	bne.n	800a62a <find_volume+0x49a>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a5ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5ee:	3334      	adds	r3, #52	; 0x34
 800a5f0:	33e5      	adds	r3, #229	; 0xe5
 800a5f2:	33ff      	adds	r3, #255	; 0xff
 800a5f4:	0018      	movs	r0, r3
 800a5f6:	f7fd feb4 	bl	8008362 <ld_dword>
 800a5fa:	0003      	movs	r3, r0
 800a5fc:	4a1b      	ldr	r2, [pc, #108]	; (800a66c <find_volume+0x4dc>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d113      	bne.n	800a62a <find_volume+0x49a>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a604:	3334      	adds	r3, #52	; 0x34
 800a606:	33e9      	adds	r3, #233	; 0xe9
 800a608:	33ff      	adds	r3, #255	; 0xff
 800a60a:	0018      	movs	r0, r3
 800a60c:	f7fd fea9 	bl	8008362 <ld_dword>
 800a610:	0002      	movs	r2, r0
 800a612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a614:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a618:	3334      	adds	r3, #52	; 0x34
 800a61a:	33ed      	adds	r3, #237	; 0xed
 800a61c:	33ff      	adds	r3, #255	; 0xff
 800a61e:	0018      	movs	r0, r3
 800a620:	f7fd fe9f 	bl	8008362 <ld_dword>
 800a624:	0002      	movs	r2, r0
 800a626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a628:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a62a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a62c:	2257      	movs	r2, #87	; 0x57
 800a62e:	18ba      	adds	r2, r7, r2
 800a630:	7812      	ldrb	r2, [r2, #0]
 800a632:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a634:	4b0e      	ldr	r3, [pc, #56]	; (800a670 <find_volume+0x4e0>)
 800a636:	881b      	ldrh	r3, [r3, #0]
 800a638:	3301      	adds	r3, #1
 800a63a:	b29a      	uxth	r2, r3
 800a63c:	4b0c      	ldr	r3, [pc, #48]	; (800a670 <find_volume+0x4e0>)
 800a63e:	801a      	strh	r2, [r3, #0]
 800a640:	4b0b      	ldr	r3, [pc, #44]	; (800a670 <find_volume+0x4e0>)
 800a642:	881a      	ldrh	r2, [r3, #0]
 800a644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a646:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800a648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a64a:	4a0a      	ldr	r2, [pc, #40]	; (800a674 <find_volume+0x4e4>)
 800a64c:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a64e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a650:	0018      	movs	r0, r3
 800a652:	f7fe f8af 	bl	80087b4 <clear_lock>
#endif
	return FR_OK;
 800a656:	2300      	movs	r3, #0
}
 800a658:	0018      	movs	r0, r3
 800a65a:	46bd      	mov	sp, r7
 800a65c:	b016      	add	sp, #88	; 0x58
 800a65e:	bdb0      	pop	{r4, r5, r7, pc}
 800a660:	000001ff 	.word	0x000001ff
 800a664:	0000aa55 	.word	0x0000aa55
 800a668:	41615252 	.word	0x41615252
 800a66c:	61417272 	.word	0x61417272
 800a670:	20000c70 	.word	0x20000c70
 800a674:	20000c94 	.word	0x20000c94

0800a678 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a678:	b590      	push	{r4, r7, lr}
 800a67a:	b085      	sub	sp, #20
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a682:	240f      	movs	r4, #15
 800a684:	193b      	adds	r3, r7, r4
 800a686:	2209      	movs	r2, #9
 800a688:	701a      	strb	r2, [r3, #0]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d01d      	beq.n	800a6cc <validate+0x54>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d019      	beq.n	800a6cc <validate+0x54>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d014      	beq.n	800a6cc <validate+0x54>
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	889a      	ldrh	r2, [r3, #4]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	88db      	ldrh	r3, [r3, #6]
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d10d      	bne.n	800a6cc <validate+0x54>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	785b      	ldrb	r3, [r3, #1]
 800a6b6:	0018      	movs	r0, r3
 800a6b8:	f7fd fd6e 	bl	8008198 <disk_status>
 800a6bc:	0003      	movs	r3, r0
 800a6be:	001a      	movs	r2, r3
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	d102      	bne.n	800a6cc <validate+0x54>
			res = FR_OK;
 800a6c6:	193b      	adds	r3, r7, r4
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	701a      	strb	r2, [r3, #0]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a6cc:	230f      	movs	r3, #15
 800a6ce:	18fb      	adds	r3, r7, r3
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d102      	bne.n	800a6dc <validate+0x64>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681a      	ldr	r2, [r3, #0]
 800a6da:	e000      	b.n	800a6de <validate+0x66>
 800a6dc:	2200      	movs	r2, #0
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	601a      	str	r2, [r3, #0]
	return res;
 800a6e2:	230f      	movs	r3, #15
 800a6e4:	18fb      	adds	r3, r7, r3
 800a6e6:	781b      	ldrb	r3, [r3, #0]
}
 800a6e8:	0018      	movs	r0, r3
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	b005      	add	sp, #20
 800a6ee:	bd90      	pop	{r4, r7, pc}

0800a6f0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a6f0:	b5b0      	push	{r4, r5, r7, lr}
 800a6f2:	b088      	sub	sp, #32
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	60f8      	str	r0, [r7, #12]
 800a6f8:	60b9      	str	r1, [r7, #8]
 800a6fa:	1dfb      	adds	r3, r7, #7
 800a6fc:	701a      	strb	r2, [r3, #0]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a702:	2310      	movs	r3, #16
 800a704:	18fb      	adds	r3, r7, r3
 800a706:	0018      	movs	r0, r3
 800a708:	f7ff fca7 	bl	800a05a <get_ldnumber>
 800a70c:	0003      	movs	r3, r0
 800a70e:	61fb      	str	r3, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a710:	69fb      	ldr	r3, [r7, #28]
 800a712:	2b00      	cmp	r3, #0
 800a714:	da01      	bge.n	800a71a <f_mount+0x2a>
 800a716:	230b      	movs	r3, #11
 800a718:	e030      	b.n	800a77c <f_mount+0x8c>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a71a:	4b1a      	ldr	r3, [pc, #104]	; (800a784 <f_mount+0x94>)
 800a71c:	69fa      	ldr	r2, [r7, #28]
 800a71e:	0092      	lsls	r2, r2, #2
 800a720:	58d3      	ldr	r3, [r2, r3]
 800a722:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a724:	69bb      	ldr	r3, [r7, #24]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d006      	beq.n	800a738 <f_mount+0x48>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a72a:	69bb      	ldr	r3, [r7, #24]
 800a72c:	0018      	movs	r0, r3
 800a72e:	f7fe f841 	bl	80087b4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	2200      	movs	r2, #0
 800a736:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d002      	beq.n	800a744 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2200      	movs	r2, #0
 800a742:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a744:	68f9      	ldr	r1, [r7, #12]
 800a746:	4b0f      	ldr	r3, [pc, #60]	; (800a784 <f_mount+0x94>)
 800a748:	69fa      	ldr	r2, [r7, #28]
 800a74a:	0092      	lsls	r2, r2, #2
 800a74c:	50d1      	str	r1, [r2, r3]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d003      	beq.n	800a75c <f_mount+0x6c>
 800a754:	1dfb      	adds	r3, r7, #7
 800a756:	781b      	ldrb	r3, [r3, #0]
 800a758:	2b01      	cmp	r3, #1
 800a75a:	d001      	beq.n	800a760 <f_mount+0x70>
 800a75c:	2300      	movs	r3, #0
 800a75e:	e00d      	b.n	800a77c <f_mount+0x8c>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a760:	2517      	movs	r5, #23
 800a762:	197c      	adds	r4, r7, r5
 800a764:	230c      	movs	r3, #12
 800a766:	18f9      	adds	r1, r7, r3
 800a768:	2308      	movs	r3, #8
 800a76a:	18fb      	adds	r3, r7, r3
 800a76c:	2200      	movs	r2, #0
 800a76e:	0018      	movs	r0, r3
 800a770:	f7ff fd0e 	bl	800a190 <find_volume>
 800a774:	0003      	movs	r3, r0
 800a776:	7023      	strb	r3, [r4, #0]
	LEAVE_FF(fs, res);
 800a778:	197b      	adds	r3, r7, r5
 800a77a:	781b      	ldrb	r3, [r3, #0]
}
 800a77c:	0018      	movs	r0, r3
 800a77e:	46bd      	mov	sp, r7
 800a780:	b008      	add	sp, #32
 800a782:	bdb0      	pop	{r4, r5, r7, pc}
 800a784:	20000c6c 	.word	0x20000c6c

0800a788 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a78a:	b09b      	sub	sp, #108	; 0x6c
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	60b9      	str	r1, [r7, #8]
 800a792:	1dfb      	adds	r3, r7, #7
 800a794:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d101      	bne.n	800a7a0 <f_open+0x18>
 800a79c:	2309      	movs	r3, #9
 800a79e:	e1e3      	b.n	800ab68 <f_open+0x3e0>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a7a0:	1dfb      	adds	r3, r7, #7
 800a7a2:	1dfa      	adds	r2, r7, #7
 800a7a4:	7812      	ldrb	r2, [r2, #0]
 800a7a6:	213f      	movs	r1, #63	; 0x3f
 800a7a8:	400a      	ands	r2, r1
 800a7aa:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800a7ac:	2567      	movs	r5, #103	; 0x67
 800a7ae:	197c      	adds	r4, r7, r5
 800a7b0:	1dfb      	adds	r3, r7, #7
 800a7b2:	781a      	ldrb	r2, [r3, #0]
 800a7b4:	2314      	movs	r3, #20
 800a7b6:	18f9      	adds	r1, r7, r3
 800a7b8:	2308      	movs	r3, #8
 800a7ba:	18fb      	adds	r3, r7, r3
 800a7bc:	0018      	movs	r0, r3
 800a7be:	f7ff fce7 	bl	800a190 <find_volume>
 800a7c2:	0003      	movs	r3, r0
 800a7c4:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800a7c6:	197b      	adds	r3, r7, r5
 800a7c8:	781b      	ldrb	r3, [r3, #0]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d000      	beq.n	800a7d0 <f_open+0x48>
 800a7ce:	e1c0      	b.n	800ab52 <f_open+0x3ca>
		dj.obj.fs = fs;
 800a7d0:	697a      	ldr	r2, [r7, #20]
 800a7d2:	2618      	movs	r6, #24
 800a7d4:	19bb      	adds	r3, r7, r6
 800a7d6:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a7d8:	68ba      	ldr	r2, [r7, #8]
 800a7da:	197c      	adds	r4, r7, r5
 800a7dc:	19bb      	adds	r3, r7, r6
 800a7de:	0011      	movs	r1, r2
 800a7e0:	0018      	movs	r0, r3
 800a7e2:	f7ff fbb5 	bl	8009f50 <follow_path>
 800a7e6:	0003      	movs	r3, r0
 800a7e8:	7023      	strb	r3, [r4, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a7ea:	0029      	movs	r1, r5
 800a7ec:	197b      	adds	r3, r7, r5
 800a7ee:	781b      	ldrb	r3, [r3, #0]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d11b      	bne.n	800a82c <f_open+0xa4>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a7f4:	19bb      	adds	r3, r7, r6
 800a7f6:	222f      	movs	r2, #47	; 0x2f
 800a7f8:	5c9b      	ldrb	r3, [r3, r2]
 800a7fa:	b25b      	sxtb	r3, r3
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	da03      	bge.n	800a808 <f_open+0x80>
				res = FR_INVALID_NAME;
 800a800:	187b      	adds	r3, r7, r1
 800a802:	2206      	movs	r2, #6
 800a804:	701a      	strb	r2, [r3, #0]
 800a806:	e011      	b.n	800a82c <f_open+0xa4>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a808:	1dfb      	adds	r3, r7, #7
 800a80a:	781b      	ldrb	r3, [r3, #0]
 800a80c:	2201      	movs	r2, #1
 800a80e:	4393      	bics	r3, r2
 800a810:	1e5a      	subs	r2, r3, #1
 800a812:	4193      	sbcs	r3, r2
 800a814:	b2db      	uxtb	r3, r3
 800a816:	001a      	movs	r2, r3
 800a818:	2367      	movs	r3, #103	; 0x67
 800a81a:	18fc      	adds	r4, r7, r3
 800a81c:	2318      	movs	r3, #24
 800a81e:	18fb      	adds	r3, r7, r3
 800a820:	0011      	movs	r1, r2
 800a822:	0018      	movs	r0, r3
 800a824:	f7fd fe7c 	bl	8008520 <chk_lock>
 800a828:	0003      	movs	r3, r0
 800a82a:	7023      	strb	r3, [r4, #0]
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a82c:	1dfb      	adds	r3, r7, #7
 800a82e:	781b      	ldrb	r3, [r3, #0]
 800a830:	221c      	movs	r2, #28
 800a832:	4013      	ands	r3, r2
 800a834:	d100      	bne.n	800a838 <f_open+0xb0>
 800a836:	e096      	b.n	800a966 <f_open+0x1de>
			if (res != FR_OK) {					/* No file, create new */
 800a838:	2267      	movs	r2, #103	; 0x67
 800a83a:	18bb      	adds	r3, r7, r2
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d01a      	beq.n	800a878 <f_open+0xf0>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a842:	18bb      	adds	r3, r7, r2
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	2b04      	cmp	r3, #4
 800a848:	d10f      	bne.n	800a86a <f_open+0xe2>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a84a:	f7fd fec1 	bl	80085d0 <enq_lock>
 800a84e:	1e03      	subs	r3, r0, #0
 800a850:	d007      	beq.n	800a862 <f_open+0xda>
 800a852:	2318      	movs	r3, #24
 800a854:	18fb      	adds	r3, r7, r3
 800a856:	0018      	movs	r0, r3
 800a858:	f7ff f866 	bl	8009928 <dir_register>
 800a85c:	0003      	movs	r3, r0
 800a85e:	001a      	movs	r2, r3
 800a860:	e000      	b.n	800a864 <f_open+0xdc>
 800a862:	2212      	movs	r2, #18
 800a864:	2367      	movs	r3, #103	; 0x67
 800a866:	18fb      	adds	r3, r7, r3
 800a868:	701a      	strb	r2, [r3, #0]
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a86a:	1dfb      	adds	r3, r7, #7
 800a86c:	1dfa      	adds	r2, r7, #7
 800a86e:	7812      	ldrb	r2, [r2, #0]
 800a870:	2108      	movs	r1, #8
 800a872:	430a      	orrs	r2, r1
 800a874:	701a      	strb	r2, [r3, #0]
 800a876:	e014      	b.n	800a8a2 <f_open+0x11a>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a878:	2318      	movs	r3, #24
 800a87a:	18fb      	adds	r3, r7, r3
 800a87c:	799b      	ldrb	r3, [r3, #6]
 800a87e:	001a      	movs	r2, r3
 800a880:	2311      	movs	r3, #17
 800a882:	4013      	ands	r3, r2
 800a884:	d004      	beq.n	800a890 <f_open+0x108>
					res = FR_DENIED;
 800a886:	2367      	movs	r3, #103	; 0x67
 800a888:	18fb      	adds	r3, r7, r3
 800a88a:	2207      	movs	r2, #7
 800a88c:	701a      	strb	r2, [r3, #0]
 800a88e:	e008      	b.n	800a8a2 <f_open+0x11a>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a890:	1dfb      	adds	r3, r7, #7
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	2204      	movs	r2, #4
 800a896:	4013      	ands	r3, r2
 800a898:	d003      	beq.n	800a8a2 <f_open+0x11a>
 800a89a:	2367      	movs	r3, #103	; 0x67
 800a89c:	18fb      	adds	r3, r7, r3
 800a89e:	2208      	movs	r2, #8
 800a8a0:	701a      	strb	r2, [r3, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a8a2:	2467      	movs	r4, #103	; 0x67
 800a8a4:	193b      	adds	r3, r7, r4
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d000      	beq.n	800a8ae <f_open+0x126>
 800a8ac:	e07b      	b.n	800a9a6 <f_open+0x21e>
 800a8ae:	1dfb      	adds	r3, r7, #7
 800a8b0:	781b      	ldrb	r3, [r3, #0]
 800a8b2:	2208      	movs	r2, #8
 800a8b4:	4013      	ands	r3, r2
 800a8b6:	d100      	bne.n	800a8ba <f_open+0x132>
 800a8b8:	e075      	b.n	800a9a6 <f_open+0x21e>
				dw = GET_FATTIME();
 800a8ba:	f7fc fe99 	bl	80075f0 <get_fattime>
 800a8be:	0003      	movs	r3, r0
 800a8c0:	65bb      	str	r3, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a8c2:	2518      	movs	r5, #24
 800a8c4:	197b      	adds	r3, r7, r5
 800a8c6:	6a1b      	ldr	r3, [r3, #32]
 800a8c8:	330e      	adds	r3, #14
 800a8ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a8cc:	0011      	movs	r1, r2
 800a8ce:	0018      	movs	r0, r3
 800a8d0:	f7fd fd86 	bl	80083e0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a8d4:	197b      	adds	r3, r7, r5
 800a8d6:	6a1b      	ldr	r3, [r3, #32]
 800a8d8:	3316      	adds	r3, #22
 800a8da:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a8dc:	0011      	movs	r1, r2
 800a8de:	0018      	movs	r0, r3
 800a8e0:	f7fd fd7e 	bl	80083e0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a8e4:	197b      	adds	r3, r7, r5
 800a8e6:	6a1b      	ldr	r3, [r3, #32]
 800a8e8:	330b      	adds	r3, #11
 800a8ea:	2220      	movs	r2, #32
 800a8ec:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a8ee:	697a      	ldr	r2, [r7, #20]
 800a8f0:	197b      	adds	r3, r7, r5
 800a8f2:	6a1b      	ldr	r3, [r3, #32]
 800a8f4:	0019      	movs	r1, r3
 800a8f6:	0010      	movs	r0, r2
 800a8f8:	f7fe fd2b 	bl	8009352 <ld_clust>
 800a8fc:	0003      	movs	r3, r0
 800a8fe:	657b      	str	r3, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a900:	6978      	ldr	r0, [r7, #20]
 800a902:	197b      	adds	r3, r7, r5
 800a904:	6a1b      	ldr	r3, [r3, #32]
 800a906:	2200      	movs	r2, #0
 800a908:	0019      	movs	r1, r3
 800a90a:	f7fe fd41 	bl	8009390 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a90e:	197b      	adds	r3, r7, r5
 800a910:	6a1b      	ldr	r3, [r3, #32]
 800a912:	331c      	adds	r3, #28
 800a914:	2100      	movs	r1, #0
 800a916:	0018      	movs	r0, r3
 800a918:	f7fd fd62 	bl	80083e0 <st_dword>
					fs->wflag = 1;
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	2201      	movs	r2, #1
 800a920:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a922:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a924:	2b00      	cmp	r3, #0
 800a926:	d03e      	beq.n	800a9a6 <f_open+0x21e>
						dw = fs->winsect;
 800a928:	697b      	ldr	r3, [r7, #20]
 800a92a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a92c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800a92e:	0026      	movs	r6, r4
 800a930:	193c      	adds	r4, r7, r4
 800a932:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a934:	197b      	adds	r3, r7, r5
 800a936:	2200      	movs	r2, #0
 800a938:	0018      	movs	r0, r3
 800a93a:	f7fe fa1d 	bl	8008d78 <remove_chain>
 800a93e:	0003      	movs	r3, r0
 800a940:	7023      	strb	r3, [r4, #0]
						if (res == FR_OK) {
 800a942:	19bb      	adds	r3, r7, r6
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d12d      	bne.n	800a9a6 <f_open+0x21e>
							res = move_window(fs, dw);
 800a94a:	697b      	ldr	r3, [r7, #20]
 800a94c:	19bc      	adds	r4, r7, r6
 800a94e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a950:	0011      	movs	r1, r2
 800a952:	0018      	movs	r0, r3
 800a954:	f7fd ff96 	bl	8008884 <move_window>
 800a958:	0003      	movs	r3, r0
 800a95a:	7023      	strb	r3, [r4, #0]
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a960:	3a01      	subs	r2, #1
 800a962:	611a      	str	r2, [r3, #16]
 800a964:	e01f      	b.n	800a9a6 <f_open+0x21e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a966:	2167      	movs	r1, #103	; 0x67
 800a968:	187b      	adds	r3, r7, r1
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d11a      	bne.n	800a9a6 <f_open+0x21e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a970:	2318      	movs	r3, #24
 800a972:	18fb      	adds	r3, r7, r3
 800a974:	799b      	ldrb	r3, [r3, #6]
 800a976:	001a      	movs	r2, r3
 800a978:	2310      	movs	r3, #16
 800a97a:	4013      	ands	r3, r2
 800a97c:	d003      	beq.n	800a986 <f_open+0x1fe>
					res = FR_NO_FILE;
 800a97e:	187b      	adds	r3, r7, r1
 800a980:	2204      	movs	r2, #4
 800a982:	701a      	strb	r2, [r3, #0]
 800a984:	e00f      	b.n	800a9a6 <f_open+0x21e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a986:	1dfb      	adds	r3, r7, #7
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	2202      	movs	r2, #2
 800a98c:	4013      	ands	r3, r2
 800a98e:	d00a      	beq.n	800a9a6 <f_open+0x21e>
 800a990:	2318      	movs	r3, #24
 800a992:	18fb      	adds	r3, r7, r3
 800a994:	799b      	ldrb	r3, [r3, #6]
 800a996:	001a      	movs	r2, r3
 800a998:	2301      	movs	r3, #1
 800a99a:	4013      	ands	r3, r2
 800a99c:	d003      	beq.n	800a9a6 <f_open+0x21e>
						res = FR_DENIED;
 800a99e:	2367      	movs	r3, #103	; 0x67
 800a9a0:	18fb      	adds	r3, r7, r3
 800a9a2:	2207      	movs	r2, #7
 800a9a4:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
		if (res == FR_OK) {
 800a9a6:	2367      	movs	r3, #103	; 0x67
 800a9a8:	18fb      	adds	r3, r7, r3
 800a9aa:	781b      	ldrb	r3, [r3, #0]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d12b      	bne.n	800aa08 <f_open+0x280>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a9b0:	1dfb      	adds	r3, r7, #7
 800a9b2:	781b      	ldrb	r3, [r3, #0]
 800a9b4:	2208      	movs	r2, #8
 800a9b6:	4013      	ands	r3, r2
 800a9b8:	d005      	beq.n	800a9c6 <f_open+0x23e>
				mode |= FA_MODIFIED;
 800a9ba:	1dfb      	adds	r3, r7, #7
 800a9bc:	1dfa      	adds	r2, r7, #7
 800a9be:	7812      	ldrb	r2, [r2, #0]
 800a9c0:	2140      	movs	r1, #64	; 0x40
 800a9c2:	430a      	orrs	r2, r1
 800a9c4:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a9ce:	2118      	movs	r1, #24
 800a9d0:	187b      	adds	r3, r7, r1
 800a9d2:	6a1a      	ldr	r2, [r3, #32]
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a9d8:	1dfb      	adds	r3, r7, #7
 800a9da:	781b      	ldrb	r3, [r3, #0]
 800a9dc:	2201      	movs	r2, #1
 800a9de:	4393      	bics	r3, r2
 800a9e0:	1e5a      	subs	r2, r3, #1
 800a9e2:	4193      	sbcs	r3, r2
 800a9e4:	b2db      	uxtb	r3, r3
 800a9e6:	001a      	movs	r2, r3
 800a9e8:	187b      	adds	r3, r7, r1
 800a9ea:	0011      	movs	r1, r2
 800a9ec:	0018      	movs	r0, r3
 800a9ee:	f7fd fe0d 	bl	800860c <inc_lock>
 800a9f2:	0002      	movs	r2, r0
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	691b      	ldr	r3, [r3, #16]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d103      	bne.n	800aa08 <f_open+0x280>
 800aa00:	2367      	movs	r3, #103	; 0x67
 800aa02:	18fb      	adds	r3, r7, r3
 800aa04:	2202      	movs	r2, #2
 800aa06:	701a      	strb	r2, [r3, #0]
				}
			}
		}
#endif

		if (res == FR_OK) {
 800aa08:	2367      	movs	r3, #103	; 0x67
 800aa0a:	18fb      	adds	r3, r7, r3
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d000      	beq.n	800aa14 <f_open+0x28c>
 800aa12:	e09e      	b.n	800ab52 <f_open+0x3ca>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800aa14:	697a      	ldr	r2, [r7, #20]
 800aa16:	2418      	movs	r4, #24
 800aa18:	193b      	adds	r3, r7, r4
 800aa1a:	6a1b      	ldr	r3, [r3, #32]
 800aa1c:	0019      	movs	r1, r3
 800aa1e:	0010      	movs	r0, r2
 800aa20:	f7fe fc97 	bl	8009352 <ld_clust>
 800aa24:	0002      	movs	r2, r0
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800aa2a:	193b      	adds	r3, r7, r4
 800aa2c:	6a1b      	ldr	r3, [r3, #32]
 800aa2e:	331c      	adds	r3, #28
 800aa30:	0018      	movs	r0, r3
 800aa32:	f7fd fc96 	bl	8008362 <ld_dword>
 800aa36:	0002      	movs	r2, r0
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800aa42:	697a      	ldr	r2, [r7, #20]
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	88da      	ldrh	r2, [r3, #6]
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	1dfa      	adds	r2, r7, #7
 800aa54:	7812      	ldrb	r2, [r2, #0]
 800aa56:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	2200      	movs	r2, #0
 800aa62:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	2200      	movs	r2, #0
 800aa68:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	3330      	adds	r3, #48	; 0x30
 800aa6e:	2280      	movs	r2, #128	; 0x80
 800aa70:	0092      	lsls	r2, r2, #2
 800aa72:	2100      	movs	r1, #0
 800aa74:	0018      	movs	r0, r3
 800aa76:	f7fd fcfc 	bl	8008472 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800aa7a:	1dfb      	adds	r3, r7, #7
 800aa7c:	781b      	ldrb	r3, [r3, #0]
 800aa7e:	2220      	movs	r2, #32
 800aa80:	4013      	ands	r3, r2
 800aa82:	d066      	beq.n	800ab52 <f_open+0x3ca>
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	68db      	ldr	r3, [r3, #12]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d062      	beq.n	800ab52 <f_open+0x3ca>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	68da      	ldr	r2, [r3, #12]
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	895b      	ldrh	r3, [r3, #10]
 800aa98:	025b      	lsls	r3, r3, #9
 800aa9a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	689b      	ldr	r3, [r3, #8]
 800aaa0:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	68db      	ldr	r3, [r3, #12]
 800aaa6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aaa8:	e019      	b.n	800aade <f_open+0x356>
					clst = get_fat(&fp->obj, clst);
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aaae:	0011      	movs	r1, r2
 800aab0:	0018      	movs	r0, r3
 800aab2:	f7fd ffb5 	bl	8008a20 <get_fat>
 800aab6:	0003      	movs	r3, r0
 800aab8:	663b      	str	r3, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800aaba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	d803      	bhi.n	800aac8 <f_open+0x340>
 800aac0:	2367      	movs	r3, #103	; 0x67
 800aac2:	18fb      	adds	r3, r7, r3
 800aac4:	2202      	movs	r2, #2
 800aac6:	701a      	strb	r2, [r3, #0]
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800aac8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800aaca:	3301      	adds	r3, #1
 800aacc:	d103      	bne.n	800aad6 <f_open+0x34e>
 800aace:	2367      	movs	r3, #103	; 0x67
 800aad0:	18fb      	adds	r3, r7, r3
 800aad2:	2201      	movs	r2, #1
 800aad4:	701a      	strb	r2, [r3, #0]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800aad6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aad8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aada:	1ad3      	subs	r3, r2, r3
 800aadc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aade:	2367      	movs	r3, #103	; 0x67
 800aae0:	18fb      	adds	r3, r7, r3
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d103      	bne.n	800aaf0 <f_open+0x368>
 800aae8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aaea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d8dc      	bhi.n	800aaaa <f_open+0x322>
				}
				fp->clust = clst;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aaf4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800aaf6:	2467      	movs	r4, #103	; 0x67
 800aaf8:	193b      	adds	r3, r7, r4
 800aafa:	781b      	ldrb	r3, [r3, #0]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d128      	bne.n	800ab52 <f_open+0x3ca>
 800ab00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ab02:	05db      	lsls	r3, r3, #23
 800ab04:	0ddb      	lsrs	r3, r3, #23
 800ab06:	d024      	beq.n	800ab52 <f_open+0x3ca>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ab0c:	0011      	movs	r1, r2
 800ab0e:	0018      	movs	r0, r3
 800ab10:	f7fd ff6a 	bl	80089e8 <clust2sect>
 800ab14:	0003      	movs	r3, r0
 800ab16:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d103      	bne.n	800ab26 <f_open+0x39e>
						res = FR_INT_ERR;
 800ab1e:	193b      	adds	r3, r7, r4
 800ab20:	2202      	movs	r2, #2
 800ab22:	701a      	strb	r2, [r3, #0]
 800ab24:	e015      	b.n	800ab52 <f_open+0x3ca>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ab26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ab28:	0a5a      	lsrs	r2, r3, #9
 800ab2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab2c:	18d2      	adds	r2, r2, r3
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ab32:	697b      	ldr	r3, [r7, #20]
 800ab34:	7858      	ldrb	r0, [r3, #1]
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	3330      	adds	r3, #48	; 0x30
 800ab3a:	0019      	movs	r1, r3
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	6a1a      	ldr	r2, [r3, #32]
 800ab40:	2301      	movs	r3, #1
 800ab42:	f7fd fb7b 	bl	800823c <disk_read>
 800ab46:	1e03      	subs	r3, r0, #0
 800ab48:	d003      	beq.n	800ab52 <f_open+0x3ca>
 800ab4a:	2367      	movs	r3, #103	; 0x67
 800ab4c:	18fb      	adds	r3, r7, r3
 800ab4e:	2201      	movs	r2, #1
 800ab50:	701a      	strb	r2, [r3, #0]
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ab52:	2367      	movs	r3, #103	; 0x67
 800ab54:	18fb      	adds	r3, r7, r3
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d002      	beq.n	800ab62 <f_open+0x3da>
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ab62:	2367      	movs	r3, #103	; 0x67
 800ab64:	18fb      	adds	r3, r7, r3
 800ab66:	781b      	ldrb	r3, [r3, #0]
}
 800ab68:	0018      	movs	r0, r3
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	b01b      	add	sp, #108	; 0x6c
 800ab6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ab70 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ab70:	b5b0      	push	{r4, r5, r7, lr}
 800ab72:	b08c      	sub	sp, #48	; 0x30
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	60f8      	str	r0, [r7, #12]
 800ab78:	60b9      	str	r1, [r7, #8]
 800ab7a:	607a      	str	r2, [r7, #4]
 800ab7c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	2200      	movs	r2, #0
 800ab86:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	252f      	movs	r5, #47	; 0x2f
 800ab8c:	197c      	adds	r4, r7, r5
 800ab8e:	2210      	movs	r2, #16
 800ab90:	18ba      	adds	r2, r7, r2
 800ab92:	0011      	movs	r1, r2
 800ab94:	0018      	movs	r0, r3
 800ab96:	f7ff fd6f 	bl	800a678 <validate>
 800ab9a:	0003      	movs	r3, r0
 800ab9c:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ab9e:	197b      	adds	r3, r7, r5
 800aba0:	781b      	ldrb	r3, [r3, #0]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d107      	bne.n	800abb6 <f_write+0x46>
 800aba6:	197b      	adds	r3, r7, r5
 800aba8:	68fa      	ldr	r2, [r7, #12]
 800abaa:	7d52      	ldrb	r2, [r2, #21]
 800abac:	701a      	strb	r2, [r3, #0]
 800abae:	197b      	adds	r3, r7, r5
 800abb0:	781b      	ldrb	r3, [r3, #0]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d003      	beq.n	800abbe <f_write+0x4e>
 800abb6:	232f      	movs	r3, #47	; 0x2f
 800abb8:	18fb      	adds	r3, r7, r3
 800abba:	781b      	ldrb	r3, [r3, #0]
 800abbc:	e14e      	b.n	800ae5c <f_write+0x2ec>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	7d1b      	ldrb	r3, [r3, #20]
 800abc2:	001a      	movs	r2, r3
 800abc4:	2302      	movs	r3, #2
 800abc6:	4013      	ands	r3, r2
 800abc8:	d101      	bne.n	800abce <f_write+0x5e>
 800abca:	2307      	movs	r3, #7
 800abcc:	e146      	b.n	800ae5c <f_write+0x2ec>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	699a      	ldr	r2, [r3, #24]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	18d2      	adds	r2, r2, r3
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	699b      	ldr	r3, [r3, #24]
 800abda:	429a      	cmp	r2, r3
 800abdc:	d300      	bcc.n	800abe0 <f_write+0x70>
 800abde:	e12f      	b.n	800ae40 <f_write+0x2d0>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	699b      	ldr	r3, [r3, #24]
 800abe4:	43db      	mvns	r3, r3
 800abe6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800abe8:	e12a      	b.n	800ae40 <f_write+0x2d0>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	699b      	ldr	r3, [r3, #24]
 800abee:	05db      	lsls	r3, r3, #23
 800abf0:	0ddb      	lsrs	r3, r3, #23
 800abf2:	d000      	beq.n	800abf6 <f_write+0x86>
 800abf4:	e0e3      	b.n	800adbe <f_write+0x24e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	699b      	ldr	r3, [r3, #24]
 800abfa:	0a5b      	lsrs	r3, r3, #9
 800abfc:	693a      	ldr	r2, [r7, #16]
 800abfe:	8952      	ldrh	r2, [r2, #10]
 800ac00:	3a01      	subs	r2, #1
 800ac02:	4013      	ands	r3, r2
 800ac04:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d146      	bne.n	800ac9a <f_write+0x12a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	699b      	ldr	r3, [r3, #24]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d10d      	bne.n	800ac30 <f_write+0xc0>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	689b      	ldr	r3, [r3, #8]
 800ac18:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ac1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d11e      	bne.n	800ac5e <f_write+0xee>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2100      	movs	r1, #0
 800ac24:	0018      	movs	r0, r3
 800ac26:	f7fe f91a 	bl	8008e5e <create_chain>
 800ac2a:	0003      	movs	r3, r0
 800ac2c:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac2e:	e016      	b.n	800ac5e <f_write+0xee>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d009      	beq.n	800ac4c <f_write+0xdc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	699a      	ldr	r2, [r3, #24]
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	0011      	movs	r1, r2
 800ac40:	0018      	movs	r0, r3
 800ac42:	f7fe f9b2 	bl	8008faa <clmt_clust>
 800ac46:	0003      	movs	r3, r0
 800ac48:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac4a:	e008      	b.n	800ac5e <f_write+0xee>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ac4c:	68fa      	ldr	r2, [r7, #12]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	69db      	ldr	r3, [r3, #28]
 800ac52:	0019      	movs	r1, r3
 800ac54:	0010      	movs	r0, r2
 800ac56:	f7fe f902 	bl	8008e5e <create_chain>
 800ac5a:	0003      	movs	r3, r0
 800ac5c:	62bb      	str	r3, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ac5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d100      	bne.n	800ac66 <f_write+0xf6>
 800ac64:	e0f1      	b.n	800ae4a <f_write+0x2da>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ac66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac68:	2b01      	cmp	r3, #1
 800ac6a:	d104      	bne.n	800ac76 <f_write+0x106>
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	2202      	movs	r2, #2
 800ac70:	755a      	strb	r2, [r3, #21]
 800ac72:	2302      	movs	r3, #2
 800ac74:	e0f2      	b.n	800ae5c <f_write+0x2ec>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ac76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac78:	3301      	adds	r3, #1
 800ac7a:	d104      	bne.n	800ac86 <f_write+0x116>
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	2201      	movs	r2, #1
 800ac80:	755a      	strb	r2, [r3, #21]
 800ac82:	2301      	movs	r3, #1
 800ac84:	e0ea      	b.n	800ae5c <f_write+0x2ec>
				fp->clust = clst;			/* Update current cluster */
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac8a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	689b      	ldr	r3, [r3, #8]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d102      	bne.n	800ac9a <f_write+0x12a>
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac98:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	7d1b      	ldrb	r3, [r3, #20]
 800ac9e:	b25b      	sxtb	r3, r3
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	da17      	bge.n	800acd4 <f_write+0x164>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	7858      	ldrb	r0, [r3, #1]
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	3330      	adds	r3, #48	; 0x30
 800acac:	0019      	movs	r1, r3
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	6a1a      	ldr	r2, [r3, #32]
 800acb2:	2301      	movs	r3, #1
 800acb4:	f7fd faea 	bl	800828c <disk_write>
 800acb8:	1e03      	subs	r3, r0, #0
 800acba:	d004      	beq.n	800acc6 <f_write+0x156>
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	2201      	movs	r2, #1
 800acc0:	755a      	strb	r2, [r3, #21]
 800acc2:	2301      	movs	r3, #1
 800acc4:	e0ca      	b.n	800ae5c <f_write+0x2ec>
				fp->flag &= (BYTE)~FA_DIRTY;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	7d1b      	ldrb	r3, [r3, #20]
 800acca:	227f      	movs	r2, #127	; 0x7f
 800accc:	4013      	ands	r3, r2
 800acce:	b2da      	uxtb	r2, r3
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800acd4:	693a      	ldr	r2, [r7, #16]
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	69db      	ldr	r3, [r3, #28]
 800acda:	0019      	movs	r1, r3
 800acdc:	0010      	movs	r0, r2
 800acde:	f7fd fe83 	bl	80089e8 <clust2sect>
 800ace2:	0003      	movs	r3, r0
 800ace4:	617b      	str	r3, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d104      	bne.n	800acf6 <f_write+0x186>
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2202      	movs	r2, #2
 800acf0:	755a      	strb	r2, [r3, #21]
 800acf2:	2302      	movs	r3, #2
 800acf4:	e0b2      	b.n	800ae5c <f_write+0x2ec>
			sect += csect;
 800acf6:	697a      	ldr	r2, [r7, #20]
 800acf8:	69bb      	ldr	r3, [r7, #24]
 800acfa:	18d3      	adds	r3, r2, r3
 800acfc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	0a5b      	lsrs	r3, r3, #9
 800ad02:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ad04:	6a3b      	ldr	r3, [r7, #32]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d03b      	beq.n	800ad82 <f_write+0x212>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ad0a:	69ba      	ldr	r2, [r7, #24]
 800ad0c:	6a3b      	ldr	r3, [r7, #32]
 800ad0e:	18d3      	adds	r3, r2, r3
 800ad10:	693a      	ldr	r2, [r7, #16]
 800ad12:	8952      	ldrh	r2, [r2, #10]
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d905      	bls.n	800ad24 <f_write+0x1b4>
					cc = fs->csize - csect;
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	895b      	ldrh	r3, [r3, #10]
 800ad1c:	001a      	movs	r2, r3
 800ad1e:	69bb      	ldr	r3, [r7, #24]
 800ad20:	1ad3      	subs	r3, r2, r3
 800ad22:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	7858      	ldrb	r0, [r3, #1]
 800ad28:	6a3b      	ldr	r3, [r7, #32]
 800ad2a:	697a      	ldr	r2, [r7, #20]
 800ad2c:	69f9      	ldr	r1, [r7, #28]
 800ad2e:	f7fd faad 	bl	800828c <disk_write>
 800ad32:	1e03      	subs	r3, r0, #0
 800ad34:	d004      	beq.n	800ad40 <f_write+0x1d0>
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	2201      	movs	r2, #1
 800ad3a:	755a      	strb	r2, [r3, #21]
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	e08d      	b.n	800ae5c <f_write+0x2ec>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6a1a      	ldr	r2, [r3, #32]
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	1ad3      	subs	r3, r2, r3
 800ad48:	6a3a      	ldr	r2, [r7, #32]
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d915      	bls.n	800ad7a <f_write+0x20a>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	3330      	adds	r3, #48	; 0x30
 800ad52:	0018      	movs	r0, r3
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	6a1a      	ldr	r2, [r3, #32]
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	1ad3      	subs	r3, r2, r3
 800ad5c:	025b      	lsls	r3, r3, #9
 800ad5e:	69fa      	ldr	r2, [r7, #28]
 800ad60:	18d3      	adds	r3, r2, r3
 800ad62:	2280      	movs	r2, #128	; 0x80
 800ad64:	0092      	lsls	r2, r2, #2
 800ad66:	0019      	movs	r1, r3
 800ad68:	f7fd fb64 	bl	8008434 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	7d1b      	ldrb	r3, [r3, #20]
 800ad70:	227f      	movs	r2, #127	; 0x7f
 800ad72:	4013      	ands	r3, r2
 800ad74:	b2da      	uxtb	r2, r3
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ad7a:	6a3b      	ldr	r3, [r7, #32]
 800ad7c:	025b      	lsls	r3, r3, #9
 800ad7e:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800ad80:	e040      	b.n	800ae04 <f_write+0x294>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	6a1b      	ldr	r3, [r3, #32]
 800ad86:	697a      	ldr	r2, [r7, #20]
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d015      	beq.n	800adb8 <f_write+0x248>
				fp->fptr < fp->obj.objsize &&
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	699a      	ldr	r2, [r3, #24]
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ad94:	429a      	cmp	r2, r3
 800ad96:	d20f      	bcs.n	800adb8 <f_write+0x248>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ad98:	693b      	ldr	r3, [r7, #16]
 800ad9a:	7858      	ldrb	r0, [r3, #1]
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	3330      	adds	r3, #48	; 0x30
 800ada0:	0019      	movs	r1, r3
 800ada2:	697a      	ldr	r2, [r7, #20]
 800ada4:	2301      	movs	r3, #1
 800ada6:	f7fd fa49 	bl	800823c <disk_read>
 800adaa:	1e03      	subs	r3, r0, #0
				fp->fptr < fp->obj.objsize &&
 800adac:	d004      	beq.n	800adb8 <f_write+0x248>
					ABORT(fs, FR_DISK_ERR);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	2201      	movs	r2, #1
 800adb2:	755a      	strb	r2, [r3, #21]
 800adb4:	2301      	movs	r3, #1
 800adb6:	e051      	b.n	800ae5c <f_write+0x2ec>
			}
#endif
			fp->sect = sect;
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	697a      	ldr	r2, [r7, #20]
 800adbc:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	699b      	ldr	r3, [r3, #24]
 800adc2:	05db      	lsls	r3, r3, #23
 800adc4:	0ddb      	lsrs	r3, r3, #23
 800adc6:	2280      	movs	r2, #128	; 0x80
 800adc8:	0092      	lsls	r2, r2, #2
 800adca:	1ad3      	subs	r3, r2, r3
 800adcc:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800adce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	429a      	cmp	r2, r3
 800add4:	d901      	bls.n	800adda <f_write+0x26a>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	3330      	adds	r3, #48	; 0x30
 800adde:	001a      	movs	r2, r3
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	699b      	ldr	r3, [r3, #24]
 800ade4:	05db      	lsls	r3, r3, #23
 800ade6:	0ddb      	lsrs	r3, r3, #23
 800ade8:	18d3      	adds	r3, r2, r3
 800adea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800adec:	69f9      	ldr	r1, [r7, #28]
 800adee:	0018      	movs	r0, r3
 800adf0:	f7fd fb20 	bl	8008434 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	7d1b      	ldrb	r3, [r3, #20]
 800adf8:	2280      	movs	r2, #128	; 0x80
 800adfa:	4252      	negs	r2, r2
 800adfc:	4313      	orrs	r3, r2
 800adfe:	b2da      	uxtb	r2, r3
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800ae04:	69fa      	ldr	r2, [r7, #28]
 800ae06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae08:	18d3      	adds	r3, r2, r3
 800ae0a:	61fb      	str	r3, [r7, #28]
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	699a      	ldr	r2, [r3, #24]
 800ae10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae12:	18d2      	adds	r2, r2, r3
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	619a      	str	r2, [r3, #24]
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	68d9      	ldr	r1, [r3, #12]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	699a      	ldr	r2, [r3, #24]
 800ae20:	000b      	movs	r3, r1
 800ae22:	4293      	cmp	r3, r2
 800ae24:	d200      	bcs.n	800ae28 <f_write+0x2b8>
 800ae26:	0013      	movs	r3, r2
 800ae28:	68fa      	ldr	r2, [r7, #12]
 800ae2a:	60d3      	str	r3, [r2, #12]
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	681a      	ldr	r2, [r3, #0]
 800ae30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae32:	18d2      	adds	r2, r2, r3
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	601a      	str	r2, [r3, #0]
 800ae38:	687a      	ldr	r2, [r7, #4]
 800ae3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae3c:	1ad3      	subs	r3, r2, r3
 800ae3e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d000      	beq.n	800ae48 <f_write+0x2d8>
 800ae46:	e6d0      	b.n	800abea <f_write+0x7a>
 800ae48:	e000      	b.n	800ae4c <f_write+0x2dc>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ae4a:	46c0      	nop			; (mov r8, r8)
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	7d1b      	ldrb	r3, [r3, #20]
 800ae50:	2240      	movs	r2, #64	; 0x40
 800ae52:	4313      	orrs	r3, r2
 800ae54:	b2da      	uxtb	r2, r3
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800ae5a:	2300      	movs	r3, #0
}
 800ae5c:	0018      	movs	r0, r3
 800ae5e:	46bd      	mov	sp, r7
 800ae60:	b00c      	add	sp, #48	; 0x30
 800ae62:	bdb0      	pop	{r4, r5, r7, pc}

0800ae64 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ae64:	b5b0      	push	{r4, r5, r7, lr}
 800ae66:	b086      	sub	sp, #24
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2517      	movs	r5, #23
 800ae70:	197c      	adds	r4, r7, r5
 800ae72:	2208      	movs	r2, #8
 800ae74:	18ba      	adds	r2, r7, r2
 800ae76:	0011      	movs	r1, r2
 800ae78:	0018      	movs	r0, r3
 800ae7a:	f7ff fbfd 	bl	800a678 <validate>
 800ae7e:	0003      	movs	r3, r0
 800ae80:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 800ae82:	197b      	adds	r3, r7, r5
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d16e      	bne.n	800af68 <f_sync+0x104>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	7d1b      	ldrb	r3, [r3, #20]
 800ae8e:	001a      	movs	r2, r3
 800ae90:	2340      	movs	r3, #64	; 0x40
 800ae92:	4013      	ands	r3, r2
 800ae94:	d068      	beq.n	800af68 <f_sync+0x104>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	7d1b      	ldrb	r3, [r3, #20]
 800ae9a:	b25b      	sxtb	r3, r3
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	da14      	bge.n	800aeca <f_sync+0x66>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	7858      	ldrb	r0, [r3, #1]
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	3330      	adds	r3, #48	; 0x30
 800aea8:	0019      	movs	r1, r3
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6a1a      	ldr	r2, [r3, #32]
 800aeae:	2301      	movs	r3, #1
 800aeb0:	f7fd f9ec 	bl	800828c <disk_write>
 800aeb4:	1e03      	subs	r3, r0, #0
 800aeb6:	d001      	beq.n	800aebc <f_sync+0x58>
 800aeb8:	2301      	movs	r3, #1
 800aeba:	e058      	b.n	800af6e <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	7d1b      	ldrb	r3, [r3, #20]
 800aec0:	227f      	movs	r2, #127	; 0x7f
 800aec2:	4013      	ands	r3, r2
 800aec4:	b2da      	uxtb	r2, r3
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800aeca:	f7fc fb91 	bl	80075f0 <get_fattime>
 800aece:	0003      	movs	r3, r0
 800aed0:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800aed2:	68ba      	ldr	r2, [r7, #8]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aed8:	2517      	movs	r5, #23
 800aeda:	197c      	adds	r4, r7, r5
 800aedc:	0019      	movs	r1, r3
 800aede:	0010      	movs	r0, r2
 800aee0:	f7fd fcd0 	bl	8008884 <move_window>
 800aee4:	0003      	movs	r3, r0
 800aee6:	7023      	strb	r3, [r4, #0]
				if (res == FR_OK) {
 800aee8:	002c      	movs	r4, r5
 800aeea:	193b      	adds	r3, r7, r4
 800aeec:	781b      	ldrb	r3, [r3, #0]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d13a      	bne.n	800af68 <f_sync+0x104>
					dir = fp->dir_ptr;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aef6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	330b      	adds	r3, #11
 800aefc:	781a      	ldrb	r2, [r3, #0]
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	330b      	adds	r3, #11
 800af02:	2120      	movs	r1, #32
 800af04:	430a      	orrs	r2, r1
 800af06:	b2d2      	uxtb	r2, r2
 800af08:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6818      	ldr	r0, [r3, #0]
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	689a      	ldr	r2, [r3, #8]
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	0019      	movs	r1, r3
 800af16:	f7fe fa3b 	bl	8009390 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	331c      	adds	r3, #28
 800af1e:	001a      	movs	r2, r3
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	68db      	ldr	r3, [r3, #12]
 800af24:	0019      	movs	r1, r3
 800af26:	0010      	movs	r0, r2
 800af28:	f7fd fa5a 	bl	80083e0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	3316      	adds	r3, #22
 800af30:	693a      	ldr	r2, [r7, #16]
 800af32:	0011      	movs	r1, r2
 800af34:	0018      	movs	r0, r3
 800af36:	f7fd fa53 	bl	80083e0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	3312      	adds	r3, #18
 800af3e:	2100      	movs	r1, #0
 800af40:	0018      	movs	r0, r3
 800af42:	f7fd fa2f 	bl	80083a4 <st_word>
					fs->wflag = 1;
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	2201      	movs	r2, #1
 800af4a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	193c      	adds	r4, r7, r4
 800af50:	0018      	movs	r0, r3
 800af52:	f7fd fccd 	bl	80088f0 <sync_fs>
 800af56:	0003      	movs	r3, r0
 800af58:	7023      	strb	r3, [r4, #0]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	7d1b      	ldrb	r3, [r3, #20]
 800af5e:	2240      	movs	r2, #64	; 0x40
 800af60:	4393      	bics	r3, r2
 800af62:	b2da      	uxtb	r2, r3
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800af68:	2317      	movs	r3, #23
 800af6a:	18fb      	adds	r3, r7, r3
 800af6c:	781b      	ldrb	r3, [r3, #0]
}
 800af6e:	0018      	movs	r0, r3
 800af70:	46bd      	mov	sp, r7
 800af72:	b006      	add	sp, #24
 800af74:	bdb0      	pop	{r4, r5, r7, pc}

0800af76 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800af76:	b5b0      	push	{r4, r5, r7, lr}
 800af78:	b084      	sub	sp, #16
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800af7e:	250f      	movs	r5, #15
 800af80:	197c      	adds	r4, r7, r5
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	0018      	movs	r0, r3
 800af86:	f7ff ff6d 	bl	800ae64 <f_sync>
 800af8a:	0003      	movs	r3, r0
 800af8c:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK)
 800af8e:	197b      	adds	r3, r7, r5
 800af90:	781b      	ldrb	r3, [r3, #0]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d11c      	bne.n	800afd0 <f_close+0x5a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	197c      	adds	r4, r7, r5
 800af9a:	2208      	movs	r2, #8
 800af9c:	18ba      	adds	r2, r7, r2
 800af9e:	0011      	movs	r1, r2
 800afa0:	0018      	movs	r0, r3
 800afa2:	f7ff fb69 	bl	800a678 <validate>
 800afa6:	0003      	movs	r3, r0
 800afa8:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 800afaa:	197b      	adds	r3, r7, r5
 800afac:	781b      	ldrb	r3, [r3, #0]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d10e      	bne.n	800afd0 <f_close+0x5a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	691b      	ldr	r3, [r3, #16]
 800afb6:	197c      	adds	r4, r7, r5
 800afb8:	0018      	movs	r0, r3
 800afba:	f7fd fbb1 	bl	8008720 <dec_lock>
 800afbe:	0003      	movs	r3, r0
 800afc0:	7023      	strb	r3, [r4, #0]
			if (res == FR_OK)
 800afc2:	197b      	adds	r3, r7, r5
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d102      	bne.n	800afd0 <f_close+0x5a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	2200      	movs	r2, #0
 800afce:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800afd0:	230f      	movs	r3, #15
 800afd2:	18fb      	adds	r3, r7, r3
 800afd4:	781b      	ldrb	r3, [r3, #0]
}
 800afd6:	0018      	movs	r0, r3
 800afd8:	46bd      	mov	sp, r7
 800afda:	b004      	add	sp, #16
 800afdc:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800afe0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800afe0:	b590      	push	{r4, r7, lr}
 800afe2:	b087      	sub	sp, #28
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	60f8      	str	r0, [r7, #12]
 800afe8:	60b9      	str	r1, [r7, #8]
 800afea:	1dfb      	adds	r3, r7, #7
 800afec:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 800afee:	2417      	movs	r4, #23
 800aff0:	193b      	adds	r3, r7, r4
 800aff2:	2201      	movs	r2, #1
 800aff4:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 800aff6:	2016      	movs	r0, #22
 800aff8:	183b      	adds	r3, r7, r0
 800affa:	2200      	movs	r2, #0
 800affc:	701a      	strb	r2, [r3, #0]

  if(disk.nbr < _VOLUMES)
 800affe:	4b21      	ldr	r3, [pc, #132]	; (800b084 <FATFS_LinkDriverEx+0xa4>)
 800b000:	7a5b      	ldrb	r3, [r3, #9]
 800b002:	b2db      	uxtb	r3, r3
 800b004:	2b00      	cmp	r3, #0
 800b006:	d136      	bne.n	800b076 <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b008:	4b1e      	ldr	r3, [pc, #120]	; (800b084 <FATFS_LinkDriverEx+0xa4>)
 800b00a:	7a5b      	ldrb	r3, [r3, #9]
 800b00c:	b2db      	uxtb	r3, r3
 800b00e:	001a      	movs	r2, r3
 800b010:	4b1c      	ldr	r3, [pc, #112]	; (800b084 <FATFS_LinkDriverEx+0xa4>)
 800b012:	2100      	movs	r1, #0
 800b014:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b016:	4b1b      	ldr	r3, [pc, #108]	; (800b084 <FATFS_LinkDriverEx+0xa4>)
 800b018:	7a5b      	ldrb	r3, [r3, #9]
 800b01a:	b2db      	uxtb	r3, r3
 800b01c:	4a19      	ldr	r2, [pc, #100]	; (800b084 <FATFS_LinkDriverEx+0xa4>)
 800b01e:	009b      	lsls	r3, r3, #2
 800b020:	18d3      	adds	r3, r2, r3
 800b022:	3304      	adds	r3, #4
 800b024:	68fa      	ldr	r2, [r7, #12]
 800b026:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;
 800b028:	4b16      	ldr	r3, [pc, #88]	; (800b084 <FATFS_LinkDriverEx+0xa4>)
 800b02a:	7a5b      	ldrb	r3, [r3, #9]
 800b02c:	b2db      	uxtb	r3, r3
 800b02e:	001a      	movs	r2, r3
 800b030:	4b14      	ldr	r3, [pc, #80]	; (800b084 <FATFS_LinkDriverEx+0xa4>)
 800b032:	189b      	adds	r3, r3, r2
 800b034:	1dfa      	adds	r2, r7, #7
 800b036:	7812      	ldrb	r2, [r2, #0]
 800b038:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b03a:	4b12      	ldr	r3, [pc, #72]	; (800b084 <FATFS_LinkDriverEx+0xa4>)
 800b03c:	7a5b      	ldrb	r3, [r3, #9]
 800b03e:	b2db      	uxtb	r3, r3
 800b040:	1c5a      	adds	r2, r3, #1
 800b042:	b2d1      	uxtb	r1, r2
 800b044:	4a0f      	ldr	r2, [pc, #60]	; (800b084 <FATFS_LinkDriverEx+0xa4>)
 800b046:	7251      	strb	r1, [r2, #9]
 800b048:	183a      	adds	r2, r7, r0
 800b04a:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 800b04c:	183b      	adds	r3, r7, r0
 800b04e:	781b      	ldrb	r3, [r3, #0]
 800b050:	3330      	adds	r3, #48	; 0x30
 800b052:	b2da      	uxtb	r2, r3
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b058:	68bb      	ldr	r3, [r7, #8]
 800b05a:	3301      	adds	r3, #1
 800b05c:	223a      	movs	r2, #58	; 0x3a
 800b05e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	3302      	adds	r3, #2
 800b064:	222f      	movs	r2, #47	; 0x2f
 800b066:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	3303      	adds	r3, #3
 800b06c:	2200      	movs	r2, #0
 800b06e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b070:	193b      	adds	r3, r7, r4
 800b072:	2200      	movs	r2, #0
 800b074:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800b076:	2317      	movs	r3, #23
 800b078:	18fb      	adds	r3, r7, r3
 800b07a:	781b      	ldrb	r3, [r3, #0]
}
 800b07c:	0018      	movs	r0, r3
 800b07e:	46bd      	mov	sp, r7
 800b080:	b007      	add	sp, #28
 800b082:	bd90      	pop	{r4, r7, pc}
 800b084:	20000e94 	.word	0x20000e94

0800b088 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b082      	sub	sp, #8
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b092:	6839      	ldr	r1, [r7, #0]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2200      	movs	r2, #0
 800b098:	0018      	movs	r0, r3
 800b09a:	f7ff ffa1 	bl	800afe0 <FATFS_LinkDriverEx>
 800b09e:	0003      	movs	r3, r0
}
 800b0a0:	0018      	movs	r0, r3
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	b002      	add	sp, #8
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	0002      	movs	r2, r0
 800b0b0:	6039      	str	r1, [r7, #0]
 800b0b2:	1dbb      	adds	r3, r7, #6
 800b0b4:	801a      	strh	r2, [r3, #0]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b0b6:	1dbb      	adds	r3, r7, #6
 800b0b8:	881b      	ldrh	r3, [r3, #0]
 800b0ba:	2b7f      	cmp	r3, #127	; 0x7f
 800b0bc:	d805      	bhi.n	800b0ca <ff_convert+0x22>
		c = chr;
 800b0be:	230e      	movs	r3, #14
 800b0c0:	18fb      	adds	r3, r7, r3
 800b0c2:	1dba      	adds	r2, r7, #6
 800b0c4:	8812      	ldrh	r2, [r2, #0]
 800b0c6:	801a      	strh	r2, [r3, #0]
 800b0c8:	e037      	b.n	800b13a <ff_convert+0x92>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d010      	beq.n	800b0f2 <ff_convert+0x4a>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b0d0:	1dbb      	adds	r3, r7, #6
 800b0d2:	881b      	ldrh	r3, [r3, #0]
 800b0d4:	2bff      	cmp	r3, #255	; 0xff
 800b0d6:	d807      	bhi.n	800b0e8 <ff_convert+0x40>
 800b0d8:	1dbb      	adds	r3, r7, #6
 800b0da:	881b      	ldrh	r3, [r3, #0]
 800b0dc:	3b80      	subs	r3, #128	; 0x80
 800b0de:	001a      	movs	r2, r3
 800b0e0:	4b19      	ldr	r3, [pc, #100]	; (800b148 <ff_convert+0xa0>)
 800b0e2:	0052      	lsls	r2, r2, #1
 800b0e4:	5ad2      	ldrh	r2, [r2, r3]
 800b0e6:	e000      	b.n	800b0ea <ff_convert+0x42>
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	230e      	movs	r3, #14
 800b0ec:	18fb      	adds	r3, r7, r3
 800b0ee:	801a      	strh	r2, [r3, #0]
 800b0f0:	e023      	b.n	800b13a <ff_convert+0x92>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b0f2:	230e      	movs	r3, #14
 800b0f4:	18fb      	adds	r3, r7, r3
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	801a      	strh	r2, [r3, #0]
 800b0fa:	e00e      	b.n	800b11a <ff_convert+0x72>
				if (chr == Tbl[c]) break;
 800b0fc:	210e      	movs	r1, #14
 800b0fe:	187b      	adds	r3, r7, r1
 800b100:	881a      	ldrh	r2, [r3, #0]
 800b102:	4b11      	ldr	r3, [pc, #68]	; (800b148 <ff_convert+0xa0>)
 800b104:	0052      	lsls	r2, r2, #1
 800b106:	5ad3      	ldrh	r3, [r2, r3]
 800b108:	1dba      	adds	r2, r7, #6
 800b10a:	8812      	ldrh	r2, [r2, #0]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d00a      	beq.n	800b126 <ff_convert+0x7e>
			for (c = 0; c < 0x80; c++) {
 800b110:	187b      	adds	r3, r7, r1
 800b112:	881a      	ldrh	r2, [r3, #0]
 800b114:	187b      	adds	r3, r7, r1
 800b116:	3201      	adds	r2, #1
 800b118:	801a      	strh	r2, [r3, #0]
 800b11a:	230e      	movs	r3, #14
 800b11c:	18fb      	adds	r3, r7, r3
 800b11e:	881b      	ldrh	r3, [r3, #0]
 800b120:	2b7f      	cmp	r3, #127	; 0x7f
 800b122:	d9eb      	bls.n	800b0fc <ff_convert+0x54>
 800b124:	e000      	b.n	800b128 <ff_convert+0x80>
				if (chr == Tbl[c]) break;
 800b126:	46c0      	nop			; (mov r8, r8)
			}
			c = (c + 0x80) & 0xFF;
 800b128:	210e      	movs	r1, #14
 800b12a:	187b      	adds	r3, r7, r1
 800b12c:	881b      	ldrh	r3, [r3, #0]
 800b12e:	3380      	adds	r3, #128	; 0x80
 800b130:	b29a      	uxth	r2, r3
 800b132:	187b      	adds	r3, r7, r1
 800b134:	21ff      	movs	r1, #255	; 0xff
 800b136:	400a      	ands	r2, r1
 800b138:	801a      	strh	r2, [r3, #0]
		}
	}

	return c;
 800b13a:	230e      	movs	r3, #14
 800b13c:	18fb      	adds	r3, r7, r3
 800b13e:	881b      	ldrh	r3, [r3, #0]
}
 800b140:	0018      	movs	r0, r3
 800b142:	46bd      	mov	sp, r7
 800b144:	b004      	add	sp, #16
 800b146:	bd80      	pop	{r7, pc}
 800b148:	0800c5a4 	.word	0x0800c5a4

0800b14c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b14c:	b5b0      	push	{r4, r5, r7, lr}
 800b14e:	b086      	sub	sp, #24
 800b150:	af00      	add	r7, sp, #0
 800b152:	0002      	movs	r2, r0
 800b154:	1dbb      	adds	r3, r7, #6
 800b156:	801a      	strh	r2, [r3, #0]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b158:	1dbb      	adds	r3, r7, #6
 800b15a:	881a      	ldrh	r2, [r3, #0]
 800b15c:	2380      	movs	r3, #128	; 0x80
 800b15e:	015b      	lsls	r3, r3, #5
 800b160:	429a      	cmp	r2, r3
 800b162:	d201      	bcs.n	800b168 <ff_wtoupper+0x1c>
 800b164:	4b4d      	ldr	r3, [pc, #308]	; (800b29c <ff_wtoupper+0x150>)
 800b166:	e000      	b.n	800b16a <ff_wtoupper+0x1e>
 800b168:	4b4d      	ldr	r3, [pc, #308]	; (800b2a0 <ff_wtoupper+0x154>)
 800b16a:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	1c9a      	adds	r2, r3, #2
 800b170:	617a      	str	r2, [r7, #20]
 800b172:	2412      	movs	r4, #18
 800b174:	193a      	adds	r2, r7, r4
 800b176:	881b      	ldrh	r3, [r3, #0]
 800b178:	8013      	strh	r3, [r2, #0]
		if (!bc || chr < bc) break;
 800b17a:	193b      	adds	r3, r7, r4
 800b17c:	881b      	ldrh	r3, [r3, #0]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d100      	bne.n	800b184 <ff_wtoupper+0x38>
 800b182:	e084      	b.n	800b28e <ff_wtoupper+0x142>
 800b184:	1dba      	adds	r2, r7, #6
 800b186:	193b      	adds	r3, r7, r4
 800b188:	8812      	ldrh	r2, [r2, #0]
 800b18a:	881b      	ldrh	r3, [r3, #0]
 800b18c:	429a      	cmp	r2, r3
 800b18e:	d200      	bcs.n	800b192 <ff_wtoupper+0x46>
 800b190:	e07d      	b.n	800b28e <ff_wtoupper+0x142>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	1c9a      	adds	r2, r3, #2
 800b196:	617a      	str	r2, [r7, #20]
 800b198:	2010      	movs	r0, #16
 800b19a:	183a      	adds	r2, r7, r0
 800b19c:	881b      	ldrh	r3, [r3, #0]
 800b19e:	8013      	strh	r3, [r2, #0]
 800b1a0:	250e      	movs	r5, #14
 800b1a2:	197b      	adds	r3, r7, r5
 800b1a4:	183a      	adds	r2, r7, r0
 800b1a6:	8812      	ldrh	r2, [r2, #0]
 800b1a8:	0a12      	lsrs	r2, r2, #8
 800b1aa:	801a      	strh	r2, [r3, #0]
 800b1ac:	183b      	adds	r3, r7, r0
 800b1ae:	183a      	adds	r2, r7, r0
 800b1b0:	8812      	ldrh	r2, [r2, #0]
 800b1b2:	21ff      	movs	r1, #255	; 0xff
 800b1b4:	400a      	ands	r2, r1
 800b1b6:	801a      	strh	r2, [r3, #0]
		if (chr < bc + nc) {	/* In the block? */
 800b1b8:	1dbb      	adds	r3, r7, #6
 800b1ba:	881a      	ldrh	r2, [r3, #0]
 800b1bc:	193b      	adds	r3, r7, r4
 800b1be:	8819      	ldrh	r1, [r3, #0]
 800b1c0:	183b      	adds	r3, r7, r0
 800b1c2:	881b      	ldrh	r3, [r3, #0]
 800b1c4:	18cb      	adds	r3, r1, r3
 800b1c6:	429a      	cmp	r2, r3
 800b1c8:	da52      	bge.n	800b270 <ff_wtoupper+0x124>
			switch (cmd) {
 800b1ca:	197b      	adds	r3, r7, r5
 800b1cc:	881b      	ldrh	r3, [r3, #0]
 800b1ce:	2b08      	cmp	r3, #8
 800b1d0:	d85c      	bhi.n	800b28c <ff_wtoupper+0x140>
 800b1d2:	009a      	lsls	r2, r3, #2
 800b1d4:	4b33      	ldr	r3, [pc, #204]	; (800b2a4 <ff_wtoupper+0x158>)
 800b1d6:	18d3      	adds	r3, r2, r3
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	469f      	mov	pc, r3
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b1dc:	1dbb      	adds	r3, r7, #6
 800b1de:	881a      	ldrh	r2, [r3, #0]
 800b1e0:	2312      	movs	r3, #18
 800b1e2:	18fb      	adds	r3, r7, r3
 800b1e4:	881b      	ldrh	r3, [r3, #0]
 800b1e6:	1ad3      	subs	r3, r2, r3
 800b1e8:	005b      	lsls	r3, r3, #1
 800b1ea:	697a      	ldr	r2, [r7, #20]
 800b1ec:	18d2      	adds	r2, r2, r3
 800b1ee:	1dbb      	adds	r3, r7, #6
 800b1f0:	8812      	ldrh	r2, [r2, #0]
 800b1f2:	801a      	strh	r2, [r3, #0]
 800b1f4:	e03b      	b.n	800b26e <ff_wtoupper+0x122>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b1f6:	1dba      	adds	r2, r7, #6
 800b1f8:	2312      	movs	r3, #18
 800b1fa:	18fb      	adds	r3, r7, r3
 800b1fc:	8812      	ldrh	r2, [r2, #0]
 800b1fe:	881b      	ldrh	r3, [r3, #0]
 800b200:	1ad3      	subs	r3, r2, r3
 800b202:	b29b      	uxth	r3, r3
 800b204:	2201      	movs	r2, #1
 800b206:	4013      	ands	r3, r2
 800b208:	b29a      	uxth	r2, r3
 800b20a:	1dbb      	adds	r3, r7, #6
 800b20c:	1db9      	adds	r1, r7, #6
 800b20e:	8809      	ldrh	r1, [r1, #0]
 800b210:	1a8a      	subs	r2, r1, r2
 800b212:	801a      	strh	r2, [r3, #0]
 800b214:	e02b      	b.n	800b26e <ff_wtoupper+0x122>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b216:	1dbb      	adds	r3, r7, #6
 800b218:	1dba      	adds	r2, r7, #6
 800b21a:	8812      	ldrh	r2, [r2, #0]
 800b21c:	3a10      	subs	r2, #16
 800b21e:	801a      	strh	r2, [r3, #0]
 800b220:	e025      	b.n	800b26e <ff_wtoupper+0x122>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b222:	1dbb      	adds	r3, r7, #6
 800b224:	1dba      	adds	r2, r7, #6
 800b226:	8812      	ldrh	r2, [r2, #0]
 800b228:	3a20      	subs	r2, #32
 800b22a:	801a      	strh	r2, [r3, #0]
 800b22c:	e01f      	b.n	800b26e <ff_wtoupper+0x122>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b22e:	1dbb      	adds	r3, r7, #6
 800b230:	1dba      	adds	r2, r7, #6
 800b232:	8812      	ldrh	r2, [r2, #0]
 800b234:	3a30      	subs	r2, #48	; 0x30
 800b236:	801a      	strh	r2, [r3, #0]
 800b238:	e019      	b.n	800b26e <ff_wtoupper+0x122>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b23a:	1dbb      	adds	r3, r7, #6
 800b23c:	1dba      	adds	r2, r7, #6
 800b23e:	8812      	ldrh	r2, [r2, #0]
 800b240:	3a1a      	subs	r2, #26
 800b242:	801a      	strh	r2, [r3, #0]
 800b244:	e013      	b.n	800b26e <ff_wtoupper+0x122>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b246:	1dbb      	adds	r3, r7, #6
 800b248:	1dba      	adds	r2, r7, #6
 800b24a:	8812      	ldrh	r2, [r2, #0]
 800b24c:	3208      	adds	r2, #8
 800b24e:	801a      	strh	r2, [r3, #0]
 800b250:	e00d      	b.n	800b26e <ff_wtoupper+0x122>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b252:	1dbb      	adds	r3, r7, #6
 800b254:	1dba      	adds	r2, r7, #6
 800b256:	8812      	ldrh	r2, [r2, #0]
 800b258:	3a50      	subs	r2, #80	; 0x50
 800b25a:	801a      	strh	r2, [r3, #0]
 800b25c:	e007      	b.n	800b26e <ff_wtoupper+0x122>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b25e:	1dbb      	adds	r3, r7, #6
 800b260:	1dba      	adds	r2, r7, #6
 800b262:	8812      	ldrh	r2, [r2, #0]
 800b264:	4910      	ldr	r1, [pc, #64]	; (800b2a8 <ff_wtoupper+0x15c>)
 800b266:	468c      	mov	ip, r1
 800b268:	4462      	add	r2, ip
 800b26a:	801a      	strh	r2, [r3, #0]
 800b26c:	46c0      	nop			; (mov r8, r8)
			}
			break;
 800b26e:	e00d      	b.n	800b28c <ff_wtoupper+0x140>
		}
		if (!cmd) p += nc;
 800b270:	230e      	movs	r3, #14
 800b272:	18fb      	adds	r3, r7, r3
 800b274:	881b      	ldrh	r3, [r3, #0]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d000      	beq.n	800b27c <ff_wtoupper+0x130>
 800b27a:	e777      	b.n	800b16c <ff_wtoupper+0x20>
 800b27c:	2310      	movs	r3, #16
 800b27e:	18fb      	adds	r3, r7, r3
 800b280:	881b      	ldrh	r3, [r3, #0]
 800b282:	005b      	lsls	r3, r3, #1
 800b284:	697a      	ldr	r2, [r7, #20]
 800b286:	18d3      	adds	r3, r2, r3
 800b288:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b28a:	e76f      	b.n	800b16c <ff_wtoupper+0x20>
			break;
 800b28c:	46c0      	nop			; (mov r8, r8)
	}

	return chr;
 800b28e:	1dbb      	adds	r3, r7, #6
 800b290:	881b      	ldrh	r3, [r3, #0]
}
 800b292:	0018      	movs	r0, r3
 800b294:	46bd      	mov	sp, r7
 800b296:	b006      	add	sp, #24
 800b298:	bdb0      	pop	{r4, r5, r7, pc}
 800b29a:	46c0      	nop			; (mov r8, r8)
 800b29c:	0800c6c8 	.word	0x0800c6c8
 800b2a0:	0800c8bc 	.word	0x0800c8bc
 800b2a4:	0800c6a4 	.word	0x0800c6a4
 800b2a8:	ffffe3a0 	.word	0xffffe3a0

0800b2ac <siprintf>:
 800b2ac:	b40e      	push	{r1, r2, r3}
 800b2ae:	b500      	push	{lr}
 800b2b0:	490b      	ldr	r1, [pc, #44]	; (800b2e0 <siprintf+0x34>)
 800b2b2:	b09c      	sub	sp, #112	; 0x70
 800b2b4:	ab1d      	add	r3, sp, #116	; 0x74
 800b2b6:	9002      	str	r0, [sp, #8]
 800b2b8:	9006      	str	r0, [sp, #24]
 800b2ba:	9107      	str	r1, [sp, #28]
 800b2bc:	9104      	str	r1, [sp, #16]
 800b2be:	4809      	ldr	r0, [pc, #36]	; (800b2e4 <siprintf+0x38>)
 800b2c0:	4909      	ldr	r1, [pc, #36]	; (800b2e8 <siprintf+0x3c>)
 800b2c2:	cb04      	ldmia	r3!, {r2}
 800b2c4:	9105      	str	r1, [sp, #20]
 800b2c6:	6800      	ldr	r0, [r0, #0]
 800b2c8:	a902      	add	r1, sp, #8
 800b2ca:	9301      	str	r3, [sp, #4]
 800b2cc:	f000 f9a2 	bl	800b614 <_svfiprintf_r>
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	9b02      	ldr	r3, [sp, #8]
 800b2d4:	701a      	strb	r2, [r3, #0]
 800b2d6:	b01c      	add	sp, #112	; 0x70
 800b2d8:	bc08      	pop	{r3}
 800b2da:	b003      	add	sp, #12
 800b2dc:	4718      	bx	r3
 800b2de:	46c0      	nop			; (mov r8, r8)
 800b2e0:	7fffffff 	.word	0x7fffffff
 800b2e4:	20000074 	.word	0x20000074
 800b2e8:	ffff0208 	.word	0xffff0208

0800b2ec <memset>:
 800b2ec:	0003      	movs	r3, r0
 800b2ee:	1882      	adds	r2, r0, r2
 800b2f0:	4293      	cmp	r3, r2
 800b2f2:	d100      	bne.n	800b2f6 <memset+0xa>
 800b2f4:	4770      	bx	lr
 800b2f6:	7019      	strb	r1, [r3, #0]
 800b2f8:	3301      	adds	r3, #1
 800b2fa:	e7f9      	b.n	800b2f0 <memset+0x4>

0800b2fc <__errno>:
 800b2fc:	4b01      	ldr	r3, [pc, #4]	; (800b304 <__errno+0x8>)
 800b2fe:	6818      	ldr	r0, [r3, #0]
 800b300:	4770      	bx	lr
 800b302:	46c0      	nop			; (mov r8, r8)
 800b304:	20000074 	.word	0x20000074

0800b308 <__libc_init_array>:
 800b308:	b570      	push	{r4, r5, r6, lr}
 800b30a:	2600      	movs	r6, #0
 800b30c:	4c0c      	ldr	r4, [pc, #48]	; (800b340 <__libc_init_array+0x38>)
 800b30e:	4d0d      	ldr	r5, [pc, #52]	; (800b344 <__libc_init_array+0x3c>)
 800b310:	1b64      	subs	r4, r4, r5
 800b312:	10a4      	asrs	r4, r4, #2
 800b314:	42a6      	cmp	r6, r4
 800b316:	d109      	bne.n	800b32c <__libc_init_array+0x24>
 800b318:	2600      	movs	r6, #0
 800b31a:	f000 fc6d 	bl	800bbf8 <_init>
 800b31e:	4c0a      	ldr	r4, [pc, #40]	; (800b348 <__libc_init_array+0x40>)
 800b320:	4d0a      	ldr	r5, [pc, #40]	; (800b34c <__libc_init_array+0x44>)
 800b322:	1b64      	subs	r4, r4, r5
 800b324:	10a4      	asrs	r4, r4, #2
 800b326:	42a6      	cmp	r6, r4
 800b328:	d105      	bne.n	800b336 <__libc_init_array+0x2e>
 800b32a:	bd70      	pop	{r4, r5, r6, pc}
 800b32c:	00b3      	lsls	r3, r6, #2
 800b32e:	58eb      	ldr	r3, [r5, r3]
 800b330:	4798      	blx	r3
 800b332:	3601      	adds	r6, #1
 800b334:	e7ee      	b.n	800b314 <__libc_init_array+0xc>
 800b336:	00b3      	lsls	r3, r6, #2
 800b338:	58eb      	ldr	r3, [r5, r3]
 800b33a:	4798      	blx	r3
 800b33c:	3601      	adds	r6, #1
 800b33e:	e7f2      	b.n	800b326 <__libc_init_array+0x1e>
 800b340:	0800c9b4 	.word	0x0800c9b4
 800b344:	0800c9b4 	.word	0x0800c9b4
 800b348:	0800c9b8 	.word	0x0800c9b8
 800b34c:	0800c9b4 	.word	0x0800c9b4

0800b350 <__retarget_lock_acquire_recursive>:
 800b350:	4770      	bx	lr

0800b352 <__retarget_lock_release_recursive>:
 800b352:	4770      	bx	lr

0800b354 <_free_r>:
 800b354:	b570      	push	{r4, r5, r6, lr}
 800b356:	0005      	movs	r5, r0
 800b358:	2900      	cmp	r1, #0
 800b35a:	d010      	beq.n	800b37e <_free_r+0x2a>
 800b35c:	1f0c      	subs	r4, r1, #4
 800b35e:	6823      	ldr	r3, [r4, #0]
 800b360:	2b00      	cmp	r3, #0
 800b362:	da00      	bge.n	800b366 <_free_r+0x12>
 800b364:	18e4      	adds	r4, r4, r3
 800b366:	0028      	movs	r0, r5
 800b368:	f000 f8e2 	bl	800b530 <__malloc_lock>
 800b36c:	4a1d      	ldr	r2, [pc, #116]	; (800b3e4 <_free_r+0x90>)
 800b36e:	6813      	ldr	r3, [r2, #0]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d105      	bne.n	800b380 <_free_r+0x2c>
 800b374:	6063      	str	r3, [r4, #4]
 800b376:	6014      	str	r4, [r2, #0]
 800b378:	0028      	movs	r0, r5
 800b37a:	f000 f8e1 	bl	800b540 <__malloc_unlock>
 800b37e:	bd70      	pop	{r4, r5, r6, pc}
 800b380:	42a3      	cmp	r3, r4
 800b382:	d908      	bls.n	800b396 <_free_r+0x42>
 800b384:	6820      	ldr	r0, [r4, #0]
 800b386:	1821      	adds	r1, r4, r0
 800b388:	428b      	cmp	r3, r1
 800b38a:	d1f3      	bne.n	800b374 <_free_r+0x20>
 800b38c:	6819      	ldr	r1, [r3, #0]
 800b38e:	685b      	ldr	r3, [r3, #4]
 800b390:	1809      	adds	r1, r1, r0
 800b392:	6021      	str	r1, [r4, #0]
 800b394:	e7ee      	b.n	800b374 <_free_r+0x20>
 800b396:	001a      	movs	r2, r3
 800b398:	685b      	ldr	r3, [r3, #4]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d001      	beq.n	800b3a2 <_free_r+0x4e>
 800b39e:	42a3      	cmp	r3, r4
 800b3a0:	d9f9      	bls.n	800b396 <_free_r+0x42>
 800b3a2:	6811      	ldr	r1, [r2, #0]
 800b3a4:	1850      	adds	r0, r2, r1
 800b3a6:	42a0      	cmp	r0, r4
 800b3a8:	d10b      	bne.n	800b3c2 <_free_r+0x6e>
 800b3aa:	6820      	ldr	r0, [r4, #0]
 800b3ac:	1809      	adds	r1, r1, r0
 800b3ae:	1850      	adds	r0, r2, r1
 800b3b0:	6011      	str	r1, [r2, #0]
 800b3b2:	4283      	cmp	r3, r0
 800b3b4:	d1e0      	bne.n	800b378 <_free_r+0x24>
 800b3b6:	6818      	ldr	r0, [r3, #0]
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	1841      	adds	r1, r0, r1
 800b3bc:	6011      	str	r1, [r2, #0]
 800b3be:	6053      	str	r3, [r2, #4]
 800b3c0:	e7da      	b.n	800b378 <_free_r+0x24>
 800b3c2:	42a0      	cmp	r0, r4
 800b3c4:	d902      	bls.n	800b3cc <_free_r+0x78>
 800b3c6:	230c      	movs	r3, #12
 800b3c8:	602b      	str	r3, [r5, #0]
 800b3ca:	e7d5      	b.n	800b378 <_free_r+0x24>
 800b3cc:	6820      	ldr	r0, [r4, #0]
 800b3ce:	1821      	adds	r1, r4, r0
 800b3d0:	428b      	cmp	r3, r1
 800b3d2:	d103      	bne.n	800b3dc <_free_r+0x88>
 800b3d4:	6819      	ldr	r1, [r3, #0]
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	1809      	adds	r1, r1, r0
 800b3da:	6021      	str	r1, [r4, #0]
 800b3dc:	6063      	str	r3, [r4, #4]
 800b3de:	6054      	str	r4, [r2, #4]
 800b3e0:	e7ca      	b.n	800b378 <_free_r+0x24>
 800b3e2:	46c0      	nop			; (mov r8, r8)
 800b3e4:	20000fe0 	.word	0x20000fe0

0800b3e8 <sbrk_aligned>:
 800b3e8:	b570      	push	{r4, r5, r6, lr}
 800b3ea:	4e0f      	ldr	r6, [pc, #60]	; (800b428 <sbrk_aligned+0x40>)
 800b3ec:	000d      	movs	r5, r1
 800b3ee:	6831      	ldr	r1, [r6, #0]
 800b3f0:	0004      	movs	r4, r0
 800b3f2:	2900      	cmp	r1, #0
 800b3f4:	d102      	bne.n	800b3fc <sbrk_aligned+0x14>
 800b3f6:	f000 fba1 	bl	800bb3c <_sbrk_r>
 800b3fa:	6030      	str	r0, [r6, #0]
 800b3fc:	0029      	movs	r1, r5
 800b3fe:	0020      	movs	r0, r4
 800b400:	f000 fb9c 	bl	800bb3c <_sbrk_r>
 800b404:	1c43      	adds	r3, r0, #1
 800b406:	d00a      	beq.n	800b41e <sbrk_aligned+0x36>
 800b408:	2303      	movs	r3, #3
 800b40a:	1cc5      	adds	r5, r0, #3
 800b40c:	439d      	bics	r5, r3
 800b40e:	42a8      	cmp	r0, r5
 800b410:	d007      	beq.n	800b422 <sbrk_aligned+0x3a>
 800b412:	1a29      	subs	r1, r5, r0
 800b414:	0020      	movs	r0, r4
 800b416:	f000 fb91 	bl	800bb3c <_sbrk_r>
 800b41a:	3001      	adds	r0, #1
 800b41c:	d101      	bne.n	800b422 <sbrk_aligned+0x3a>
 800b41e:	2501      	movs	r5, #1
 800b420:	426d      	negs	r5, r5
 800b422:	0028      	movs	r0, r5
 800b424:	bd70      	pop	{r4, r5, r6, pc}
 800b426:	46c0      	nop			; (mov r8, r8)
 800b428:	20000fe4 	.word	0x20000fe4

0800b42c <_malloc_r>:
 800b42c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b42e:	2203      	movs	r2, #3
 800b430:	1ccb      	adds	r3, r1, #3
 800b432:	4393      	bics	r3, r2
 800b434:	3308      	adds	r3, #8
 800b436:	0006      	movs	r6, r0
 800b438:	001f      	movs	r7, r3
 800b43a:	2b0c      	cmp	r3, #12
 800b43c:	d238      	bcs.n	800b4b0 <_malloc_r+0x84>
 800b43e:	270c      	movs	r7, #12
 800b440:	42b9      	cmp	r1, r7
 800b442:	d837      	bhi.n	800b4b4 <_malloc_r+0x88>
 800b444:	0030      	movs	r0, r6
 800b446:	f000 f873 	bl	800b530 <__malloc_lock>
 800b44a:	4b38      	ldr	r3, [pc, #224]	; (800b52c <_malloc_r+0x100>)
 800b44c:	9300      	str	r3, [sp, #0]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	001c      	movs	r4, r3
 800b452:	2c00      	cmp	r4, #0
 800b454:	d133      	bne.n	800b4be <_malloc_r+0x92>
 800b456:	0039      	movs	r1, r7
 800b458:	0030      	movs	r0, r6
 800b45a:	f7ff ffc5 	bl	800b3e8 <sbrk_aligned>
 800b45e:	0004      	movs	r4, r0
 800b460:	1c43      	adds	r3, r0, #1
 800b462:	d15e      	bne.n	800b522 <_malloc_r+0xf6>
 800b464:	9b00      	ldr	r3, [sp, #0]
 800b466:	681c      	ldr	r4, [r3, #0]
 800b468:	0025      	movs	r5, r4
 800b46a:	2d00      	cmp	r5, #0
 800b46c:	d14e      	bne.n	800b50c <_malloc_r+0xe0>
 800b46e:	2c00      	cmp	r4, #0
 800b470:	d051      	beq.n	800b516 <_malloc_r+0xea>
 800b472:	6823      	ldr	r3, [r4, #0]
 800b474:	0029      	movs	r1, r5
 800b476:	18e3      	adds	r3, r4, r3
 800b478:	0030      	movs	r0, r6
 800b47a:	9301      	str	r3, [sp, #4]
 800b47c:	f000 fb5e 	bl	800bb3c <_sbrk_r>
 800b480:	9b01      	ldr	r3, [sp, #4]
 800b482:	4283      	cmp	r3, r0
 800b484:	d147      	bne.n	800b516 <_malloc_r+0xea>
 800b486:	6823      	ldr	r3, [r4, #0]
 800b488:	0030      	movs	r0, r6
 800b48a:	1aff      	subs	r7, r7, r3
 800b48c:	0039      	movs	r1, r7
 800b48e:	f7ff ffab 	bl	800b3e8 <sbrk_aligned>
 800b492:	3001      	adds	r0, #1
 800b494:	d03f      	beq.n	800b516 <_malloc_r+0xea>
 800b496:	6823      	ldr	r3, [r4, #0]
 800b498:	19db      	adds	r3, r3, r7
 800b49a:	6023      	str	r3, [r4, #0]
 800b49c:	9b00      	ldr	r3, [sp, #0]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d040      	beq.n	800b526 <_malloc_r+0xfa>
 800b4a4:	685a      	ldr	r2, [r3, #4]
 800b4a6:	42a2      	cmp	r2, r4
 800b4a8:	d133      	bne.n	800b512 <_malloc_r+0xe6>
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	605a      	str	r2, [r3, #4]
 800b4ae:	e014      	b.n	800b4da <_malloc_r+0xae>
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	dac5      	bge.n	800b440 <_malloc_r+0x14>
 800b4b4:	230c      	movs	r3, #12
 800b4b6:	2500      	movs	r5, #0
 800b4b8:	6033      	str	r3, [r6, #0]
 800b4ba:	0028      	movs	r0, r5
 800b4bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b4be:	6821      	ldr	r1, [r4, #0]
 800b4c0:	1bc9      	subs	r1, r1, r7
 800b4c2:	d420      	bmi.n	800b506 <_malloc_r+0xda>
 800b4c4:	290b      	cmp	r1, #11
 800b4c6:	d918      	bls.n	800b4fa <_malloc_r+0xce>
 800b4c8:	19e2      	adds	r2, r4, r7
 800b4ca:	6027      	str	r7, [r4, #0]
 800b4cc:	42a3      	cmp	r3, r4
 800b4ce:	d112      	bne.n	800b4f6 <_malloc_r+0xca>
 800b4d0:	9b00      	ldr	r3, [sp, #0]
 800b4d2:	601a      	str	r2, [r3, #0]
 800b4d4:	6863      	ldr	r3, [r4, #4]
 800b4d6:	6011      	str	r1, [r2, #0]
 800b4d8:	6053      	str	r3, [r2, #4]
 800b4da:	0030      	movs	r0, r6
 800b4dc:	0025      	movs	r5, r4
 800b4de:	f000 f82f 	bl	800b540 <__malloc_unlock>
 800b4e2:	2207      	movs	r2, #7
 800b4e4:	350b      	adds	r5, #11
 800b4e6:	1d23      	adds	r3, r4, #4
 800b4e8:	4395      	bics	r5, r2
 800b4ea:	1aea      	subs	r2, r5, r3
 800b4ec:	429d      	cmp	r5, r3
 800b4ee:	d0e4      	beq.n	800b4ba <_malloc_r+0x8e>
 800b4f0:	1b5b      	subs	r3, r3, r5
 800b4f2:	50a3      	str	r3, [r4, r2]
 800b4f4:	e7e1      	b.n	800b4ba <_malloc_r+0x8e>
 800b4f6:	605a      	str	r2, [r3, #4]
 800b4f8:	e7ec      	b.n	800b4d4 <_malloc_r+0xa8>
 800b4fa:	6862      	ldr	r2, [r4, #4]
 800b4fc:	42a3      	cmp	r3, r4
 800b4fe:	d1d5      	bne.n	800b4ac <_malloc_r+0x80>
 800b500:	9b00      	ldr	r3, [sp, #0]
 800b502:	601a      	str	r2, [r3, #0]
 800b504:	e7e9      	b.n	800b4da <_malloc_r+0xae>
 800b506:	0023      	movs	r3, r4
 800b508:	6864      	ldr	r4, [r4, #4]
 800b50a:	e7a2      	b.n	800b452 <_malloc_r+0x26>
 800b50c:	002c      	movs	r4, r5
 800b50e:	686d      	ldr	r5, [r5, #4]
 800b510:	e7ab      	b.n	800b46a <_malloc_r+0x3e>
 800b512:	0013      	movs	r3, r2
 800b514:	e7c4      	b.n	800b4a0 <_malloc_r+0x74>
 800b516:	230c      	movs	r3, #12
 800b518:	0030      	movs	r0, r6
 800b51a:	6033      	str	r3, [r6, #0]
 800b51c:	f000 f810 	bl	800b540 <__malloc_unlock>
 800b520:	e7cb      	b.n	800b4ba <_malloc_r+0x8e>
 800b522:	6027      	str	r7, [r4, #0]
 800b524:	e7d9      	b.n	800b4da <_malloc_r+0xae>
 800b526:	605b      	str	r3, [r3, #4]
 800b528:	deff      	udf	#255	; 0xff
 800b52a:	46c0      	nop			; (mov r8, r8)
 800b52c:	20000fe0 	.word	0x20000fe0

0800b530 <__malloc_lock>:
 800b530:	b510      	push	{r4, lr}
 800b532:	4802      	ldr	r0, [pc, #8]	; (800b53c <__malloc_lock+0xc>)
 800b534:	f7ff ff0c 	bl	800b350 <__retarget_lock_acquire_recursive>
 800b538:	bd10      	pop	{r4, pc}
 800b53a:	46c0      	nop			; (mov r8, r8)
 800b53c:	20000fdc 	.word	0x20000fdc

0800b540 <__malloc_unlock>:
 800b540:	b510      	push	{r4, lr}
 800b542:	4802      	ldr	r0, [pc, #8]	; (800b54c <__malloc_unlock+0xc>)
 800b544:	f7ff ff05 	bl	800b352 <__retarget_lock_release_recursive>
 800b548:	bd10      	pop	{r4, pc}
 800b54a:	46c0      	nop			; (mov r8, r8)
 800b54c:	20000fdc 	.word	0x20000fdc

0800b550 <__ssputs_r>:
 800b550:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b552:	b085      	sub	sp, #20
 800b554:	9301      	str	r3, [sp, #4]
 800b556:	9203      	str	r2, [sp, #12]
 800b558:	688e      	ldr	r6, [r1, #8]
 800b55a:	9a01      	ldr	r2, [sp, #4]
 800b55c:	0007      	movs	r7, r0
 800b55e:	000c      	movs	r4, r1
 800b560:	680b      	ldr	r3, [r1, #0]
 800b562:	4296      	cmp	r6, r2
 800b564:	d831      	bhi.n	800b5ca <__ssputs_r+0x7a>
 800b566:	898a      	ldrh	r2, [r1, #12]
 800b568:	2190      	movs	r1, #144	; 0x90
 800b56a:	00c9      	lsls	r1, r1, #3
 800b56c:	420a      	tst	r2, r1
 800b56e:	d029      	beq.n	800b5c4 <__ssputs_r+0x74>
 800b570:	2003      	movs	r0, #3
 800b572:	6921      	ldr	r1, [r4, #16]
 800b574:	1a5b      	subs	r3, r3, r1
 800b576:	9302      	str	r3, [sp, #8]
 800b578:	6963      	ldr	r3, [r4, #20]
 800b57a:	4343      	muls	r3, r0
 800b57c:	0fdd      	lsrs	r5, r3, #31
 800b57e:	18ed      	adds	r5, r5, r3
 800b580:	9b01      	ldr	r3, [sp, #4]
 800b582:	9802      	ldr	r0, [sp, #8]
 800b584:	3301      	adds	r3, #1
 800b586:	181b      	adds	r3, r3, r0
 800b588:	106d      	asrs	r5, r5, #1
 800b58a:	42ab      	cmp	r3, r5
 800b58c:	d900      	bls.n	800b590 <__ssputs_r+0x40>
 800b58e:	001d      	movs	r5, r3
 800b590:	0552      	lsls	r2, r2, #21
 800b592:	d529      	bpl.n	800b5e8 <__ssputs_r+0x98>
 800b594:	0029      	movs	r1, r5
 800b596:	0038      	movs	r0, r7
 800b598:	f7ff ff48 	bl	800b42c <_malloc_r>
 800b59c:	1e06      	subs	r6, r0, #0
 800b59e:	d02d      	beq.n	800b5fc <__ssputs_r+0xac>
 800b5a0:	9a02      	ldr	r2, [sp, #8]
 800b5a2:	6921      	ldr	r1, [r4, #16]
 800b5a4:	f000 fae7 	bl	800bb76 <memcpy>
 800b5a8:	89a2      	ldrh	r2, [r4, #12]
 800b5aa:	4b19      	ldr	r3, [pc, #100]	; (800b610 <__ssputs_r+0xc0>)
 800b5ac:	401a      	ands	r2, r3
 800b5ae:	2380      	movs	r3, #128	; 0x80
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	81a3      	strh	r3, [r4, #12]
 800b5b4:	9b02      	ldr	r3, [sp, #8]
 800b5b6:	6126      	str	r6, [r4, #16]
 800b5b8:	18f6      	adds	r6, r6, r3
 800b5ba:	6026      	str	r6, [r4, #0]
 800b5bc:	6165      	str	r5, [r4, #20]
 800b5be:	9e01      	ldr	r6, [sp, #4]
 800b5c0:	1aed      	subs	r5, r5, r3
 800b5c2:	60a5      	str	r5, [r4, #8]
 800b5c4:	9b01      	ldr	r3, [sp, #4]
 800b5c6:	429e      	cmp	r6, r3
 800b5c8:	d900      	bls.n	800b5cc <__ssputs_r+0x7c>
 800b5ca:	9e01      	ldr	r6, [sp, #4]
 800b5cc:	0032      	movs	r2, r6
 800b5ce:	9903      	ldr	r1, [sp, #12]
 800b5d0:	6820      	ldr	r0, [r4, #0]
 800b5d2:	f000 fa9f 	bl	800bb14 <memmove>
 800b5d6:	2000      	movs	r0, #0
 800b5d8:	68a3      	ldr	r3, [r4, #8]
 800b5da:	1b9b      	subs	r3, r3, r6
 800b5dc:	60a3      	str	r3, [r4, #8]
 800b5de:	6823      	ldr	r3, [r4, #0]
 800b5e0:	199b      	adds	r3, r3, r6
 800b5e2:	6023      	str	r3, [r4, #0]
 800b5e4:	b005      	add	sp, #20
 800b5e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5e8:	002a      	movs	r2, r5
 800b5ea:	0038      	movs	r0, r7
 800b5ec:	f000 facc 	bl	800bb88 <_realloc_r>
 800b5f0:	1e06      	subs	r6, r0, #0
 800b5f2:	d1df      	bne.n	800b5b4 <__ssputs_r+0x64>
 800b5f4:	0038      	movs	r0, r7
 800b5f6:	6921      	ldr	r1, [r4, #16]
 800b5f8:	f7ff feac 	bl	800b354 <_free_r>
 800b5fc:	230c      	movs	r3, #12
 800b5fe:	2001      	movs	r0, #1
 800b600:	603b      	str	r3, [r7, #0]
 800b602:	89a2      	ldrh	r2, [r4, #12]
 800b604:	3334      	adds	r3, #52	; 0x34
 800b606:	4313      	orrs	r3, r2
 800b608:	81a3      	strh	r3, [r4, #12]
 800b60a:	4240      	negs	r0, r0
 800b60c:	e7ea      	b.n	800b5e4 <__ssputs_r+0x94>
 800b60e:	46c0      	nop			; (mov r8, r8)
 800b610:	fffffb7f 	.word	0xfffffb7f

0800b614 <_svfiprintf_r>:
 800b614:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b616:	b0a1      	sub	sp, #132	; 0x84
 800b618:	9003      	str	r0, [sp, #12]
 800b61a:	001d      	movs	r5, r3
 800b61c:	898b      	ldrh	r3, [r1, #12]
 800b61e:	000f      	movs	r7, r1
 800b620:	0016      	movs	r6, r2
 800b622:	061b      	lsls	r3, r3, #24
 800b624:	d511      	bpl.n	800b64a <_svfiprintf_r+0x36>
 800b626:	690b      	ldr	r3, [r1, #16]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d10e      	bne.n	800b64a <_svfiprintf_r+0x36>
 800b62c:	2140      	movs	r1, #64	; 0x40
 800b62e:	f7ff fefd 	bl	800b42c <_malloc_r>
 800b632:	6038      	str	r0, [r7, #0]
 800b634:	6138      	str	r0, [r7, #16]
 800b636:	2800      	cmp	r0, #0
 800b638:	d105      	bne.n	800b646 <_svfiprintf_r+0x32>
 800b63a:	230c      	movs	r3, #12
 800b63c:	9a03      	ldr	r2, [sp, #12]
 800b63e:	3801      	subs	r0, #1
 800b640:	6013      	str	r3, [r2, #0]
 800b642:	b021      	add	sp, #132	; 0x84
 800b644:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b646:	2340      	movs	r3, #64	; 0x40
 800b648:	617b      	str	r3, [r7, #20]
 800b64a:	2300      	movs	r3, #0
 800b64c:	ac08      	add	r4, sp, #32
 800b64e:	6163      	str	r3, [r4, #20]
 800b650:	3320      	adds	r3, #32
 800b652:	7663      	strb	r3, [r4, #25]
 800b654:	3310      	adds	r3, #16
 800b656:	76a3      	strb	r3, [r4, #26]
 800b658:	9507      	str	r5, [sp, #28]
 800b65a:	0035      	movs	r5, r6
 800b65c:	782b      	ldrb	r3, [r5, #0]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d001      	beq.n	800b666 <_svfiprintf_r+0x52>
 800b662:	2b25      	cmp	r3, #37	; 0x25
 800b664:	d148      	bne.n	800b6f8 <_svfiprintf_r+0xe4>
 800b666:	1bab      	subs	r3, r5, r6
 800b668:	9305      	str	r3, [sp, #20]
 800b66a:	42b5      	cmp	r5, r6
 800b66c:	d00b      	beq.n	800b686 <_svfiprintf_r+0x72>
 800b66e:	0032      	movs	r2, r6
 800b670:	0039      	movs	r1, r7
 800b672:	9803      	ldr	r0, [sp, #12]
 800b674:	f7ff ff6c 	bl	800b550 <__ssputs_r>
 800b678:	3001      	adds	r0, #1
 800b67a:	d100      	bne.n	800b67e <_svfiprintf_r+0x6a>
 800b67c:	e0af      	b.n	800b7de <_svfiprintf_r+0x1ca>
 800b67e:	6963      	ldr	r3, [r4, #20]
 800b680:	9a05      	ldr	r2, [sp, #20]
 800b682:	189b      	adds	r3, r3, r2
 800b684:	6163      	str	r3, [r4, #20]
 800b686:	782b      	ldrb	r3, [r5, #0]
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d100      	bne.n	800b68e <_svfiprintf_r+0x7a>
 800b68c:	e0a7      	b.n	800b7de <_svfiprintf_r+0x1ca>
 800b68e:	2201      	movs	r2, #1
 800b690:	2300      	movs	r3, #0
 800b692:	4252      	negs	r2, r2
 800b694:	6062      	str	r2, [r4, #4]
 800b696:	a904      	add	r1, sp, #16
 800b698:	3254      	adds	r2, #84	; 0x54
 800b69a:	1852      	adds	r2, r2, r1
 800b69c:	1c6e      	adds	r6, r5, #1
 800b69e:	6023      	str	r3, [r4, #0]
 800b6a0:	60e3      	str	r3, [r4, #12]
 800b6a2:	60a3      	str	r3, [r4, #8]
 800b6a4:	7013      	strb	r3, [r2, #0]
 800b6a6:	65a3      	str	r3, [r4, #88]	; 0x58
 800b6a8:	4b55      	ldr	r3, [pc, #340]	; (800b800 <_svfiprintf_r+0x1ec>)
 800b6aa:	2205      	movs	r2, #5
 800b6ac:	0018      	movs	r0, r3
 800b6ae:	7831      	ldrb	r1, [r6, #0]
 800b6b0:	9305      	str	r3, [sp, #20]
 800b6b2:	f000 fa55 	bl	800bb60 <memchr>
 800b6b6:	1c75      	adds	r5, r6, #1
 800b6b8:	2800      	cmp	r0, #0
 800b6ba:	d11f      	bne.n	800b6fc <_svfiprintf_r+0xe8>
 800b6bc:	6822      	ldr	r2, [r4, #0]
 800b6be:	06d3      	lsls	r3, r2, #27
 800b6c0:	d504      	bpl.n	800b6cc <_svfiprintf_r+0xb8>
 800b6c2:	2353      	movs	r3, #83	; 0x53
 800b6c4:	a904      	add	r1, sp, #16
 800b6c6:	185b      	adds	r3, r3, r1
 800b6c8:	2120      	movs	r1, #32
 800b6ca:	7019      	strb	r1, [r3, #0]
 800b6cc:	0713      	lsls	r3, r2, #28
 800b6ce:	d504      	bpl.n	800b6da <_svfiprintf_r+0xc6>
 800b6d0:	2353      	movs	r3, #83	; 0x53
 800b6d2:	a904      	add	r1, sp, #16
 800b6d4:	185b      	adds	r3, r3, r1
 800b6d6:	212b      	movs	r1, #43	; 0x2b
 800b6d8:	7019      	strb	r1, [r3, #0]
 800b6da:	7833      	ldrb	r3, [r6, #0]
 800b6dc:	2b2a      	cmp	r3, #42	; 0x2a
 800b6de:	d016      	beq.n	800b70e <_svfiprintf_r+0xfa>
 800b6e0:	0035      	movs	r5, r6
 800b6e2:	2100      	movs	r1, #0
 800b6e4:	200a      	movs	r0, #10
 800b6e6:	68e3      	ldr	r3, [r4, #12]
 800b6e8:	782a      	ldrb	r2, [r5, #0]
 800b6ea:	1c6e      	adds	r6, r5, #1
 800b6ec:	3a30      	subs	r2, #48	; 0x30
 800b6ee:	2a09      	cmp	r2, #9
 800b6f0:	d94e      	bls.n	800b790 <_svfiprintf_r+0x17c>
 800b6f2:	2900      	cmp	r1, #0
 800b6f4:	d111      	bne.n	800b71a <_svfiprintf_r+0x106>
 800b6f6:	e017      	b.n	800b728 <_svfiprintf_r+0x114>
 800b6f8:	3501      	adds	r5, #1
 800b6fa:	e7af      	b.n	800b65c <_svfiprintf_r+0x48>
 800b6fc:	9b05      	ldr	r3, [sp, #20]
 800b6fe:	6822      	ldr	r2, [r4, #0]
 800b700:	1ac0      	subs	r0, r0, r3
 800b702:	2301      	movs	r3, #1
 800b704:	4083      	lsls	r3, r0
 800b706:	4313      	orrs	r3, r2
 800b708:	002e      	movs	r6, r5
 800b70a:	6023      	str	r3, [r4, #0]
 800b70c:	e7cc      	b.n	800b6a8 <_svfiprintf_r+0x94>
 800b70e:	9b07      	ldr	r3, [sp, #28]
 800b710:	1d19      	adds	r1, r3, #4
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	9107      	str	r1, [sp, #28]
 800b716:	2b00      	cmp	r3, #0
 800b718:	db01      	blt.n	800b71e <_svfiprintf_r+0x10a>
 800b71a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b71c:	e004      	b.n	800b728 <_svfiprintf_r+0x114>
 800b71e:	425b      	negs	r3, r3
 800b720:	60e3      	str	r3, [r4, #12]
 800b722:	2302      	movs	r3, #2
 800b724:	4313      	orrs	r3, r2
 800b726:	6023      	str	r3, [r4, #0]
 800b728:	782b      	ldrb	r3, [r5, #0]
 800b72a:	2b2e      	cmp	r3, #46	; 0x2e
 800b72c:	d10a      	bne.n	800b744 <_svfiprintf_r+0x130>
 800b72e:	786b      	ldrb	r3, [r5, #1]
 800b730:	2b2a      	cmp	r3, #42	; 0x2a
 800b732:	d135      	bne.n	800b7a0 <_svfiprintf_r+0x18c>
 800b734:	9b07      	ldr	r3, [sp, #28]
 800b736:	3502      	adds	r5, #2
 800b738:	1d1a      	adds	r2, r3, #4
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	9207      	str	r2, [sp, #28]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	db2b      	blt.n	800b79a <_svfiprintf_r+0x186>
 800b742:	9309      	str	r3, [sp, #36]	; 0x24
 800b744:	4e2f      	ldr	r6, [pc, #188]	; (800b804 <_svfiprintf_r+0x1f0>)
 800b746:	2203      	movs	r2, #3
 800b748:	0030      	movs	r0, r6
 800b74a:	7829      	ldrb	r1, [r5, #0]
 800b74c:	f000 fa08 	bl	800bb60 <memchr>
 800b750:	2800      	cmp	r0, #0
 800b752:	d006      	beq.n	800b762 <_svfiprintf_r+0x14e>
 800b754:	2340      	movs	r3, #64	; 0x40
 800b756:	1b80      	subs	r0, r0, r6
 800b758:	4083      	lsls	r3, r0
 800b75a:	6822      	ldr	r2, [r4, #0]
 800b75c:	3501      	adds	r5, #1
 800b75e:	4313      	orrs	r3, r2
 800b760:	6023      	str	r3, [r4, #0]
 800b762:	7829      	ldrb	r1, [r5, #0]
 800b764:	2206      	movs	r2, #6
 800b766:	4828      	ldr	r0, [pc, #160]	; (800b808 <_svfiprintf_r+0x1f4>)
 800b768:	1c6e      	adds	r6, r5, #1
 800b76a:	7621      	strb	r1, [r4, #24]
 800b76c:	f000 f9f8 	bl	800bb60 <memchr>
 800b770:	2800      	cmp	r0, #0
 800b772:	d03c      	beq.n	800b7ee <_svfiprintf_r+0x1da>
 800b774:	4b25      	ldr	r3, [pc, #148]	; (800b80c <_svfiprintf_r+0x1f8>)
 800b776:	2b00      	cmp	r3, #0
 800b778:	d125      	bne.n	800b7c6 <_svfiprintf_r+0x1b2>
 800b77a:	2207      	movs	r2, #7
 800b77c:	9b07      	ldr	r3, [sp, #28]
 800b77e:	3307      	adds	r3, #7
 800b780:	4393      	bics	r3, r2
 800b782:	3308      	adds	r3, #8
 800b784:	9307      	str	r3, [sp, #28]
 800b786:	6963      	ldr	r3, [r4, #20]
 800b788:	9a04      	ldr	r2, [sp, #16]
 800b78a:	189b      	adds	r3, r3, r2
 800b78c:	6163      	str	r3, [r4, #20]
 800b78e:	e764      	b.n	800b65a <_svfiprintf_r+0x46>
 800b790:	4343      	muls	r3, r0
 800b792:	0035      	movs	r5, r6
 800b794:	2101      	movs	r1, #1
 800b796:	189b      	adds	r3, r3, r2
 800b798:	e7a6      	b.n	800b6e8 <_svfiprintf_r+0xd4>
 800b79a:	2301      	movs	r3, #1
 800b79c:	425b      	negs	r3, r3
 800b79e:	e7d0      	b.n	800b742 <_svfiprintf_r+0x12e>
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	200a      	movs	r0, #10
 800b7a4:	001a      	movs	r2, r3
 800b7a6:	3501      	adds	r5, #1
 800b7a8:	6063      	str	r3, [r4, #4]
 800b7aa:	7829      	ldrb	r1, [r5, #0]
 800b7ac:	1c6e      	adds	r6, r5, #1
 800b7ae:	3930      	subs	r1, #48	; 0x30
 800b7b0:	2909      	cmp	r1, #9
 800b7b2:	d903      	bls.n	800b7bc <_svfiprintf_r+0x1a8>
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d0c5      	beq.n	800b744 <_svfiprintf_r+0x130>
 800b7b8:	9209      	str	r2, [sp, #36]	; 0x24
 800b7ba:	e7c3      	b.n	800b744 <_svfiprintf_r+0x130>
 800b7bc:	4342      	muls	r2, r0
 800b7be:	0035      	movs	r5, r6
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	1852      	adds	r2, r2, r1
 800b7c4:	e7f1      	b.n	800b7aa <_svfiprintf_r+0x196>
 800b7c6:	aa07      	add	r2, sp, #28
 800b7c8:	9200      	str	r2, [sp, #0]
 800b7ca:	0021      	movs	r1, r4
 800b7cc:	003a      	movs	r2, r7
 800b7ce:	4b10      	ldr	r3, [pc, #64]	; (800b810 <_svfiprintf_r+0x1fc>)
 800b7d0:	9803      	ldr	r0, [sp, #12]
 800b7d2:	e000      	b.n	800b7d6 <_svfiprintf_r+0x1c2>
 800b7d4:	bf00      	nop
 800b7d6:	9004      	str	r0, [sp, #16]
 800b7d8:	9b04      	ldr	r3, [sp, #16]
 800b7da:	3301      	adds	r3, #1
 800b7dc:	d1d3      	bne.n	800b786 <_svfiprintf_r+0x172>
 800b7de:	89bb      	ldrh	r3, [r7, #12]
 800b7e0:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b7e2:	065b      	lsls	r3, r3, #25
 800b7e4:	d400      	bmi.n	800b7e8 <_svfiprintf_r+0x1d4>
 800b7e6:	e72c      	b.n	800b642 <_svfiprintf_r+0x2e>
 800b7e8:	2001      	movs	r0, #1
 800b7ea:	4240      	negs	r0, r0
 800b7ec:	e729      	b.n	800b642 <_svfiprintf_r+0x2e>
 800b7ee:	aa07      	add	r2, sp, #28
 800b7f0:	9200      	str	r2, [sp, #0]
 800b7f2:	0021      	movs	r1, r4
 800b7f4:	003a      	movs	r2, r7
 800b7f6:	4b06      	ldr	r3, [pc, #24]	; (800b810 <_svfiprintf_r+0x1fc>)
 800b7f8:	9803      	ldr	r0, [sp, #12]
 800b7fa:	f000 f87b 	bl	800b8f4 <_printf_i>
 800b7fe:	e7ea      	b.n	800b7d6 <_svfiprintf_r+0x1c2>
 800b800:	0800c978 	.word	0x0800c978
 800b804:	0800c97e 	.word	0x0800c97e
 800b808:	0800c982 	.word	0x0800c982
 800b80c:	00000000 	.word	0x00000000
 800b810:	0800b551 	.word	0x0800b551

0800b814 <_printf_common>:
 800b814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b816:	0016      	movs	r6, r2
 800b818:	9301      	str	r3, [sp, #4]
 800b81a:	688a      	ldr	r2, [r1, #8]
 800b81c:	690b      	ldr	r3, [r1, #16]
 800b81e:	000c      	movs	r4, r1
 800b820:	9000      	str	r0, [sp, #0]
 800b822:	4293      	cmp	r3, r2
 800b824:	da00      	bge.n	800b828 <_printf_common+0x14>
 800b826:	0013      	movs	r3, r2
 800b828:	0022      	movs	r2, r4
 800b82a:	6033      	str	r3, [r6, #0]
 800b82c:	3243      	adds	r2, #67	; 0x43
 800b82e:	7812      	ldrb	r2, [r2, #0]
 800b830:	2a00      	cmp	r2, #0
 800b832:	d001      	beq.n	800b838 <_printf_common+0x24>
 800b834:	3301      	adds	r3, #1
 800b836:	6033      	str	r3, [r6, #0]
 800b838:	6823      	ldr	r3, [r4, #0]
 800b83a:	069b      	lsls	r3, r3, #26
 800b83c:	d502      	bpl.n	800b844 <_printf_common+0x30>
 800b83e:	6833      	ldr	r3, [r6, #0]
 800b840:	3302      	adds	r3, #2
 800b842:	6033      	str	r3, [r6, #0]
 800b844:	6822      	ldr	r2, [r4, #0]
 800b846:	2306      	movs	r3, #6
 800b848:	0015      	movs	r5, r2
 800b84a:	401d      	ands	r5, r3
 800b84c:	421a      	tst	r2, r3
 800b84e:	d027      	beq.n	800b8a0 <_printf_common+0x8c>
 800b850:	0023      	movs	r3, r4
 800b852:	3343      	adds	r3, #67	; 0x43
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	1e5a      	subs	r2, r3, #1
 800b858:	4193      	sbcs	r3, r2
 800b85a:	6822      	ldr	r2, [r4, #0]
 800b85c:	0692      	lsls	r2, r2, #26
 800b85e:	d430      	bmi.n	800b8c2 <_printf_common+0xae>
 800b860:	0022      	movs	r2, r4
 800b862:	9901      	ldr	r1, [sp, #4]
 800b864:	9800      	ldr	r0, [sp, #0]
 800b866:	9d08      	ldr	r5, [sp, #32]
 800b868:	3243      	adds	r2, #67	; 0x43
 800b86a:	47a8      	blx	r5
 800b86c:	3001      	adds	r0, #1
 800b86e:	d025      	beq.n	800b8bc <_printf_common+0xa8>
 800b870:	2206      	movs	r2, #6
 800b872:	6823      	ldr	r3, [r4, #0]
 800b874:	2500      	movs	r5, #0
 800b876:	4013      	ands	r3, r2
 800b878:	2b04      	cmp	r3, #4
 800b87a:	d105      	bne.n	800b888 <_printf_common+0x74>
 800b87c:	6833      	ldr	r3, [r6, #0]
 800b87e:	68e5      	ldr	r5, [r4, #12]
 800b880:	1aed      	subs	r5, r5, r3
 800b882:	43eb      	mvns	r3, r5
 800b884:	17db      	asrs	r3, r3, #31
 800b886:	401d      	ands	r5, r3
 800b888:	68a3      	ldr	r3, [r4, #8]
 800b88a:	6922      	ldr	r2, [r4, #16]
 800b88c:	4293      	cmp	r3, r2
 800b88e:	dd01      	ble.n	800b894 <_printf_common+0x80>
 800b890:	1a9b      	subs	r3, r3, r2
 800b892:	18ed      	adds	r5, r5, r3
 800b894:	2600      	movs	r6, #0
 800b896:	42b5      	cmp	r5, r6
 800b898:	d120      	bne.n	800b8dc <_printf_common+0xc8>
 800b89a:	2000      	movs	r0, #0
 800b89c:	e010      	b.n	800b8c0 <_printf_common+0xac>
 800b89e:	3501      	adds	r5, #1
 800b8a0:	68e3      	ldr	r3, [r4, #12]
 800b8a2:	6832      	ldr	r2, [r6, #0]
 800b8a4:	1a9b      	subs	r3, r3, r2
 800b8a6:	42ab      	cmp	r3, r5
 800b8a8:	ddd2      	ble.n	800b850 <_printf_common+0x3c>
 800b8aa:	0022      	movs	r2, r4
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	9901      	ldr	r1, [sp, #4]
 800b8b0:	9800      	ldr	r0, [sp, #0]
 800b8b2:	9f08      	ldr	r7, [sp, #32]
 800b8b4:	3219      	adds	r2, #25
 800b8b6:	47b8      	blx	r7
 800b8b8:	3001      	adds	r0, #1
 800b8ba:	d1f0      	bne.n	800b89e <_printf_common+0x8a>
 800b8bc:	2001      	movs	r0, #1
 800b8be:	4240      	negs	r0, r0
 800b8c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b8c2:	2030      	movs	r0, #48	; 0x30
 800b8c4:	18e1      	adds	r1, r4, r3
 800b8c6:	3143      	adds	r1, #67	; 0x43
 800b8c8:	7008      	strb	r0, [r1, #0]
 800b8ca:	0021      	movs	r1, r4
 800b8cc:	1c5a      	adds	r2, r3, #1
 800b8ce:	3145      	adds	r1, #69	; 0x45
 800b8d0:	7809      	ldrb	r1, [r1, #0]
 800b8d2:	18a2      	adds	r2, r4, r2
 800b8d4:	3243      	adds	r2, #67	; 0x43
 800b8d6:	3302      	adds	r3, #2
 800b8d8:	7011      	strb	r1, [r2, #0]
 800b8da:	e7c1      	b.n	800b860 <_printf_common+0x4c>
 800b8dc:	0022      	movs	r2, r4
 800b8de:	2301      	movs	r3, #1
 800b8e0:	9901      	ldr	r1, [sp, #4]
 800b8e2:	9800      	ldr	r0, [sp, #0]
 800b8e4:	9f08      	ldr	r7, [sp, #32]
 800b8e6:	321a      	adds	r2, #26
 800b8e8:	47b8      	blx	r7
 800b8ea:	3001      	adds	r0, #1
 800b8ec:	d0e6      	beq.n	800b8bc <_printf_common+0xa8>
 800b8ee:	3601      	adds	r6, #1
 800b8f0:	e7d1      	b.n	800b896 <_printf_common+0x82>
	...

0800b8f4 <_printf_i>:
 800b8f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8f6:	b08b      	sub	sp, #44	; 0x2c
 800b8f8:	9206      	str	r2, [sp, #24]
 800b8fa:	000a      	movs	r2, r1
 800b8fc:	3243      	adds	r2, #67	; 0x43
 800b8fe:	9307      	str	r3, [sp, #28]
 800b900:	9005      	str	r0, [sp, #20]
 800b902:	9204      	str	r2, [sp, #16]
 800b904:	7e0a      	ldrb	r2, [r1, #24]
 800b906:	000c      	movs	r4, r1
 800b908:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b90a:	2a78      	cmp	r2, #120	; 0x78
 800b90c:	d809      	bhi.n	800b922 <_printf_i+0x2e>
 800b90e:	2a62      	cmp	r2, #98	; 0x62
 800b910:	d80b      	bhi.n	800b92a <_printf_i+0x36>
 800b912:	2a00      	cmp	r2, #0
 800b914:	d100      	bne.n	800b918 <_printf_i+0x24>
 800b916:	e0be      	b.n	800ba96 <_printf_i+0x1a2>
 800b918:	497c      	ldr	r1, [pc, #496]	; (800bb0c <_printf_i+0x218>)
 800b91a:	9103      	str	r1, [sp, #12]
 800b91c:	2a58      	cmp	r2, #88	; 0x58
 800b91e:	d100      	bne.n	800b922 <_printf_i+0x2e>
 800b920:	e093      	b.n	800ba4a <_printf_i+0x156>
 800b922:	0026      	movs	r6, r4
 800b924:	3642      	adds	r6, #66	; 0x42
 800b926:	7032      	strb	r2, [r6, #0]
 800b928:	e022      	b.n	800b970 <_printf_i+0x7c>
 800b92a:	0010      	movs	r0, r2
 800b92c:	3863      	subs	r0, #99	; 0x63
 800b92e:	2815      	cmp	r0, #21
 800b930:	d8f7      	bhi.n	800b922 <_printf_i+0x2e>
 800b932:	f7f4 fbf1 	bl	8000118 <__gnu_thumb1_case_shi>
 800b936:	0016      	.short	0x0016
 800b938:	fff6001f 	.word	0xfff6001f
 800b93c:	fff6fff6 	.word	0xfff6fff6
 800b940:	001ffff6 	.word	0x001ffff6
 800b944:	fff6fff6 	.word	0xfff6fff6
 800b948:	fff6fff6 	.word	0xfff6fff6
 800b94c:	003600a3 	.word	0x003600a3
 800b950:	fff60083 	.word	0xfff60083
 800b954:	00b4fff6 	.word	0x00b4fff6
 800b958:	0036fff6 	.word	0x0036fff6
 800b95c:	fff6fff6 	.word	0xfff6fff6
 800b960:	0087      	.short	0x0087
 800b962:	0026      	movs	r6, r4
 800b964:	681a      	ldr	r2, [r3, #0]
 800b966:	3642      	adds	r6, #66	; 0x42
 800b968:	1d11      	adds	r1, r2, #4
 800b96a:	6019      	str	r1, [r3, #0]
 800b96c:	6813      	ldr	r3, [r2, #0]
 800b96e:	7033      	strb	r3, [r6, #0]
 800b970:	2301      	movs	r3, #1
 800b972:	e0a2      	b.n	800baba <_printf_i+0x1c6>
 800b974:	6818      	ldr	r0, [r3, #0]
 800b976:	6809      	ldr	r1, [r1, #0]
 800b978:	1d02      	adds	r2, r0, #4
 800b97a:	060d      	lsls	r5, r1, #24
 800b97c:	d50b      	bpl.n	800b996 <_printf_i+0xa2>
 800b97e:	6805      	ldr	r5, [r0, #0]
 800b980:	601a      	str	r2, [r3, #0]
 800b982:	2d00      	cmp	r5, #0
 800b984:	da03      	bge.n	800b98e <_printf_i+0x9a>
 800b986:	232d      	movs	r3, #45	; 0x2d
 800b988:	9a04      	ldr	r2, [sp, #16]
 800b98a:	426d      	negs	r5, r5
 800b98c:	7013      	strb	r3, [r2, #0]
 800b98e:	4b5f      	ldr	r3, [pc, #380]	; (800bb0c <_printf_i+0x218>)
 800b990:	270a      	movs	r7, #10
 800b992:	9303      	str	r3, [sp, #12]
 800b994:	e01b      	b.n	800b9ce <_printf_i+0xda>
 800b996:	6805      	ldr	r5, [r0, #0]
 800b998:	601a      	str	r2, [r3, #0]
 800b99a:	0649      	lsls	r1, r1, #25
 800b99c:	d5f1      	bpl.n	800b982 <_printf_i+0x8e>
 800b99e:	b22d      	sxth	r5, r5
 800b9a0:	e7ef      	b.n	800b982 <_printf_i+0x8e>
 800b9a2:	680d      	ldr	r5, [r1, #0]
 800b9a4:	6819      	ldr	r1, [r3, #0]
 800b9a6:	1d08      	adds	r0, r1, #4
 800b9a8:	6018      	str	r0, [r3, #0]
 800b9aa:	062e      	lsls	r6, r5, #24
 800b9ac:	d501      	bpl.n	800b9b2 <_printf_i+0xbe>
 800b9ae:	680d      	ldr	r5, [r1, #0]
 800b9b0:	e003      	b.n	800b9ba <_printf_i+0xc6>
 800b9b2:	066d      	lsls	r5, r5, #25
 800b9b4:	d5fb      	bpl.n	800b9ae <_printf_i+0xba>
 800b9b6:	680d      	ldr	r5, [r1, #0]
 800b9b8:	b2ad      	uxth	r5, r5
 800b9ba:	4b54      	ldr	r3, [pc, #336]	; (800bb0c <_printf_i+0x218>)
 800b9bc:	2708      	movs	r7, #8
 800b9be:	9303      	str	r3, [sp, #12]
 800b9c0:	2a6f      	cmp	r2, #111	; 0x6f
 800b9c2:	d000      	beq.n	800b9c6 <_printf_i+0xd2>
 800b9c4:	3702      	adds	r7, #2
 800b9c6:	0023      	movs	r3, r4
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	3343      	adds	r3, #67	; 0x43
 800b9cc:	701a      	strb	r2, [r3, #0]
 800b9ce:	6863      	ldr	r3, [r4, #4]
 800b9d0:	60a3      	str	r3, [r4, #8]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	db03      	blt.n	800b9de <_printf_i+0xea>
 800b9d6:	2104      	movs	r1, #4
 800b9d8:	6822      	ldr	r2, [r4, #0]
 800b9da:	438a      	bics	r2, r1
 800b9dc:	6022      	str	r2, [r4, #0]
 800b9de:	2d00      	cmp	r5, #0
 800b9e0:	d102      	bne.n	800b9e8 <_printf_i+0xf4>
 800b9e2:	9e04      	ldr	r6, [sp, #16]
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d00c      	beq.n	800ba02 <_printf_i+0x10e>
 800b9e8:	9e04      	ldr	r6, [sp, #16]
 800b9ea:	0028      	movs	r0, r5
 800b9ec:	0039      	movs	r1, r7
 800b9ee:	f7f4 fc23 	bl	8000238 <__aeabi_uidivmod>
 800b9f2:	9b03      	ldr	r3, [sp, #12]
 800b9f4:	3e01      	subs	r6, #1
 800b9f6:	5c5b      	ldrb	r3, [r3, r1]
 800b9f8:	7033      	strb	r3, [r6, #0]
 800b9fa:	002b      	movs	r3, r5
 800b9fc:	0005      	movs	r5, r0
 800b9fe:	429f      	cmp	r7, r3
 800ba00:	d9f3      	bls.n	800b9ea <_printf_i+0xf6>
 800ba02:	2f08      	cmp	r7, #8
 800ba04:	d109      	bne.n	800ba1a <_printf_i+0x126>
 800ba06:	6823      	ldr	r3, [r4, #0]
 800ba08:	07db      	lsls	r3, r3, #31
 800ba0a:	d506      	bpl.n	800ba1a <_printf_i+0x126>
 800ba0c:	6862      	ldr	r2, [r4, #4]
 800ba0e:	6923      	ldr	r3, [r4, #16]
 800ba10:	429a      	cmp	r2, r3
 800ba12:	dc02      	bgt.n	800ba1a <_printf_i+0x126>
 800ba14:	2330      	movs	r3, #48	; 0x30
 800ba16:	3e01      	subs	r6, #1
 800ba18:	7033      	strb	r3, [r6, #0]
 800ba1a:	9b04      	ldr	r3, [sp, #16]
 800ba1c:	1b9b      	subs	r3, r3, r6
 800ba1e:	6123      	str	r3, [r4, #16]
 800ba20:	9b07      	ldr	r3, [sp, #28]
 800ba22:	0021      	movs	r1, r4
 800ba24:	9300      	str	r3, [sp, #0]
 800ba26:	9805      	ldr	r0, [sp, #20]
 800ba28:	9b06      	ldr	r3, [sp, #24]
 800ba2a:	aa09      	add	r2, sp, #36	; 0x24
 800ba2c:	f7ff fef2 	bl	800b814 <_printf_common>
 800ba30:	3001      	adds	r0, #1
 800ba32:	d147      	bne.n	800bac4 <_printf_i+0x1d0>
 800ba34:	2001      	movs	r0, #1
 800ba36:	4240      	negs	r0, r0
 800ba38:	b00b      	add	sp, #44	; 0x2c
 800ba3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba3c:	2220      	movs	r2, #32
 800ba3e:	6809      	ldr	r1, [r1, #0]
 800ba40:	430a      	orrs	r2, r1
 800ba42:	6022      	str	r2, [r4, #0]
 800ba44:	2278      	movs	r2, #120	; 0x78
 800ba46:	4932      	ldr	r1, [pc, #200]	; (800bb10 <_printf_i+0x21c>)
 800ba48:	9103      	str	r1, [sp, #12]
 800ba4a:	0021      	movs	r1, r4
 800ba4c:	3145      	adds	r1, #69	; 0x45
 800ba4e:	700a      	strb	r2, [r1, #0]
 800ba50:	6819      	ldr	r1, [r3, #0]
 800ba52:	6822      	ldr	r2, [r4, #0]
 800ba54:	c920      	ldmia	r1!, {r5}
 800ba56:	0610      	lsls	r0, r2, #24
 800ba58:	d402      	bmi.n	800ba60 <_printf_i+0x16c>
 800ba5a:	0650      	lsls	r0, r2, #25
 800ba5c:	d500      	bpl.n	800ba60 <_printf_i+0x16c>
 800ba5e:	b2ad      	uxth	r5, r5
 800ba60:	6019      	str	r1, [r3, #0]
 800ba62:	07d3      	lsls	r3, r2, #31
 800ba64:	d502      	bpl.n	800ba6c <_printf_i+0x178>
 800ba66:	2320      	movs	r3, #32
 800ba68:	4313      	orrs	r3, r2
 800ba6a:	6023      	str	r3, [r4, #0]
 800ba6c:	2710      	movs	r7, #16
 800ba6e:	2d00      	cmp	r5, #0
 800ba70:	d1a9      	bne.n	800b9c6 <_printf_i+0xd2>
 800ba72:	2220      	movs	r2, #32
 800ba74:	6823      	ldr	r3, [r4, #0]
 800ba76:	4393      	bics	r3, r2
 800ba78:	6023      	str	r3, [r4, #0]
 800ba7a:	e7a4      	b.n	800b9c6 <_printf_i+0xd2>
 800ba7c:	681a      	ldr	r2, [r3, #0]
 800ba7e:	680d      	ldr	r5, [r1, #0]
 800ba80:	1d10      	adds	r0, r2, #4
 800ba82:	6949      	ldr	r1, [r1, #20]
 800ba84:	6018      	str	r0, [r3, #0]
 800ba86:	6813      	ldr	r3, [r2, #0]
 800ba88:	062e      	lsls	r6, r5, #24
 800ba8a:	d501      	bpl.n	800ba90 <_printf_i+0x19c>
 800ba8c:	6019      	str	r1, [r3, #0]
 800ba8e:	e002      	b.n	800ba96 <_printf_i+0x1a2>
 800ba90:	066d      	lsls	r5, r5, #25
 800ba92:	d5fb      	bpl.n	800ba8c <_printf_i+0x198>
 800ba94:	8019      	strh	r1, [r3, #0]
 800ba96:	2300      	movs	r3, #0
 800ba98:	9e04      	ldr	r6, [sp, #16]
 800ba9a:	6123      	str	r3, [r4, #16]
 800ba9c:	e7c0      	b.n	800ba20 <_printf_i+0x12c>
 800ba9e:	681a      	ldr	r2, [r3, #0]
 800baa0:	1d11      	adds	r1, r2, #4
 800baa2:	6019      	str	r1, [r3, #0]
 800baa4:	6816      	ldr	r6, [r2, #0]
 800baa6:	2100      	movs	r1, #0
 800baa8:	0030      	movs	r0, r6
 800baaa:	6862      	ldr	r2, [r4, #4]
 800baac:	f000 f858 	bl	800bb60 <memchr>
 800bab0:	2800      	cmp	r0, #0
 800bab2:	d001      	beq.n	800bab8 <_printf_i+0x1c4>
 800bab4:	1b80      	subs	r0, r0, r6
 800bab6:	6060      	str	r0, [r4, #4]
 800bab8:	6863      	ldr	r3, [r4, #4]
 800baba:	6123      	str	r3, [r4, #16]
 800babc:	2300      	movs	r3, #0
 800babe:	9a04      	ldr	r2, [sp, #16]
 800bac0:	7013      	strb	r3, [r2, #0]
 800bac2:	e7ad      	b.n	800ba20 <_printf_i+0x12c>
 800bac4:	0032      	movs	r2, r6
 800bac6:	6923      	ldr	r3, [r4, #16]
 800bac8:	9906      	ldr	r1, [sp, #24]
 800baca:	9805      	ldr	r0, [sp, #20]
 800bacc:	9d07      	ldr	r5, [sp, #28]
 800bace:	47a8      	blx	r5
 800bad0:	3001      	adds	r0, #1
 800bad2:	d0af      	beq.n	800ba34 <_printf_i+0x140>
 800bad4:	6823      	ldr	r3, [r4, #0]
 800bad6:	079b      	lsls	r3, r3, #30
 800bad8:	d415      	bmi.n	800bb06 <_printf_i+0x212>
 800bada:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800badc:	68e0      	ldr	r0, [r4, #12]
 800bade:	4298      	cmp	r0, r3
 800bae0:	daaa      	bge.n	800ba38 <_printf_i+0x144>
 800bae2:	0018      	movs	r0, r3
 800bae4:	e7a8      	b.n	800ba38 <_printf_i+0x144>
 800bae6:	0022      	movs	r2, r4
 800bae8:	2301      	movs	r3, #1
 800baea:	9906      	ldr	r1, [sp, #24]
 800baec:	9805      	ldr	r0, [sp, #20]
 800baee:	9e07      	ldr	r6, [sp, #28]
 800baf0:	3219      	adds	r2, #25
 800baf2:	47b0      	blx	r6
 800baf4:	3001      	adds	r0, #1
 800baf6:	d09d      	beq.n	800ba34 <_printf_i+0x140>
 800baf8:	3501      	adds	r5, #1
 800bafa:	68e3      	ldr	r3, [r4, #12]
 800bafc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bafe:	1a9b      	subs	r3, r3, r2
 800bb00:	42ab      	cmp	r3, r5
 800bb02:	dcf0      	bgt.n	800bae6 <_printf_i+0x1f2>
 800bb04:	e7e9      	b.n	800bada <_printf_i+0x1e6>
 800bb06:	2500      	movs	r5, #0
 800bb08:	e7f7      	b.n	800bafa <_printf_i+0x206>
 800bb0a:	46c0      	nop			; (mov r8, r8)
 800bb0c:	0800c989 	.word	0x0800c989
 800bb10:	0800c99a 	.word	0x0800c99a

0800bb14 <memmove>:
 800bb14:	b510      	push	{r4, lr}
 800bb16:	4288      	cmp	r0, r1
 800bb18:	d902      	bls.n	800bb20 <memmove+0xc>
 800bb1a:	188b      	adds	r3, r1, r2
 800bb1c:	4298      	cmp	r0, r3
 800bb1e:	d303      	bcc.n	800bb28 <memmove+0x14>
 800bb20:	2300      	movs	r3, #0
 800bb22:	e007      	b.n	800bb34 <memmove+0x20>
 800bb24:	5c8b      	ldrb	r3, [r1, r2]
 800bb26:	5483      	strb	r3, [r0, r2]
 800bb28:	3a01      	subs	r2, #1
 800bb2a:	d2fb      	bcs.n	800bb24 <memmove+0x10>
 800bb2c:	bd10      	pop	{r4, pc}
 800bb2e:	5ccc      	ldrb	r4, [r1, r3]
 800bb30:	54c4      	strb	r4, [r0, r3]
 800bb32:	3301      	adds	r3, #1
 800bb34:	429a      	cmp	r2, r3
 800bb36:	d1fa      	bne.n	800bb2e <memmove+0x1a>
 800bb38:	e7f8      	b.n	800bb2c <memmove+0x18>
	...

0800bb3c <_sbrk_r>:
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	b570      	push	{r4, r5, r6, lr}
 800bb40:	4d06      	ldr	r5, [pc, #24]	; (800bb5c <_sbrk_r+0x20>)
 800bb42:	0004      	movs	r4, r0
 800bb44:	0008      	movs	r0, r1
 800bb46:	602b      	str	r3, [r5, #0]
 800bb48:	f7f5 fe0a 	bl	8001760 <_sbrk>
 800bb4c:	1c43      	adds	r3, r0, #1
 800bb4e:	d103      	bne.n	800bb58 <_sbrk_r+0x1c>
 800bb50:	682b      	ldr	r3, [r5, #0]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d000      	beq.n	800bb58 <_sbrk_r+0x1c>
 800bb56:	6023      	str	r3, [r4, #0]
 800bb58:	bd70      	pop	{r4, r5, r6, pc}
 800bb5a:	46c0      	nop			; (mov r8, r8)
 800bb5c:	20000fd8 	.word	0x20000fd8

0800bb60 <memchr>:
 800bb60:	b2c9      	uxtb	r1, r1
 800bb62:	1882      	adds	r2, r0, r2
 800bb64:	4290      	cmp	r0, r2
 800bb66:	d101      	bne.n	800bb6c <memchr+0xc>
 800bb68:	2000      	movs	r0, #0
 800bb6a:	4770      	bx	lr
 800bb6c:	7803      	ldrb	r3, [r0, #0]
 800bb6e:	428b      	cmp	r3, r1
 800bb70:	d0fb      	beq.n	800bb6a <memchr+0xa>
 800bb72:	3001      	adds	r0, #1
 800bb74:	e7f6      	b.n	800bb64 <memchr+0x4>

0800bb76 <memcpy>:
 800bb76:	2300      	movs	r3, #0
 800bb78:	b510      	push	{r4, lr}
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	d100      	bne.n	800bb80 <memcpy+0xa>
 800bb7e:	bd10      	pop	{r4, pc}
 800bb80:	5ccc      	ldrb	r4, [r1, r3]
 800bb82:	54c4      	strb	r4, [r0, r3]
 800bb84:	3301      	adds	r3, #1
 800bb86:	e7f8      	b.n	800bb7a <memcpy+0x4>

0800bb88 <_realloc_r>:
 800bb88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb8a:	0007      	movs	r7, r0
 800bb8c:	000e      	movs	r6, r1
 800bb8e:	0014      	movs	r4, r2
 800bb90:	2900      	cmp	r1, #0
 800bb92:	d105      	bne.n	800bba0 <_realloc_r+0x18>
 800bb94:	0011      	movs	r1, r2
 800bb96:	f7ff fc49 	bl	800b42c <_malloc_r>
 800bb9a:	0005      	movs	r5, r0
 800bb9c:	0028      	movs	r0, r5
 800bb9e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bba0:	2a00      	cmp	r2, #0
 800bba2:	d103      	bne.n	800bbac <_realloc_r+0x24>
 800bba4:	f7ff fbd6 	bl	800b354 <_free_r>
 800bba8:	0025      	movs	r5, r4
 800bbaa:	e7f7      	b.n	800bb9c <_realloc_r+0x14>
 800bbac:	f000 f81b 	bl	800bbe6 <_malloc_usable_size_r>
 800bbb0:	9001      	str	r0, [sp, #4]
 800bbb2:	4284      	cmp	r4, r0
 800bbb4:	d803      	bhi.n	800bbbe <_realloc_r+0x36>
 800bbb6:	0035      	movs	r5, r6
 800bbb8:	0843      	lsrs	r3, r0, #1
 800bbba:	42a3      	cmp	r3, r4
 800bbbc:	d3ee      	bcc.n	800bb9c <_realloc_r+0x14>
 800bbbe:	0021      	movs	r1, r4
 800bbc0:	0038      	movs	r0, r7
 800bbc2:	f7ff fc33 	bl	800b42c <_malloc_r>
 800bbc6:	1e05      	subs	r5, r0, #0
 800bbc8:	d0e8      	beq.n	800bb9c <_realloc_r+0x14>
 800bbca:	9b01      	ldr	r3, [sp, #4]
 800bbcc:	0022      	movs	r2, r4
 800bbce:	429c      	cmp	r4, r3
 800bbd0:	d900      	bls.n	800bbd4 <_realloc_r+0x4c>
 800bbd2:	001a      	movs	r2, r3
 800bbd4:	0031      	movs	r1, r6
 800bbd6:	0028      	movs	r0, r5
 800bbd8:	f7ff ffcd 	bl	800bb76 <memcpy>
 800bbdc:	0031      	movs	r1, r6
 800bbde:	0038      	movs	r0, r7
 800bbe0:	f7ff fbb8 	bl	800b354 <_free_r>
 800bbe4:	e7da      	b.n	800bb9c <_realloc_r+0x14>

0800bbe6 <_malloc_usable_size_r>:
 800bbe6:	1f0b      	subs	r3, r1, #4
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	1f18      	subs	r0, r3, #4
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	da01      	bge.n	800bbf4 <_malloc_usable_size_r+0xe>
 800bbf0:	580b      	ldr	r3, [r1, r0]
 800bbf2:	18c0      	adds	r0, r0, r3
 800bbf4:	4770      	bx	lr
	...

0800bbf8 <_init>:
 800bbf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbfa:	46c0      	nop			; (mov r8, r8)
 800bbfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbfe:	bc08      	pop	{r3}
 800bc00:	469e      	mov	lr, r3
 800bc02:	4770      	bx	lr

0800bc04 <_fini>:
 800bc04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc06:	46c0      	nop			; (mov r8, r8)
 800bc08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc0a:	bc08      	pop	{r3}
 800bc0c:	469e      	mov	lr, r3
 800bc0e:	4770      	bx	lr
